{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669863920474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669863920474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:05:20 2022 " "Processing started: Wed Nov 30 21:05:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669863920474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863920474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863920474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669863920868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669863920868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_txrx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_txrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TxRx " "Found entity 1: UART_TxRx" {  } { { "../sources/UART_TxRx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "../sources/UART_Tx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../sources/UART_Rx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param_Rx " "Found entity 1: Shift_Register_R_Param_Rx" {  } { { "../sources/Shift_Register_R_Param_Rx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param_Rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../sources/Shift_Register_R_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "../sources/Reg_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Reg_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "../sources/parity.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/parity.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Tx " "Found entity 1: Mux_Tx" {  } { { "../sources/Mux_Tx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/heard_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/heard_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heard_Bit " "Found entity 1: Heard_Bit" {  } { { "../sources/Heard_Bit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Heard_Bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Tx " "Found entity 1: FSM_UART_Tx" {  } { { "../sources/FSM_UART_Tx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../sources/FSM_UART_Rx.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "../sources/FF_D_enable.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FF_D_enable.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/decoder_bin_hex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/decoder_bin_hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_hex_7seg " "Found entity 1: decoder_bin_hex_7seg" {  } { { "../sources/decoder_bin_hex_7seg.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/decoder_bin_hex_7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../sources/Counter_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Counter_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../sources/Bit_Rate_Pulse.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Bit_Rate_Pulse.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ascii_2_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ascii_2_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_2_7_seg " "Found entity 1: ascii_2_7_seg" {  } { { "../sources/ascii_2_7_seg.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ascii_2_7_seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../sources/signExtend.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4in_1out " "Found entity 1: Mux_4in_1out" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../sources/RegisterFile.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../sources/register.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../sources/programCounter.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2in_1out " "Found entity 1: Mux_2in_1out" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../sources/MIPS.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/instructiondata_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/instructiondata_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionData_Memory " "Found entity 1: InstructionData_Memory" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../sources/ALU.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/zeroextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/zeroextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "../sources/zeroExtend.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/zeroExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_tb " "Found entity 1: MIPS_tb" {  } { { "../sources/MIPS_tb.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "../sources/ALU_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ALU_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2in_1out_TB " "Found entity 1: Mux_2in_1out_TB" {  } { { "../sources/Mux_2in_1out_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4in_1out_TB " "Found entity 1: Mux_4in_1out_TB" {  } { { "../sources/Mux_4in_1out_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_UART " "Found entity 1: MIPS_UART" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_UART_TB " "Found entity 1: MIPS_UART_TB" {  } { { "../sources/MIPS_UART_TB.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_100MHz " "Found entity 1: PLL_100MHz" {  } { { "PLL_100MHz.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100mhz/pll_100mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100mhz/pll_100mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_100MHz_0002 " "Found entity 1: PLL_100MHz_0002" {  } { { "PLL_100MHz/PLL_100MHz_0002.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863927133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked MIPS_UART.v(23) " "Verilog HDL Implicit Net warning at MIPS_UART.v(23): created implicit net for \"locked\"" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_UART " "Elaborating entity \"MIPS_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669863927171 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock_out MIPS_UART.v(13) " "Output port \"clock_out\" at MIPS_UART.v(13) has no driver" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669863927172 "|MIPS_UART"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock100MHz_out MIPS_UART.v(15) " "Output port \"clock100MHz_out\" at MIPS_UART.v(15) has no driver" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669863927172 "|MIPS_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100MHz PLL_100MHz:PLL_ins " "Elaborating entity \"PLL_100MHz\" for hierarchy \"PLL_100MHz:PLL_ins\"" {  } { { "../sources/MIPS_UART.v" "PLL_ins" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100MHz_0002 PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst " "Elaborating entity \"PLL_100MHz_0002\" for hierarchy \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\"" {  } { { "PLL_100MHz.v" "pll_100mhz_inst" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_100MHz/PLL_100MHz_0002.v" "altera_pll_i" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669863927214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_100MHz/PLL_100MHz_0002.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669863927220 ""}  } { { "PLL_100MHz/PLL_100MHz_0002.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669863927220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:MIPS_UUT " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:MIPS_UUT\"" {  } { { "../sources/MIPS_UART.v" "MIPS_UUT" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter MIPS:MIPS_UUT\|programCounter:programCounter_TOP " "Elaborating entity \"programCounter\" for hierarchy \"MIPS:MIPS_UUT\|programCounter:programCounter_TOP\"" {  } { { "../sources/MIPS.v" "programCounter_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2in_1out MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_1 " "Elaborating entity \"Mux_2in_1out\" for hierarchy \"MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_1\"" {  } { { "../sources/MIPS.v" "Mux_2in_1out_1" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927240 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Mux_2in_1out.v(18) " "Verilog HDL Always Construct warning at Mux_2in_1out.v(18): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669863927240 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[0\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[1\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[2\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[3\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[4\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[5\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[6\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[7\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[8\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[9\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927241 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[10\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[11\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[12\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[13\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[14\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[15\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[16\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[17\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[18\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[19\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[20\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[21\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[22\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[23\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[24\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[25\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[26\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[27\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[28\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[29\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[30\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[31\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927242 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionData_Memory MIPS:MIPS_UUT\|InstructionData_Memory:InstructionData_Memory_TOP " "Elaborating entity \"InstructionData_Memory\" for hierarchy \"MIPS:MIPS_UUT\|InstructionData_Memory:InstructionData_Memory_TOP\"" {  } { { "../sources/MIPS.v" "InstructionData_Memory_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927246 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 31 InstructionData_Memory.v(14) " "Verilog HDL warning at InstructionData_Memory.v(14): number of words (22) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669863927248 "|MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram InstructionData_Memory.v(13) " "Verilog HDL warning at InstructionData_Memory.v(13): initial value for variable ram should be constant" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1669863927248 "|MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 31 InstructionData_Memory.v(20) " "Verilog HDL warning at InstructionData_Memory.v(20): number of words (22) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../sources/InstructionData_Memory.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669863927248 "|MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register MIPS:MIPS_UUT\|register:register_1 " "Elaborating entity \"register\" for hierarchy \"MIPS:MIPS_UUT\|register:register_1\"" {  } { { "../sources/MIPS.v" "register_1" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2in_1out MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_2 " "Elaborating entity \"Mux_2in_1out\" for hierarchy \"MIPS:MIPS_UUT\|Mux_2in_1out:Mux_2in_1out_2\"" {  } { { "../sources/MIPS.v" "Mux_2in_1out_2" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927326 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Mux_2in_1out.v(18) " "Verilog HDL Always Construct warning at Mux_2in_1out.v(18): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669863927327 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[0\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927327 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[1\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927327 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[2\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927327 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[3\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927327 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Mux_2in_1out.v(18) " "Inferred latch for \"Q\[4\]\" at Mux_2in_1out.v(18)" {  } { { "../sources/Mux_2in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927327 "|MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile MIPS:MIPS_UUT\|RegisterFile:RegisterFile_TOP " "Elaborating entity \"RegisterFile\" for hierarchy \"MIPS:MIPS_UUT\|RegisterFile:RegisterFile_TOP\"" {  } { { "../sources/MIPS.v" "RegisterFile_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend MIPS:MIPS_UUT\|signExtend:signExtend_TOP " "Elaborating entity \"signExtend\" for hierarchy \"MIPS:MIPS_UUT\|signExtend:signExtend_TOP\"" {  } { { "../sources/MIPS.v" "signExtend_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend MIPS:MIPS_UUT\|zeroExtend:zeroExtend_TOP " "Elaborating entity \"zeroExtend\" for hierarchy \"MIPS:MIPS_UUT\|zeroExtend:zeroExtend_TOP\"" {  } { { "../sources/MIPS.v" "zeroExtend_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4in_1out MIPS:MIPS_UUT\|Mux_4in_1out:Mux_4in_1out " "Elaborating entity \"Mux_4in_1out\" for hierarchy \"MIPS:MIPS_UUT\|Mux_4in_1out:Mux_4in_1out\"" {  } { { "../sources/MIPS.v" "Mux_4in_1out" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927411 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Mux_4in_1out.v(18) " "Verilog HDL Always Construct warning at Mux_4in_1out.v(18): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669863927411 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[0\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[1\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[2\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[3\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[4\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[5\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[6\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[7\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[8\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[9\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[10\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[11\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[12\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[13\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927412 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[14\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[15\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[16\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[17\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[18\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[19\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[20\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[21\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[22\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[23\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[24\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[25\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[26\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[27\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[28\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[29\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[30\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Mux_4in_1out.v(18) " "Inferred latch for \"Q\[31\]\" at Mux_4in_1out.v(18)" {  } { { "../sources/Mux_4in_1out.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863927413 "|MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS:MIPS_UUT\|ALU:ALU_TOP " "Elaborating entity \"ALU\" for hierarchy \"MIPS:MIPS_UUT\|ALU:ALU_TOP\"" {  } { { "../sources/MIPS.v" "ALU_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit MIPS:MIPS_UUT\|controlUnit:controlUnit_TOP " "Elaborating entity \"controlUnit\" for hierarchy \"MIPS:MIPS_UUT\|controlUnit:controlUnit_TOP\"" {  } { { "../sources/MIPS.v" "controlUnit_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927426 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst controlUnit.v(435) " "Verilog HDL Always Construct warning at controlUnit.v(435): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669863927429 "|MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUFunctions_o controlUnit.v(462) " "Verilog HDL Always Construct warning at controlUnit.v(462): variable \"ALUFunctions_o\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669863927429 "|MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUFunctions_o controlUnit.v(464) " "Verilog HDL Always Construct warning at controlUnit.v(464): variable \"ALUFunctions_o\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sources/controlUnit.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669863927429 "|MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TxRx UART_TxRx:UART " "Elaborating entity \"UART_TxRx\" for hierarchy \"UART_TxRx:UART\"" {  } { { "../sources/MIPS_UART.v" "UART" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_TxRx:UART\|UART_Rx:UART_Rx_TOP " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\"" {  } { { "../sources/UART_TxRx.v" "UART_Rx_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param_Rx UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Shift_Register_R_Param_Rx:shift_reg " "Elaborating entity \"Shift_Register_R_Param_Rx\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Shift_Register_R_Param_Rx:shift_reg\"" {  } { { "../sources/UART_Rx.v" "shift_reg" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Reg_Param:rx_Data_Reg_i " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Reg_Param:rx_Data_Reg_i\"" {  } { { "../sources/UART_Rx.v" "rx_Data_Reg_i" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FF_D_enable:ff_par " "Elaborating entity \"FF_D_enable\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FF_D_enable:ff_par\"" {  } { { "../sources/UART_Rx.v" "ff_par" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../sources/UART_Rx.v" "BR_pulse" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../sources/UART_Rx.v" "FSM_Rx" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Counter_Param:Counter_bits\"" {  } { { "../sources/UART_Rx.v" "Counter_bits" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heard_Bit UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor " "Elaborating entity \"Heard_Bit\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\"" {  } { { "../sources/UART_Rx.v" "design_monitor" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_2_7_seg UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|ascii_2_7_seg:ASCCI_Deco " "Elaborating entity \"ascii_2_7_seg\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|ascii_2_7_seg:ASCCI_Deco\"" {  } { { "../sources/UART_Rx.v" "ASCCI_Deco" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_bin_hex_7seg UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|decoder_bin_hex_7seg:Deco_7seg_2 " "Elaborating entity \"decoder_bin_hex_7seg\" for hierarchy \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|decoder_bin_hex_7seg:Deco_7seg_2\"" {  } { { "../sources/UART_Rx.v" "Deco_7seg_2" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_TxRx:UART\|UART_Tx:UART_Tx_TOP " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\"" {  } { { "../sources/UART_TxRx.v" "UART_Tx_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../sources/UART_Tx.v" "BR_pulse" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|register:RegisterStart " "Elaborating entity \"register\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|register:RegisterStart\"" {  } { { "../sources/UART_Tx.v" "RegisterStart" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Shift_Register_R_Param:Shifter " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Shift_Register_R_Param:Shifter\"" {  } { { "../sources/UART_Tx.v" "Shifter" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Shift_Register_R_Param.v(17) " "Verilog HDL assignment warning at Shift_Register_R_Param.v(17): truncated value with size 8 to match size of target (1)" {  } { { "../sources/Shift_Register_R_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669863927497 "|MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Shift_Register_R_Param.v(28) " "Verilog HDL warning at Shift_Register_R_Param.v(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../sources/Shift_Register_R_Param.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v" 28 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1669863927497 "|MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|parity:paritybit " "Elaborating entity \"parity\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|parity:paritybit\"" {  } { { "../sources/UART_Tx.v" "paritybit" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Counter_Param:Counter " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Counter_Param:Counter\"" {  } { { "../sources/UART_Tx.v" "Counter" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Tx UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Mux_Tx:Mux " "Elaborating entity \"Mux_Tx\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|Mux_Tx:Mux\"" {  } { { "../sources/UART_Tx.v" "Mux" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Tx UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|FSM_UART_Tx:FSM_UART_Tx_TOP " "Elaborating entity \"FSM_UART_Tx\" for hierarchy \"UART_TxRx:UART\|UART_Tx:UART_Tx_TOP\|FSM_UART_Tx:FSM_UART_Tx_TOP\"" {  } { { "../sources/UART_Tx.v" "FSM_UART_Tx_TOP" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863927512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1m84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1m84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1m84 " "Found entity 1: altsyncram_1m84" {  } { { "db/altsyncram_1m84.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/altsyncram_1m84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fhb " "Found entity 1: mux_fhb" {  } { { "db/mux_fhb.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_fhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_c9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863929685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863929685 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863930053 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669863930151 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.30.21:05:32 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl " "2022.11.30.21:05:32 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863932723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863934528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863934609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863936673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863936762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863936862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863936969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863936973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863936974 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669863937659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4b378a6e/alt_sld_fab.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863937839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863937839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863937907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863937907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863937908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863937908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863937963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863937963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863938035 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863938035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863938035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669863938089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863938089 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669863940036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clock_out GND " "Pin \"clock_out\" is stuck at GND" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669863940912 "|MIPS_UART|clock_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "clock100MHz_out GND " "Pin \"clock100MHz_out\" is stuck at GND" {  } { { "../sources/MIPS_UART.v" "" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669863940912 "|MIPS_UART|clock100MHz_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669863940912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863941084 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669863942190 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[0\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[0\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[0\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[1\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[1\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[1\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[2\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[2\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[2\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[3\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[3\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[3\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[4\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[4\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[4\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[5\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[5\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[5\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[6\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[6\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[6\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[7\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[7\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[7\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[8\] " "Logic cell \"UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Q_SR_w\[8\]\"" {  } { { "../sources/UART_Rx.v" "Q_SR_w\[8\]" { Text "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669863942202 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669863942202 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 171 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1669863943324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669863943425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669863943425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5634 " "Implemented 5634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669863943851 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669863943851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5314 " "Implemented 5314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669863943851 ""} { "Info" "ICUT_CUT_TM_RAMS" "276 " "Implemented 276 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669863943851 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669863943851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669863943851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669863943887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:05:43 2022 " "Processing ended: Wed Nov 30 21:05:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669863943887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669863943887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669863943887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669863943887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669863944965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669863944965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:05:44 2022 " "Processing started: Wed Nov 30 21:05:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669863944965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669863944965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669863944965 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669863945025 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1669863945026 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1669863945026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669863945186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669863945186 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669863945226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669863945260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669863945260 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1669863945344 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669863945680 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669863945701 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669863945950 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669863946110 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 38 " "No exact pin location assignment(s) for 2 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669863946394 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669863955534 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2383 global CLKCTRL_G0 " "PLL_100MHz:PLL_ins\|PLL_100MHz_0002:pll_100mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2383 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669863955787 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669863955787 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 1016 global CLKCTRL_G4 " "clock~inputCLKENA0 with 1016 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669863955787 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 1988 global CLKCTRL_G10 " "reset~inputCLKENA0 with 1988 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1669863955787 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669863955787 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669863955787 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_AB30 " "Refclk input I/O pad reset is placed onto PIN_AB30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1669863955787 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1669863955787 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1669863955787 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669863955788 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669863956850 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669863956850 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669863956850 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1669863956850 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1669863956850 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669863956866 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] clock " "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669863956885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1669863956885 "|MIPS_UART|clock"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669863956924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669863956924 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669863956930 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1669863956930 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1669863956930 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669863956930 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669863956930 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669863956930 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1669863956930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669863957087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669863957095 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669863957119 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669863957133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669863957133 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669863957140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669863957490 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669863957498 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669863957498 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669863957762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669863962991 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669863963741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:18 " "Fitter placement preparation operations ending: elapsed time is 00:01:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669864040934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669864119120 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669864125532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669864125532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669864127515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1669864135038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669864137760 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669864137760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669864145681 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669864145681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669864145687 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.91 " "Total time spent on timing analysis during the Fitter is 4.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669864153294 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669864153454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669864156230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669864156234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669864158852 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669864169467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/output_files/MIPS.fit.smsg " "Generated suppressed messages file A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669864170322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6850 " "Peak virtual memory: 6850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669864172274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:09:32 2022 " "Processing ended: Wed Nov 30 21:09:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669864172274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:48 " "Elapsed time: 00:03:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669864172274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:32 " "Total CPU time (on all processors): 00:12:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669864172274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669864172274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669864173333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669864173333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:09:33 2022 " "Processing started: Wed Nov 30 21:09:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669864173333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669864173333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669864173333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669864174376 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669864183198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669864183638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:09:43 2022 " "Processing ended: Wed Nov 30 21:09:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669864183638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669864183638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669864183638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669864183638 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669864184281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669864184736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669864184736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:09:44 2022 " "Processing started: Wed Nov 30 21:09:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669864184736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669864184736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669864184736 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669864184801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669864185810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669864185810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864185844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864185844 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669864186669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669864186669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1669864186669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1669864186669 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1669864186669 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669864186705 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] clock " "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669864186730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669864186730 "|MIPS_UART|clock"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669864186754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864188133 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669864188150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864188150 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669864188150 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669864188160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.997 " "Worst-case setup slack is 8.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.997               0.000 altera_reserved_tck  " "    8.997               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864188231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.578 " "Worst-case hold slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 altera_reserved_tck  " "    0.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864188245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.702 " "Worst-case recovery slack is 29.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.702               0.000 altera_reserved_tck  " "   29.702               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864188254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.597 " "Worst-case removal slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 altera_reserved_tck  " "    0.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864188263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.066 " "Worst-case minimum pulse width slack is 15.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.066               0.000 altera_reserved_tck  " "   15.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864188267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864188267 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669864188367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669864188404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669864191858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] clock " "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669864192230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669864192230 "|MIPS_UART|clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864193608 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669864193625 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864193625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.163 " "Worst-case setup slack is 9.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.163               0.000 altera_reserved_tck  " "    9.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864193674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.611 " "Worst-case hold slack is 0.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 altera_reserved_tck  " "    0.611               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864193689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.876 " "Worst-case recovery slack is 29.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.876               0.000 altera_reserved_tck  " "   29.876               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864193708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.543 " "Worst-case removal slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 altera_reserved_tck  " "    0.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864193717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.038 " "Worst-case minimum pulse width slack is 15.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.038               0.000 altera_reserved_tck  " "   15.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864193722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864193722 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669864193817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669864193980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669864197406 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] clock " "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669864197772 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669864197772 "|MIPS_UART|clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864199144 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669864199160 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864199160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.103 " "Worst-case setup slack is 12.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.103               0.000 altera_reserved_tck  " "   12.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864199176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.270 " "Worst-case hold slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 altera_reserved_tck  " "    0.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864199190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.795 " "Worst-case recovery slack is 30.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.795               0.000 altera_reserved_tck  " "   30.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864199200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.236 " "Worst-case removal slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 altera_reserved_tck  " "    0.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864199210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.845 " "Worst-case minimum pulse width slack is 14.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.845               0.000 altera_reserved_tck  " "   14.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864199214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864199214 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669864199309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] clock " "Register UART_TxRx:UART\|UART_Rx:UART_Rx_TOP\|Heard_Bit:design_monitor\|Delay_Count\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669864199644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669864199644 "|MIPS_UART|clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864200995 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_ins\|pll_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669864201010 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669864201010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.607 " "Worst-case setup slack is 12.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.607               0.000 altera_reserved_tck  " "   12.607               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864201023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 altera_reserved_tck  " "    0.265               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864201037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.087 " "Worst-case recovery slack is 31.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.087               0.000 altera_reserved_tck  " "   31.087               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864201047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.209 " "Worst-case removal slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 altera_reserved_tck  " "    0.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864201057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.877 " "Worst-case minimum pulse width slack is 14.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.877               0.000 altera_reserved_tck  " "   14.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669864201061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669864201061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669864202513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669864202523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5347 " "Peak virtual memory: 5347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669864202613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:10:02 2022 " "Processing ended: Wed Nov 30 21:10:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669864202613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669864202613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669864202613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669864202613 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669864203330 ""}
