--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/data/fhiggins/xilinx_se/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml lab3_top_io_wrapper.twx lab3_top_io_wrapper.ncd -o
lab3_top_io_wrapper.twr lab3_top_io_wrapper.pcf -ucf 2612_lab3.ucf

Design file:              lab3_top_io_wrapper.ncd
Physical constraint file: lab3_top_io_wrapper.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |seg<0>         |    8.866|
sw<0>          |seg<1>         |    7.463|
sw<0>          |seg<2>         |    7.292|
sw<0>          |seg<3>         |    7.919|
sw<0>          |seg<4>         |    7.579|
sw<0>          |seg<5>         |    7.434|
sw<0>          |seg<6>         |    6.584|
sw<1>          |seg<0>         |    8.862|
sw<1>          |seg<1>         |    7.532|
sw<1>          |seg<2>         |    7.535|
sw<1>          |seg<3>         |    7.915|
sw<1>          |seg<4>         |    8.163|
sw<1>          |seg<5>         |    8.018|
sw<1>          |seg<6>         |    6.827|
sw<2>          |seg<0>         |    8.969|
sw<2>          |seg<1>         |    8.059|
sw<2>          |seg<2>         |    7.935|
sw<2>          |seg<3>         |    8.022|
sw<2>          |seg<4>         |    8.404|
sw<2>          |seg<5>         |    8.259|
sw<2>          |seg<6>         |    7.227|
sw<3>          |seg<0>         |    9.244|
sw<3>          |seg<1>         |    8.152|
sw<3>          |seg<2>         |    8.210|
sw<3>          |seg<3>         |    8.297|
sw<3>          |seg<4>         |    8.654|
sw<3>          |seg<5>         |    8.509|
sw<3>          |seg<6>         |    7.502|
sw<4>          |seg<0>         |   10.110|
sw<4>          |seg<1>         |    8.796|
sw<4>          |seg<2>         |    8.966|
sw<4>          |seg<3>         |    9.163|
sw<4>          |seg<4>         |    8.931|
sw<4>          |seg<5>         |    8.786|
sw<4>          |seg<6>         |    8.258|
---------------+---------------+---------+


Analysis completed Thu Sep 13 13:14:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



