Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\letic\workspaceSigasi\multx8x_sint\sint\s_probe.qsys --block-symbol-file --output-directory=C:\Users\letic\workspaceSigasi\multx8x_sint\sint\s_probe --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sint/s_probe.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\letic\workspaceSigasi\multx8x_sint\sint\s_probe.qsys --synthesis=VERILOG --output-directory=C:\Users\letic\workspaceSigasi\multx8x_sint\sint\s_probe\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sint/s_probe.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: s_probe: Generating s_probe "s_probe" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "s_probe" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: s_probe: Done "s_probe" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
