/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/ctype.css -t h        */
/*    capri/design/nwl/src/cap_mc.gcsr                                     */
/*    -I/home/gakis/pen_src/capri/verif/common/csr_gen                     */
/*    -I/home/gakis/pen_src/capri/design/common -O                         */
/*                                                                         */
/* Input files:                                                            */
/*    capri/design/nwl/src/cap_mc.gcsr                                     */
/*                                                                         */
/* Included files:                                                         */
/*    /home/gakis/pen_src/capri/design/common/cap_common.csr               */
/*    /home/gakis/pen_src/capri/design/common/csr_scratch.csr.pp           */
/*    capri/design/nwl/src/cap_mch.gcsr                                    */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/ctype.css             */
/*                                                                         */
/* Generated on: Tue Dec 19 19:25:38 2017                                  */
/*           by: gakis                                                     */
/*                                                                         */

#ifndef _CAP_MC_H_
#define _CAP_MC_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_mc_csr                                */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 141            */
/* Addressmap: cap_mc_csr.mch                                              */
#define CAP_MC_CSR_MCH_ADDRESS 0x0
#define CAP_MC_CSR_MCH_BYTE_ADDRESS 0x0
/* Register: cap_mc_csr.mch.base                                           */
#define CAP_MC_CSR_MCH_BASE_ADDRESS 0x0
#define CAP_MC_CSR_MCH_BASE_BYTE_ADDRESS 0x0
/* Register: cap_mc_csr.mch.cfg_l                                          */
#define CAP_MC_CSR_MCH_CFG_L_ADDRESS 0x1
#define CAP_MC_CSR_MCH_CFG_L_BYTE_ADDRESS 0x4
/* Register: cap_mc_csr.mch.cfg                                            */
#define CAP_MC_CSR_MCH_CFG_ADDRESS 0x2
#define CAP_MC_CSR_MCH_CFG_BYTE_ADDRESS 0x8
/* Wide Register: cap_mc_csr.mch.mc_sta                                    */
#define CAP_MC_CSR_MCH_MC_STA_ADDRESS 0x8
#define CAP_MC_CSR_MCH_MC_STA_BYTE_ADDRESS 0x20
/* Register: cap_mc_csr.mch.mc_sta.mc_sta_0_7                              */
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_0_7_ADDRESS 0x8
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_0_7_BYTE_ADDRESS 0x20
/* Register: cap_mc_csr.mch.mc_sta.mc_sta_1_7                              */
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_1_7_ADDRESS 0x9
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_1_7_BYTE_ADDRESS 0x24
/* Register: cap_mc_csr.mch.mc_sta.mc_sta_2_7                              */
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_2_7_ADDRESS 0xa
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_2_7_BYTE_ADDRESS 0x28
/* Register: cap_mc_csr.mch.mc_sta.mc_sta_3_7                              */
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_3_7_ADDRESS 0xb
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_3_7_BYTE_ADDRESS 0x2c
/* Register: cap_mc_csr.mch.mc_sta.mc_sta_4_7                              */
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_4_7_ADDRESS 0xc
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_4_7_BYTE_ADDRESS 0x30
/* Register: cap_mc_csr.mch.mc_sta.mc_sta_5_7                              */
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_5_7_ADDRESS 0xd
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_5_7_BYTE_ADDRESS 0x34
/* Register: cap_mc_csr.mch.mc_sta.mc_sta_6_7                              */
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_6_7_ADDRESS 0xe
#define CAP_MC_CSR_MCH_MC_STA_MC_STA_6_7_BYTE_ADDRESS 0x38
/* Register: cap_mc_csr.mch.cfg_bist                                       */
#define CAP_MC_CSR_MCH_CFG_BIST_ADDRESS 0x10
#define CAP_MC_CSR_MCH_CFG_BIST_BYTE_ADDRESS 0x40
/* Register: cap_mc_csr.mch.sta_bist                                       */
#define CAP_MC_CSR_MCH_STA_BIST_ADDRESS 0x11
#define CAP_MC_CSR_MCH_STA_BIST_BYTE_ADDRESS 0x44
/* Register: cap_mc_csr.mch.csr_intr                                       */
#define CAP_MC_CSR_MCH_CSR_INTR_ADDRESS 0x12
#define CAP_MC_CSR_MCH_CSR_INTR_BYTE_ADDRESS 0x48
/* Group: cap_mc_csr.mch.int_groups                                        */
#define CAP_MC_CSR_MCH_INT_GROUPS_ADDRESS 0x14
#define CAP_MC_CSR_MCH_INT_GROUPS_BYTE_ADDRESS 0x50
/* Register: cap_mc_csr.mch.int_groups.intreg                              */
#define CAP_MC_CSR_MCH_INT_GROUPS_INTREG_ADDRESS 0x14
#define CAP_MC_CSR_MCH_INT_GROUPS_INTREG_BYTE_ADDRESS 0x50
/* Register: cap_mc_csr.mch.int_groups.int_enable_rw_reg                   */
#define CAP_MC_CSR_MCH_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x15
#define CAP_MC_CSR_MCH_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x54
/* Register: cap_mc_csr.mch.int_groups.int_rw_reg                          */
#define CAP_MC_CSR_MCH_INT_GROUPS_INT_RW_REG_ADDRESS 0x16
#define CAP_MC_CSR_MCH_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x58
/* Group: cap_mc_csr.mch.int_mc                                            */
#define CAP_MC_CSR_MCH_INT_MC_ADDRESS 0x18
#define CAP_MC_CSR_MCH_INT_MC_BYTE_ADDRESS 0x60
/* Register: cap_mc_csr.mch.int_mc.intreg                                  */
#define CAP_MC_CSR_MCH_INT_MC_INTREG_ADDRESS 0x18
#define CAP_MC_CSR_MCH_INT_MC_INTREG_BYTE_ADDRESS 0x60
/* Register: cap_mc_csr.mch.int_mc.int_test_set                            */
#define CAP_MC_CSR_MCH_INT_MC_INT_TEST_SET_ADDRESS 0x19
#define CAP_MC_CSR_MCH_INT_MC_INT_TEST_SET_BYTE_ADDRESS 0x64
/* Register: cap_mc_csr.mch.int_mc.int_enable_set                          */
#define CAP_MC_CSR_MCH_INT_MC_INT_ENABLE_SET_ADDRESS 0x1a
#define CAP_MC_CSR_MCH_INT_MC_INT_ENABLE_SET_BYTE_ADDRESS 0x68
/* Register: cap_mc_csr.mch.int_mc.int_enable_clear                        */
#define CAP_MC_CSR_MCH_INT_MC_INT_ENABLE_CLEAR_ADDRESS 0x1b
#define CAP_MC_CSR_MCH_INT_MC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x6c
/* Memory: cap_mc_csr.mch.dhs_apb                                          */
#define CAP_MC_CSR_MCH_DHS_APB_ADDRESS 0x10000
#define CAP_MC_CSR_MCH_DHS_APB_BYTE_ADDRESS 0x40000
/* Register: cap_mc_csr.mch.dhs_apb.entry                                  */
#define CAP_MC_CSR_MCH_DHS_APB_ENTRY_ADDRESS 0x10000
#define CAP_MC_CSR_MCH_DHS_APB_ENTRY_BYTE_ADDRESS 0x40000
#define CAP_MC_CSR_MCH_DHS_APB_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MC_CSR_MCH_DHS_APB_ENTRY_ARRAY_COUNT 0x10000
#define CAP_MC_CSR_MCH_DHS_APB_ENTRY_ARRAY_INDEX_MAX 0xffff
#define CAP_MC_CSR_MCH_DHS_APB_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_mc_csr.mc_cfg                                             */
#define CAP_MC_CSR_MC_CFG_ADDRESS 0x20000
#define CAP_MC_CSR_MC_CFG_BYTE_ADDRESS 0x80000
/* Register: cap_mc_csr.csr_intr                                           */
#define CAP_MC_CSR_CSR_INTR_ADDRESS 0x20001
#define CAP_MC_CSR_CSR_INTR_BYTE_ADDRESS 0x80004
/* Group: cap_mc_csr.int_groups                                            */
#define CAP_MC_CSR_INT_GROUPS_ADDRESS 0x20004
#define CAP_MC_CSR_INT_GROUPS_BYTE_ADDRESS 0x80010
/* Register: cap_mc_csr.int_groups.intreg                                  */
#define CAP_MC_CSR_INT_GROUPS_INTREG_ADDRESS 0x20004
#define CAP_MC_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x80010
/* Register: cap_mc_csr.int_groups.int_enable_rw_reg                       */
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x20005
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x80014
/* Register: cap_mc_csr.int_groups.int_rw_reg                              */
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x20006
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x80018
/* Group: cap_mc_csr.int_mc                                                */
#define CAP_MC_CSR_INT_MC_ADDRESS 0x20008
#define CAP_MC_CSR_INT_MC_BYTE_ADDRESS 0x80020
/* Register: cap_mc_csr.int_mc.intreg                                      */
#define CAP_MC_CSR_INT_MC_INTREG_ADDRESS 0x20008
#define CAP_MC_CSR_INT_MC_INTREG_BYTE_ADDRESS 0x80020
/* Register: cap_mc_csr.int_mc.int_test_set                                */
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_ADDRESS 0x20009
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_BYTE_ADDRESS 0x80024
/* Register: cap_mc_csr.int_mc.int_enable_set                              */
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_ADDRESS 0x2000a
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_BYTE_ADDRESS 0x80028
/* Register: cap_mc_csr.int_mc.int_enable_clear                            */
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_ADDRESS 0x2000b
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x8002c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_mc_csr                                             */
/* Addressmap template: cap_mc_csr                                         */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 4              */
#define CAP_MC_CSR_SIZE 0x40000
#define CAP_MC_CSR_BYTE_SIZE 0x100000
/* Addressmap member: cap_mc_csr.mch                                       */
/* Addressmap type referenced: cap_mch_csr                                 */
/* Addressmap template referenced: cap_mch_csr                             */
#define CAP_MC_CSR_MCH_OFFSET 0x0
#define CAP_MC_CSR_MCH_BYTE_OFFSET 0x0
#define CAP_MC_CSR_MCH_READ_ACCESS 1
#define CAP_MC_CSR_MCH_WRITE_ACCESS 1
/* Register member: cap_mc_csr.mc_cfg                                      */
/* Register type referenced: cap_mc_csr::mc_cfg                            */
/* Register template referenced: cap_mc_csr::mc_cfg                        */
#define CAP_MC_CSR_MC_CFG_OFFSET 0x20000
#define CAP_MC_CSR_MC_CFG_BYTE_OFFSET 0x80000
#define CAP_MC_CSR_MC_CFG_READ_ACCESS 1
#define CAP_MC_CSR_MC_CFG_WRITE_ACCESS 1
#define CAP_MC_CSR_MC_CFG_RESET_VALUE 0x00000000
#define CAP_MC_CSR_MC_CFG_RESET_MASK 0xffffffff
#define CAP_MC_CSR_MC_CFG_READ_MASK 0xffffffff
#define CAP_MC_CSR_MC_CFG_WRITE_MASK 0x00000003
/* Register member: cap_mc_csr.csr_intr                                    */
/* Register type referenced: cap_mc_csr::csr_intr                          */
/* Register template referenced: cap_mc_csr::csr_intr                      */
#define CAP_MC_CSR_CSR_INTR_OFFSET 0x20001
#define CAP_MC_CSR_CSR_INTR_BYTE_OFFSET 0x80004
#define CAP_MC_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_MC_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_MC_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_MC_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_MC_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_MC_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_mc_csr.int_groups                                     */
/* Group type referenced: cap_mc_csr::int_groups                           */
/* Group template referenced: cap_mc_csr::intgrp_status                    */
#define CAP_MC_CSR_INT_GROUPS_OFFSET 0x20004
#define CAP_MC_CSR_INT_GROUPS_BYTE_OFFSET 0x80010
#define CAP_MC_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_mc_csr.int_mc                                         */
/* Group type referenced: cap_mc_csr::int_mc                               */
/* Group template referenced: cap_mc_csr::intgrp                           */
#define CAP_MC_CSR_INT_MC_OFFSET 0x20008
#define CAP_MC_CSR_INT_MC_BYTE_OFFSET 0x80020
#define CAP_MC_CSR_INT_MC_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_WRITE_ACCESS 1

/* Addressmap type: cap_mch_csr                                            */
/* Addressmap template: cap_mch_csr                                        */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 2             */
#define CAP_MCH_CSR_SIZE 0x20000
#define CAP_MCH_CSR_BYTE_SIZE 0x80000
/* Register member: cap_mch_csr.base                                       */
/* Register type referenced: cap_mch_csr::base                             */
/* Register template referenced: cap_mch_csr::base                         */
#define CAP_MCH_CSR_BASE_OFFSET 0x0
#define CAP_MCH_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_MCH_CSR_BASE_READ_ACCESS 1
#define CAP_MCH_CSR_BASE_WRITE_ACCESS 1
#define CAP_MCH_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_MCH_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_BASE_READ_MASK 0xffffffff
#define CAP_MCH_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_mch_csr.cfg_l                                      */
/* Register type referenced: cap_mch_csr::cfg_l                            */
/* Register template referenced: cap_mch_csr::cfg_l                        */
#define CAP_MCH_CSR_CFG_L_OFFSET 0x1
#define CAP_MCH_CSR_CFG_L_BYTE_OFFSET 0x4
#define CAP_MCH_CSR_CFG_L_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_L_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_L_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_CFG_L_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_CFG_L_READ_MASK 0xffffffff
#define CAP_MCH_CSR_CFG_L_WRITE_MASK 0x0000ffff
/* Register member: cap_mch_csr.cfg                                        */
/* Register type referenced: cap_mch_csr::cfg                              */
/* Register template referenced: cap_mch_csr::cfg                          */
#define CAP_MCH_CSR_CFG_OFFSET 0x2
#define CAP_MCH_CSR_CFG_BYTE_OFFSET 0x8
#define CAP_MCH_CSR_CFG_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_RESET_VALUE 0x00000002
#define CAP_MCH_CSR_CFG_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_CFG_READ_MASK 0xffffffff
#define CAP_MCH_CSR_CFG_WRITE_MASK 0x0000000f
/* Wide Register member: cap_mch_csr.mc_sta                                */
/* Wide Register type referenced: cap_mch_csr::mc_sta                      */
/* Wide Register template referenced: cap_mch_csr::mc_sta                  */
#define CAP_MCH_CSR_MC_STA_OFFSET 0x8
#define CAP_MCH_CSR_MC_STA_BYTE_OFFSET 0x20
#define CAP_MCH_CSR_MC_STA_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_WRITE_ACCESS 1
/* Register member: cap_mch_csr::mc_sta.mc_sta_0_7                         */
/* Register type referenced: cap_mch_csr::mc_sta::mc_sta_0_7               */
/* Register template referenced: cap_mch_csr::mc_sta::mc_sta_0_7           */
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_OFFSET 0x8
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_BYTE_OFFSET 0x20
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_READ_MASK 0xffffffff
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_WRITE_MASK 0x00000000
/* Register member: cap_mch_csr::mc_sta.mc_sta_1_7                         */
/* Register type referenced: cap_mch_csr::mc_sta::mc_sta_1_7               */
/* Register template referenced: cap_mch_csr::mc_sta::mc_sta_1_7           */
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_OFFSET 0x9
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_BYTE_OFFSET 0x24
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_READ_MASK 0xffffffff
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_WRITE_MASK 0x00000000
/* Register member: cap_mch_csr::mc_sta.mc_sta_2_7                         */
/* Register type referenced: cap_mch_csr::mc_sta::mc_sta_2_7               */
/* Register template referenced: cap_mch_csr::mc_sta::mc_sta_2_7           */
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_OFFSET 0xa
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_BYTE_OFFSET 0x28
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_READ_MASK 0xffffffff
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_WRITE_MASK 0xfffc0000
/* Register member: cap_mch_csr::mc_sta.mc_sta_3_7                         */
/* Register type referenced: cap_mch_csr::mc_sta::mc_sta_3_7               */
/* Register template referenced: cap_mch_csr::mc_sta::mc_sta_3_7           */
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_OFFSET 0xb
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_BYTE_OFFSET 0x2c
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_READ_MASK 0xffffffff
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_WRITE_MASK 0xffffffff
/* Register member: cap_mch_csr::mc_sta.mc_sta_4_7                         */
/* Register type referenced: cap_mch_csr::mc_sta::mc_sta_4_7               */
/* Register template referenced: cap_mch_csr::mc_sta::mc_sta_4_7           */
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_OFFSET 0xc
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_BYTE_OFFSET 0x30
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_READ_MASK 0xffffffff
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_WRITE_MASK 0xffffffff
/* Register member: cap_mch_csr::mc_sta.mc_sta_5_7                         */
/* Register type referenced: cap_mch_csr::mc_sta::mc_sta_5_7               */
/* Register template referenced: cap_mch_csr::mc_sta::mc_sta_5_7           */
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_OFFSET 0xd
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_BYTE_OFFSET 0x34
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_READ_MASK 0xffffffff
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_WRITE_MASK 0xffffffff
/* Register member: cap_mch_csr::mc_sta.mc_sta_6_7                         */
/* Register type referenced: cap_mch_csr::mc_sta::mc_sta_6_7               */
/* Register template referenced: cap_mch_csr::mc_sta::mc_sta_6_7           */
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_OFFSET 0xe
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_BYTE_OFFSET 0x38
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_RESET_MASK 0xfffc0000
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_READ_MASK 0xffffffff
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_WRITE_MASK 0x0003ffff
/* Register member: cap_mch_csr.cfg_bist                                   */
/* Register type referenced: cap_mch_csr::cfg_bist                         */
/* Register template referenced: cap_mch_csr::cfg_bist                     */
#define CAP_MCH_CSR_CFG_BIST_OFFSET 0x10
#define CAP_MCH_CSR_CFG_BIST_BYTE_OFFSET 0x40
#define CAP_MCH_CSR_CFG_BIST_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_CFG_BIST_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_CFG_BIST_READ_MASK 0xffffffff
#define CAP_MCH_CSR_CFG_BIST_WRITE_MASK 0x0000003f
/* Register member: cap_mch_csr.sta_bist                                   */
/* Register type referenced: cap_mch_csr::sta_bist                         */
/* Register template referenced: cap_mch_csr::sta_bist                     */
#define CAP_MCH_CSR_STA_BIST_OFFSET 0x11
#define CAP_MCH_CSR_STA_BIST_BYTE_OFFSET 0x44
#define CAP_MCH_CSR_STA_BIST_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_STA_BIST_RESET_MASK 0xfffff000
#define CAP_MCH_CSR_STA_BIST_READ_MASK 0xffffffff
#define CAP_MCH_CSR_STA_BIST_WRITE_MASK 0x00000000
/* Register member: cap_mch_csr.csr_intr                                   */
/* Register type referenced: cap_mch_csr::csr_intr                         */
/* Register template referenced: cap_mch_csr::csr_intr                     */
#define CAP_MCH_CSR_CSR_INTR_OFFSET 0x12
#define CAP_MCH_CSR_CSR_INTR_BYTE_OFFSET 0x48
#define CAP_MCH_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_MCH_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_MCH_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_MCH_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_MCH_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_mch_csr.int_groups                                    */
/* Group type referenced: cap_mch_csr::int_groups                          */
/* Group template referenced: cap_mch_csr::intgrp_status                   */
#define CAP_MCH_CSR_INT_GROUPS_OFFSET 0x14
#define CAP_MCH_CSR_INT_GROUPS_BYTE_OFFSET 0x50
#define CAP_MCH_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_mch_csr.int_mc                                        */
/* Group type referenced: cap_mch_csr::int_mc                              */
/* Group template referenced: cap_mch_csr::intgrp                          */
#define CAP_MCH_CSR_INT_MC_OFFSET 0x18
#define CAP_MCH_CSR_INT_MC_BYTE_OFFSET 0x60
#define CAP_MCH_CSR_INT_MC_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_WRITE_ACCESS 1
/* Memory member: cap_mch_csr.dhs_apb                                      */
/* Memory type referenced: cap_mch_csr::dhs_apb                            */
/* Memory template referenced: cap_mch_csr::dhs_apb                        */
#define CAP_MCH_CSR_DHS_APB_OFFSET 0x10000
#define CAP_MCH_CSR_DHS_APB_BYTE_OFFSET 0x40000
#define CAP_MCH_CSR_DHS_APB_READ_ACCESS 1
#define CAP_MCH_CSR_DHS_APB_WRITE_ACCESS 1
#define CAP_MCH_CSR_DHS_APB_READ_MASK 0xffffffff
#define CAP_MCH_CSR_DHS_APB_WRITE_MASK 0xffffffff

/* Register type: cap_mch_csr::base                                        */
/* Register template: cap_mch_csr::base                                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_mch_csr::base.scratch_reg                             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_MCH_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_MCH_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_MCH_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_MCH_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_MCH_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_MCH_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_MCH_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MCH_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_MCH_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mch_csr::cfg_l                                       */
/* Register template: cap_mch_csr::cfg_l                                   */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 128           */
/* Field member: cap_mch_csr::cfg_l.power_down                             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_MSB 15
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_LSB 8
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_WIDTH 8
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_RESET 0x00
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_FIELD_MASK 0x0000ff00
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_MCH_CSR_CFG_L_POWER_DOWN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_mch_csr::cfg_l.self_refresh                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_MSB 7
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_LSB 0
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_WIDTH 8
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_RESET 0x00
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_FIELD_MASK 0x000000ff
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_GET(x) ((x) & 0x000000ff)
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_SET(x) ((x) & 0x000000ff)
#define CAP_MCH_CSR_CFG_L_SELF_REFRESH_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_mch_csr::cfg                                         */
/* Register template: cap_mch_csr::cfg                                     */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 137           */
/* Field member: cap_mch_csr::cfg.address_mode                             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_MSB 3
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_LSB 0
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_WIDTH 4
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_RESET 0x2
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_FIELD_MASK 0x0000000f
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_GET(x) ((x) & 0x0000000f)
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_SET(x) ((x) & 0x0000000f)
#define CAP_MCH_CSR_CFG_ADDRESS_MODE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: cap_mch_csr::mc_sta                                 */
/* Wide Register template: cap_mch_csr::mc_sta                             */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
#define CAP_MCH_CSR_MC_STA_SIZE 0x8
#define CAP_MCH_CSR_MC_STA_BYTE_SIZE 0x20

/* Register type: cap_mch_csr::mc_sta::mc_sta_0_7                          */
/* Register template: cap_mch_csr::mc_sta::mc_sta_0_7                      */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
/* Field member: cap_mch_csr::mc_sta::mc_sta_0_7.ecc_error_pos_ps0_23_0    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_MSB 31
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_LSB 8
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_WIDTH 24
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_FIELD_MASK 0xffffff00
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_POS_PS0_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_0_7.ecc_error_2bit_ps0        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_MSB 7
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_LSB 4
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_WIDTH 4
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_FIELD_MASK 0x000000f0
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_2BIT_PS0_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_mch_csr::mc_sta::mc_sta_0_7.ecc_error_1bit_ps0        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_MSB 3
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_LSB 0
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_WIDTH 4
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_FIELD_MASK 0x0000000f
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MCH_CSR_MC_STA_MC_STA_0_7_ECC_ERROR_1BIT_PS0_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mch_csr::mc_sta::mc_sta_1_7                          */
/* Register template: cap_mch_csr::mc_sta::mc_sta_1_7                      */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
/* Field member: cap_mch_csr::mc_sta::mc_sta_1_7.ecc_error_pos_ps1_14_0    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_MSB 31
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_LSB 17
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_WIDTH 15
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_FIELD_MASK 0xfffe0000
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_GET(x) \
   (((x) & 0xfffe0000) >> 17)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_SET(x) \
   (((x) << 17) & 0xfffe0000)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS1_14_0_MODIFY(r, x) \
   ((((x) << 17) & 0xfffe0000) | ((r) & 0x0001ffff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_1_7.ecc_error_2bit_ps1        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_MSB 16
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_LSB 13
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_WIDTH 4
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_FIELD_MASK 0x0001e000
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_GET(x) \
   (((x) & 0x0001e000) >> 13)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_SET(x) \
   (((x) << 13) & 0x0001e000)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_2BIT_PS1_MODIFY(r, x) \
   ((((x) << 13) & 0x0001e000) | ((r) & 0xfffe1fff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_1_7.ecc_error_1bit_ps1        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_MSB 12
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_LSB 9
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_WIDTH 4
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_FIELD_MASK 0x00001e00
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_GET(x) \
   (((x) & 0x00001e00) >> 9)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_SET(x) \
   (((x) << 9) & 0x00001e00)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_1BIT_PS1_MODIFY(r, x) \
   ((((x) << 9) & 0x00001e00) | ((r) & 0xffffe1ff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_1_7.ecc_rmw_error_ps0         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_MSB 8
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_LSB 8
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_WIDTH 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_FIELD_MASK 0x00000100
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_RMW_ERROR_PS0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_1_7.ecc_error_addr_ps0        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_MSB 7
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_LSB 4
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_WIDTH 4
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_FIELD_MASK 0x000000f0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_ADDR_PS0_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_mch_csr::mc_sta::mc_sta_1_7.ecc_error_pos_ps0_27_24   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_MSB 3
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_LSB 0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_WIDTH 4
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_FIELD_MASK 0x0000000f
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MCH_CSR_MC_STA_MC_STA_1_7_ECC_ERROR_POS_PS0_27_24_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mch_csr::mc_sta::mc_sta_2_7                          */
/* Register template: cap_mch_csr::mc_sta::mc_sta_2_7                      */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
/* Field member: cap_mch_csr::mc_sta::mc_sta_2_7.ecc_error_cnt_1bit_ps0_13_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_MSB 31
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_LSB 18
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_WIDTH 14
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_FIELD_MASK 0xfffc0000
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_CNT_1BIT_PS0_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_2_7.ecc_rmw_error_ps1         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_MSB 17
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_LSB 17
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_WIDTH 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_FIELD_MASK 0x00020000
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_RMW_ERROR_PS1_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_2_7.ecc_error_addr_ps1        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_MSB 16
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_LSB 13
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_WIDTH 4
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_FIELD_MASK 0x0001e000
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_GET(x) \
   (((x) & 0x0001e000) >> 13)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_SET(x) \
   (((x) << 13) & 0x0001e000)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_ADDR_PS1_MODIFY(r, x) \
   ((((x) << 13) & 0x0001e000) | ((r) & 0xfffe1fff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_2_7.ecc_error_pos_ps1_27_15   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_MSB 12
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_LSB 0
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_WIDTH 13
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_WRITE_ACCESS 0
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_FIELD_MASK 0x00001fff
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_GET(x) \
   ((x) & 0x00001fff)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_SET(x) \
   ((x) & 0x00001fff)
#define CAP_MCH_CSR_MC_STA_MC_STA_2_7_ECC_ERROR_POS_PS1_27_15_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_mch_csr::mc_sta::mc_sta_3_7                          */
/* Register template: cap_mch_csr::mc_sta::mc_sta_3_7                      */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
/* Field member: cap_mch_csr::mc_sta::mc_sta_3_7.ecc_error_cnt_1bit_ps1_13_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_MSB 31
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_LSB 18
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_WIDTH 14
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_FIELD_MASK 0xfffc0000
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS1_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_3_7.ecc_error_cnt_1bit_ps0_31_14 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_MSB 17
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_LSB 0
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_WIDTH 18
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_FIELD_MASK 0x0003ffff
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_3_7_ECC_ERROR_CNT_1BIT_PS0_31_14_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_mch_csr::mc_sta::mc_sta_4_7                          */
/* Register template: cap_mch_csr::mc_sta::mc_sta_4_7                      */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
/* Field member: cap_mch_csr::mc_sta::mc_sta_4_7.ecc_error_cnt_2bit_ps0_13_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_MSB 31
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_LSB 18
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_WIDTH 14
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_FIELD_MASK 0xfffc0000
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_2BIT_PS0_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_4_7.ecc_error_cnt_1bit_ps1_31_14 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_MSB 17
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_LSB 0
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_WIDTH 18
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_FIELD_MASK 0x0003ffff
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_4_7_ECC_ERROR_CNT_1BIT_PS1_31_14_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_mch_csr::mc_sta::mc_sta_5_7                          */
/* Register template: cap_mch_csr::mc_sta::mc_sta_5_7                      */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
/* Field member: cap_mch_csr::mc_sta::mc_sta_5_7.ecc_error_cnt_2bit_ps1_13_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_MSB 31
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_LSB 18
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_WIDTH 14
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_FIELD_MASK 0xfffc0000
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS1_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_mch_csr::mc_sta::mc_sta_5_7.ecc_error_cnt_2bit_ps0_31_14 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_MSB 17
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_LSB 0
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_WIDTH 18
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_FIELD_MASK 0x0003ffff
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_5_7_ECC_ERROR_CNT_2BIT_PS0_31_14_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_mch_csr::mc_sta::mc_sta_6_7                          */
/* Register template: cap_mch_csr::mc_sta::mc_sta_6_7                      */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
/* Field member: cap_mch_csr::mc_sta::mc_sta_6_7.ecc_error_cnt_2bit_ps1_31_14 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_MSB 17
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_LSB 0
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_WIDTH 18
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_READ_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_WRITE_ACCESS 1
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_FIELD_MASK 0x0003ffff
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_MCH_CSR_MC_STA_MC_STA_6_7_ECC_ERROR_CNT_2BIT_PS1_31_14_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_mch_csr::cfg_bist                                    */
/* Register template: cap_mch_csr::cfg_bist                                */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 163           */
/* Field member: cap_mch_csr::cfg_bist.write_data_xram_ps1_run             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_MSB 5
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_LSB 5
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_WIDTH 1
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_RESET 0x0
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_FIELD_MASK 0x00000020
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS1_RUN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mch_csr::cfg_bist.write_data_xram_ps0_run             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_MSB 4
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_LSB 4
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_WIDTH 1
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_RESET 0x0
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_FIELD_MASK 0x00000010
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MCH_CSR_CFG_BIST_WRITE_DATA_XRAM_PS0_RUN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mch_csr::cfg_bist.read_reorder_details_buffer_xram_ps1_run */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_MSB 3
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_LSB 3
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_WIDTH 1
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_RESET 0x0
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_FIELD_MASK 0x00000008
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mch_csr::cfg_bist.read_reorder_details_buffer_xram_ps0_run */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_MSB 2
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_LSB 2
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_WIDTH 1
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_RESET 0x0
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_FIELD_MASK 0x00000004
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MCH_CSR_CFG_BIST_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mch_csr::cfg_bist.read_data_xram_ps1_run              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_MSB 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_LSB 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_WIDTH 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_RESET 0x0
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_FIELD_MASK 0x00000002
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS1_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mch_csr::cfg_bist.read_data_xram_ps0_run              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_MSB 0
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_LSB 0
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_WIDTH 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_READ_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_WRITE_ACCESS 1
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_RESET 0x0
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MCH_CSR_CFG_BIST_READ_DATA_XRAM_PS0_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mch_csr::sta_bist                                    */
/* Register template: cap_mch_csr::sta_bist                                */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 175           */
/* Field member: cap_mch_csr::sta_bist.done_write_data_xram_ps1_pass       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_MSB 11
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_LSB 11
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_FIELD_MASK 0x00000800
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_PASS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_mch_csr::sta_bist.done_write_data_xram_ps0_pass       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_MSB 10
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_LSB 10
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_FIELD_MASK 0x00000400
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_PASS_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_mch_csr::sta_bist.done_write_data_xram_ps1_fail       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_MSB 9
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_LSB 9
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_FIELD_MASK 0x00000200
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS1_FAIL_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_mch_csr::sta_bist.done_write_data_xram_ps0_fail       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_MSB 8
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_LSB 8
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_FIELD_MASK 0x00000100
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MCH_CSR_STA_BIST_DONE_WRITE_DATA_XRAM_PS0_FAIL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_mch_csr::sta_bist.done_read_reorder_details_buffer_xram_ps1_pass */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_MSB 7
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_LSB 7
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_FIELD_MASK 0x00000080
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_PASS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mch_csr::sta_bist.done_read_reorder_details_buffer_xram_ps0_pass */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_MSB 6
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_LSB 6
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_FIELD_MASK 0x00000040
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_PASS_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mch_csr::sta_bist.done_read_reorder_details_buffer_xram_ps1_fail */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_MSB 5
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_LSB 5
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_FIELD_MASK 0x00000020
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS1_FAIL_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mch_csr::sta_bist.done_read_reorder_details_buffer_xram_ps0_fail */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_MSB 4
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_LSB 4
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_FIELD_MASK 0x00000010
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_REORDER_DETAILS_BUFFER_XRAM_PS0_FAIL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mch_csr::sta_bist.done_read_data_xram_ps1_pass        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_MSB 3
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_LSB 3
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_FIELD_MASK 0x00000008
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_PASS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mch_csr::sta_bist.done_read_data_xram_ps0_pass        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_MSB 2
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_LSB 2
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_FIELD_MASK 0x00000004
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_PASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mch_csr::sta_bist.done_read_data_xram_ps1_fail        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_MSB 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_LSB 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_FIELD_MASK 0x00000002
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS1_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mch_csr::sta_bist.done_read_data_xram_ps0_fail        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_MSB 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_LSB 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_WIDTH 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_READ_ACCESS 1
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_WRITE_ACCESS 0
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_STA_BIST_DONE_READ_DATA_XRAM_PS0_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mch_csr::csr_intr                                    */
/* Register template: cap_mch_csr::csr_intr                                */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 112           */
/* Field member: cap_mch_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mch_csr::csr_intr.dowstream                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_MCH_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mch_csr::int_groups                                     */
/* Group template: cap_mch_csr::intgrp_status                              */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 96            */
#define CAP_MCH_CSR_INT_GROUPS_SIZE 0x4
#define CAP_MCH_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_mch_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_mch_csr::int_groups::intreg               */
/* Register template referenced: cap_mch_csr::intreg_status                */
#define CAP_MCH_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_MCH_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_MCH_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_MCH_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_MCH_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_MCH_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_mch_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_mch_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_mch_csr::intreg_enable                */
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_mch_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_mch_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_mch_csr::intreg_status                */
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_mch_csr::int_groups::intreg                          */
/* Register template: cap_mch_csr::intreg_status                           */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 46            */
/* Field member: cap_mch_csr::intreg_status.int_mc_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_MSB 0
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_LSB 0
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_WIDTH 1
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_READ_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_WRITE_ACCESS 0
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mch_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_mch_csr::intreg_enable                           */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 34            */
/* Field member: cap_mch_csr::intreg_enable.int_mc_enable                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_MSB 0
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_LSB 0
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_WIDTH 1
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_READ_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_RESET 0x0
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mch_csr::int_groups::int_rw_reg                      */
/* Register template: cap_mch_csr::intreg_status                           */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 46            */
/* Field member: cap_mch_csr::intreg_status.int_mc_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_MSB 0
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_LSB 0
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_WIDTH 1
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_READ_ACCESS 1
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_WRITE_ACCESS 0
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mch_csr::int_mc                                         */
/* Group template: cap_mch_csr::intgrp                                     */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 75            */
#define CAP_MCH_CSR_INT_MC_SIZE 0x4
#define CAP_MCH_CSR_INT_MC_BYTE_SIZE 0x10
/* Register member: cap_mch_csr::intgrp.intreg                             */
/* Register type referenced: cap_mch_csr::int_mc::intreg                   */
/* Register template referenced: cap_mch_csr::intreg                       */
#define CAP_MCH_CSR_INT_MC_INTREG_OFFSET 0x0
#define CAP_MCH_CSR_INT_MC_INTREG_BYTE_OFFSET 0x0
#define CAP_MCH_CSR_INT_MC_INTREG_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INTREG_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INTREG_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_INT_MC_INTREG_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INTREG_READ_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_mch_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_mch_csr::int_mc::int_test_set             */
/* Register template referenced: cap_mch_csr::intreg                       */
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_OFFSET 0x1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_mch_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_mch_csr::int_mc::int_enable_set           */
/* Register template referenced: cap_mch_csr::intreg_enable                */
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_mch_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_mch_csr::int_mc::int_enable_clear         */
/* Register template referenced: cap_mch_csr::intreg_enable                */
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_mch_csr::int_mc::intreg                              */
/* Register template: cap_mch_csr::intreg                                  */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 11            */
/* Field member: cap_mch_csr::intreg.ecc_1bit_thresh_ps0_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_MSB 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_LSB 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mch_csr::intreg.ecc_1bit_thresh_ps1_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_MSB 0
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_LSB 0
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INTREG_ECC_1BIT_THRESH_PS1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mch_csr::int_mc::int_test_set                        */
/* Register template: cap_mch_csr::intreg                                  */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 11            */
/* Field member: cap_mch_csr::intreg.ecc_1bit_thresh_ps0_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_MSB 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_LSB 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mch_csr::intreg.ecc_1bit_thresh_ps1_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_MSB 0
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_LSB 0
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INT_TEST_SET_ECC_1BIT_THRESH_PS1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mch_csr::int_mc::int_enable_set                      */
/* Register template: cap_mch_csr::intreg_enable                           */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 34            */
/* Field member: cap_mch_csr::intreg_enable.ecc_1bit_thresh_ps0_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_MSB 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_LSB 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_FIELD_MASK 0x00000002
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS0_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mch_csr::intreg_enable.ecc_1bit_thresh_ps1_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_MSB 0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_LSB 0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_SET_ECC_1BIT_THRESH_PS1_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mch_csr::int_mc::int_enable_clear                    */
/* Register template: cap_mch_csr::intreg_enable                           */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 34            */
/* Field member: cap_mch_csr::intreg_enable.ecc_1bit_thresh_ps0_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_MSB 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_LSB 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_FIELD_MASK 0x00000002
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS0_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mch_csr::intreg_enable.ecc_1bit_thresh_ps1_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_MSB 0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_LSB 0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_WIDTH 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_READ_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_WRITE_ACCESS 1
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_RESET 0x0
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_FIELD_MASK 0x00000001
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MCH_CSR_INT_MC_INT_ENABLE_CLEAR_ECC_1BIT_THRESH_PS1_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: cap_mch_csr::dhs_apb                                       */
/* Memory template: cap_mch_csr::dhs_apb                                   */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 201           */
#define CAP_MCH_CSR_DHS_APB_SIZE 0x10000
#define CAP_MCH_CSR_DHS_APB_BYTE_SIZE 0x40000
#define CAP_MCH_CSR_DHS_APB_ENTRIES 0x10000
#define CAP_MCH_CSR_DHS_APB_MSB 31
#define CAP_MCH_CSR_DHS_APB_LSB 0
#define CAP_MCH_CSR_DHS_APB_WIDTH 32
#define CAP_MCH_CSR_DHS_APB_MASK 0xffffffff
#define CAP_MCH_CSR_DHS_APB_GET(x) ((x) & 0xffffffff)
#define CAP_MCH_CSR_DHS_APB_SET(x) ((x) & 0xffffffff)
/* Register member: cap_mch_csr::dhs_apb.entry                             */
/* Register type referenced: cap_mch_csr::dhs_apb::entry                   */
/* Register template referenced: cap_mch_csr::dhs_apb::entry               */
#define CAP_MCH_CSR_DHS_APB_ENTRY_OFFSET 0x0
#define CAP_MCH_CSR_DHS_APB_ENTRY_BYTE_OFFSET 0x0
#define CAP_MCH_CSR_DHS_APB_ENTRY_READ_ACCESS 1
#define CAP_MCH_CSR_DHS_APB_ENTRY_WRITE_ACCESS 1
#define CAP_MCH_CSR_DHS_APB_ENTRY_READ_MASK 0xffffffff
#define CAP_MCH_CSR_DHS_APB_ENTRY_WRITE_MASK 0xffffffff

/* Register type: cap_mch_csr::dhs_apb::entry                              */
/* Register template: cap_mch_csr::dhs_apb::entry                          */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 210           */
/* Field member: cap_mch_csr::dhs_apb::entry.data                          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_MSB 31
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_LSB 0
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_WIDTH 32
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_READ_ACCESS 1
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_WRITE_ACCESS 1
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_FIELD_MASK 0xffffffff
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_MCH_CSR_DHS_APB_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mc_csr::mc_cfg                                       */
/* Register template: cap_mc_csr::mc_cfg                                   */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 129            */
/* Field member: cap_mc_csr::mc_cfg.debug_port_select                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_MSB 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_WIDTH 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000002
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mc_csr::mc_cfg.debug_port_enable                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_MC_CSR_MC_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mc_csr::csr_intr                                     */
/* Register template: cap_mc_csr::csr_intr                                 */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 114            */
/* Field member: cap_mc_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mc_csr::csr_intr.dowstream                            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_MC_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mc_csr::int_groups                                      */
/* Group template: cap_mc_csr::intgrp_status                               */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 98             */
#define CAP_MC_CSR_INT_GROUPS_SIZE 0x4
#define CAP_MC_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_mc_csr::intgrp_status.intreg                       */
/* Register type referenced: cap_mc_csr::int_groups::intreg                */
/* Register template referenced: cap_mc_csr::intreg_status                 */
#define CAP_MC_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_MC_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_MC_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_MC_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_MC_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_MC_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_MC_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_mc_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: cap_mc_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: cap_mc_csr::intreg_enable                 */
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_mc_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: cap_mc_csr::int_groups::int_rw_reg            */
/* Register template referenced: cap_mc_csr::intreg_status                 */
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_mc_csr::int_groups::intreg                           */
/* Register template: cap_mc_csr::intreg_status                            */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 48             */
/* Field member: cap_mc_csr::intreg_status.int_mc_interrupt                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_MSB 0
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_LSB 0
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_WIDTH 1
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_READ_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_WRITE_ACCESS 0
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_GROUPS_INTREG_INT_MC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mc_csr::int_groups::int_enable_rw_reg                */
/* Register template: cap_mc_csr::intreg_enable                            */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 36             */
/* Field member: cap_mc_csr::intreg_enable.int_mc_enable                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_MSB 0
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_LSB 0
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_WIDTH 1
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_READ_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_RESET 0x0
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_FIELD_MASK 0x00000001
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mc_csr::int_groups::int_rw_reg                       */
/* Register template: cap_mc_csr::intreg_status                            */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 48             */
/* Field member: cap_mc_csr::intreg_status.int_mc_interrupt                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_MSB 0
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_LSB 0
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_WIDTH 1
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_READ_ACCESS 1
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_WRITE_ACCESS 0
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_GROUPS_INT_RW_REG_INT_MC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mc_csr::int_mc                                          */
/* Group template: cap_mc_csr::intgrp                                      */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 77             */
#define CAP_MC_CSR_INT_MC_SIZE 0x4
#define CAP_MC_CSR_INT_MC_BYTE_SIZE 0x10
/* Register member: cap_mc_csr::intgrp.intreg                              */
/* Register type referenced: cap_mc_csr::int_mc::intreg                    */
/* Register template referenced: cap_mc_csr::intreg                        */
#define CAP_MC_CSR_INT_MC_INTREG_OFFSET 0x0
#define CAP_MC_CSR_INT_MC_INTREG_BYTE_OFFSET 0x0
#define CAP_MC_CSR_INT_MC_INTREG_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INTREG_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INTREG_RESET_VALUE 0x00000000
#define CAP_MC_CSR_INT_MC_INTREG_RESET_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INTREG_READ_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_mc_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_mc_csr::int_mc::int_test_set              */
/* Register template referenced: cap_mc_csr::intreg                        */
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_OFFSET 0x1
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_mc_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_mc_csr::int_mc::int_enable_set            */
/* Register template referenced: cap_mc_csr::intreg_enable                 */
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_mc_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_mc_csr::int_mc::int_enable_clear          */
/* Register template referenced: cap_mc_csr::intreg_enable                 */
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_mc_csr::int_mc::intreg                               */
/* Register template: cap_mc_csr::intreg                                   */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 13             */
/* Field member: cap_mc_csr::intreg.mch_int_interrupt                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_MSB 0
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_LSB 0
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_WIDTH 1
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_RESET 0x0
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INTREG_MCH_INT_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mc_csr::int_mc::int_test_set                         */
/* Register template: cap_mc_csr::intreg                                   */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 13             */
/* Field member: cap_mc_csr::intreg.mch_int_interrupt                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_MSB 0
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_LSB 0
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_WIDTH 1
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_RESET 0x0
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INT_TEST_SET_MCH_INT_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mc_csr::int_mc::int_enable_set                       */
/* Register template: cap_mc_csr::intreg_enable                            */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 36             */
/* Field member: cap_mc_csr::intreg_enable.mch_int_enable                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_MSB 0
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_LSB 0
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_WIDTH 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_RESET 0x0
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_FIELD_MASK 0x00000001
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INT_ENABLE_SET_MCH_INT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mc_csr::int_mc::int_enable_clear                     */
/* Register template: cap_mc_csr::intreg_enable                            */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 36             */
/* Field member: cap_mc_csr::intreg_enable.mch_int_enable                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_MSB 0
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_LSB 0
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_WIDTH 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_READ_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_WRITE_ACCESS 1
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_RESET 0x0
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_FIELD_MASK 0x00000001
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MC_CSR_INT_MC_INT_ENABLE_CLEAR_MCH_INT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_mch_csr::mc_sta                          */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 145           */
typedef struct {
   volatile uint32_t mc_sta_0_7; /**< Offset 0x0 (R/W) */
   volatile uint32_t mc_sta_1_7; /**< Offset 0x4 (R/W) */
   volatile uint32_t mc_sta_2_7; /**< Offset 0x8 (R/W) */
   volatile uint32_t mc_sta_3_7; /**< Offset 0xc (R/W) */
   volatile uint32_t mc_sta_4_7; /**< Offset 0x10 (R/W) */
   volatile uint32_t mc_sta_5_7; /**< Offset 0x14 (R/W) */
   volatile uint32_t mc_sta_6_7; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0x4];
} Cap_mch_csr_mc_sta, *PTR_Cap_mch_csr_mc_sta;

/* Typedef for Group: cap_mch_csr::int_groups                              */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 197           */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_mch_csr_int_groups, *PTR_Cap_mch_csr_int_groups;

/* Typedef for Group: cap_mch_csr::int_mc                                  */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 198           */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_mch_csr_int_mc, *PTR_Cap_mch_csr_int_mc;

/* Typedef for Memory: cap_mch_csr::dhs_apb                                */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 201           */
typedef struct {
   volatile uint32_t entry[0x10000]; /**< Offset 0x0 (R/W) */
} Cap_mch_csr_dhs_apb, *PTR_Cap_mch_csr_dhs_apb;

/* Typedef for Addressmap: cap_mch_csr                                     */
/* Source filename: capri/design/nwl/src/cap_mch.gcsr, line: 216           */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_l; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x14];
   volatile Cap_mch_csr_mc_sta mc_sta; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_bist; /**< Offset 0x40 (R/W) */
   volatile uint32_t sta_bist; /**< Offset 0x44 (R) */
   volatile uint32_t csr_intr; /**< Offset 0x48 (R/W) */
   uint8_t _pad1[0x4];
   Cap_mch_csr_int_groups int_groups; /**< Offset 0x50 (R/W) */
   Cap_mch_csr_int_mc int_mc; /**< Offset 0x60 (R/W) */
   uint8_t _pad2[0x3ff90];
   Cap_mch_csr_dhs_apb dhs_apb; /**< Offset 0x40000 (R/W) */
} Cap_mch_csr, *PTR_Cap_mch_csr;

/* Typedef for Group: cap_mc_csr::int_groups                               */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 137            */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_mc_csr_int_groups, *PTR_Cap_mc_csr_int_groups;

/* Typedef for Group: cap_mc_csr::int_mc                                   */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 138            */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_mc_csr_int_mc, *PTR_Cap_mc_csr_int_mc;

/* Typedef for Addressmap: cap_mc_csr                                      */
/* Source filename: capri/design/nwl/src/cap_mc.gcsr, line: 141            */
typedef struct {
   Cap_mch_csr mch; /**< Offset 0x0 (R/W) */
   volatile uint32_t mc_cfg; /**< Offset 0x80000 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x80004 (R/W) */
   uint8_t _pad0[0x8];
   Cap_mc_csr_int_groups int_groups; /**< Offset 0x80010 (R/W) */
   Cap_mc_csr_int_mc int_mc; /**< Offset 0x80020 (R/W) */
   uint8_t _pad1[0x7ffd0];
} Cap_mc_csr, *PTR_Cap_mc_csr;
#endif

#endif
