
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/common_setup.tcl
RM-Info: Running script /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/common_setup.tcl

RM-Info: Completed script /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/common_setup.tcl

Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14nm_1p9m_mw.tf line:1445) (TECH-223)
Warning: saed14nm_1p9m_mw.tf line 868, 'cutNameTbl' on Layer 'VIA4' has cut name 'VIA4BAR1' with no matching ContactCode found. (TECH-252)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14nm_1p9m_mw.tf line 1445) (TECH-050)
Information: Loading technology file '/mnt/hgfs/SAED14nm_PDK_06052019/SAED14nm_PDK_12232018/techfiles/saed14nm_1p9m_mw.tf' (FILE-007)
1
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> ####################################################################################
icc2_shell> ###################################   FLOORPLAN   ##################################
icc2_shell> ####################################################################################
icc2_shell> set gate_verilo
Error: can't read "gate_verilo": no such variable
        Use error_info for more info. (CMD-013)
icc2_shell> ###############################################################################
icc2_shell> set gate_verilog "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/1-Synthesis/runs/run_11/netlists/riscv_core.v"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/1-Synthesis/runs/run_11/netlists/riscv_core.v
icc2_shell> read_verilog -top $DESIGN $gate_verilog
Information: Reading Verilog into new design 'riscv_core' in library 'riscv_core'. (VR-012)
Loading verilog file '/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/1-Synthesis/runs/run_11/netlists/riscv_core.v'
Number of modules read: 74
Top level ports: 482
Total ports in all modules: 10458
Total nets in all modules: 40162
Total instances in all modules: 29188
Elapsed = 00:00:00.50, CPU = 00:00:00.40
1
icc2_shell> link_block
Using libraries: riscv_core saed14rvt_ss0p6vm40c saed14rvt_c_physical_only
Linking block riscv_core:riscv_core.design
Information: User units loaded from library 'saed14rvt_ss0p6vm40c' (LNK-040)
Design 'riscv_core' was successfully linked.
Begin building search trees for block riscv_core:riscv_core.design
Done building search trees for block riscv_core:riscv_core.design (time 0s)
1
icc2_shell> current_design $DESIGN
{riscv_core:riscv_core.design}
icc2_shell> #read_sdc /home/ICer/cv32e40p_updated/output/${DESIGN}.sdc
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/cons/func_mode.tcl
Setting dont_touch_network on clock 'CLK_I'
1
icc2_shell> #load_upf ../../dc/output/compile.upf
icc2_shell> #commit_upf
icc2_shell> #source /home/ICer/cv32e40p_updated/scripts/Synthesis/cons/cons.tcl
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/mcmm.tcl
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Setting dont_touch_network on clock 'CLK_I'
current_corner slow
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: Redefining clock 'CLK_I'.  
 Previously defined at: /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/cons/func_mode.tcl, line 1 (UIC-034)
Setting dont_touch_network on clock 'CLK_I'
Warning: Clock groups with same clocks are already set in 'g1'. (UIC-030)
0
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/cons/dont_use_generic.tcl
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO222_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO33_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI222_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI33_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX4_V1U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI4_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA222_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA33_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI222_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI33_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO221_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO32_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI221_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI311_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI32_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX3_V1M_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI3_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA221_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA32_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI221_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI311_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI32_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN4_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO211_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO22_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_V1_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO31_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI211_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI31_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN4_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO4_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND4_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA211_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_V1_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA31_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI211_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI22_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI31_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21B_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI21_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN3_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO3_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI2_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3B_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3B_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21B_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI21_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR3_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_MM_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_MM_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2B_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_CDC_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_MM_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2B_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_MM_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_MM_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_UCDC_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_S_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDNRBSBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDN_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPMQ_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQB_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBSBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPSBQ_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPSYNSBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDP_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDP_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKGTPL_V5_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNQ_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNRBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPQ_U_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPSBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPMQ_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPMQ_LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBSBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBSBQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSBQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNSBQ_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNSBQ_V2LP_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDP_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOINV_IW_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN2_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN4_V2_0P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_FSDN_V2_0P5.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI33_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI33_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI311_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI32_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA32_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI311_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI32_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN4_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO22_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_V1_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI31_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND4_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR4_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA22_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_V1_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI22_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI31_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI21_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3B_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3B_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI21_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR3_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN2_V1_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_V1_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2B_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2B_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_MM_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_U_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_S_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PS_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_ISO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO222_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO33_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI222_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI33_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX4_V1M_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA222_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA33_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI222_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI33_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO221_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO32_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI221_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI311_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI32_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX3_V1M_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA221_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA32_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI221_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI311_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI32_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO211_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO22_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO31_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI211_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI31_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN4_M_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA211_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA22_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA31_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI211_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI22_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI31_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDH_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21B_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI21_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI21_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI2_B_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI2_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3B_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3B_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21B_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI21_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2B_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN2_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2B_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_CDC_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2B_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_MM_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_UCDC_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_S_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDNQ_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDNRBSBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDN_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPMQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQB_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQB_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQB_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQ_V2ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQ_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBSBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPSBQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPSYNSBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDP_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDP_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKGTNLT_V5_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKGTPLT_V5_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKGTPL_V5_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKINVGTPLT_V7_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CLKSPLT_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDND2NQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNQOR2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNQ_V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNR2PQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNRBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDOR2PQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPQ_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPQ_V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPRSQB_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPSBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDNQ_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPMQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPMQ_LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBSBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBSBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNSBQ_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNSBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDP_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDP_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS0CL1_PECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS1CL0_PECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2B_PSECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PS_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2B_PSECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_ISO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_ISO4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOINV_IW_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSB2BDPRBQ_PV2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN2_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN4_V2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQM4_V2LPY2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQM4_V2Y2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQM4_V2Y2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_OR2_AN2_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS0CL1_PECO4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LSRDPQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LSRDPQ4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_ISO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SRRDPQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SRRDPQ4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SSRRDPQ_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SSRRDPQ4_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FILL_ECO_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_ELVLDNOR_V2_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_ELVLUNOR_V2_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_1.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA31_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI22_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI21_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3B_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI21_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN2_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN2_V1_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_V1_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2B_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2B_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_MM_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_S_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PS_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO222_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO33_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI222_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI33_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX4_V1M_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA222_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA33_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI222_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI33_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO221_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO32_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI221_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI311_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI32_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX3_V1M_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA221_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA32_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI221_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI311_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI32_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN4_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO211_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO22_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO31_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI211_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI31_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA211_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA22_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA31_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI211_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI22_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI31_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ADDH_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21B_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI21_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_MUXI2_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND3B_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3B_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21B_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI21_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2B_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EN2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2B_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_CDC_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2B_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_MM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_CDC_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_S_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDNQ_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDNRBSBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDN_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPCBQ_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPMQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQB_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQB_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQB_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPQ_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBSBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRB_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPSBQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPSQB_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPS_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPSYNSBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDP_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDP_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKGTNLT_V5_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKGTPLT_V5_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKGTPL_V5_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CKINVGTPLT_V7_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDND2NQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNQOR2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNQ_V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNR2PQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDNRBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDOR2PQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPQ_V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LDPSBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDNQ_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPMQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPMQ_LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQB_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPQ_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBSBQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBSBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSBQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNRBQ_V3_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNSBQ_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPSYNSBQ_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDP_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDP_V2LP_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS0CL1_P_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS0CL1_PECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS1CL0_P_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS1CL0_PECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2B_PMM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2B_PSECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PS_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2B_PMM_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2B_PSECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOINV_IW_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSB2BDPRBQ_PV2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN2_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDN4_V2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ISOS0CL1_PECO4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LSRDPQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_LSRDPQ4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SRRDPQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SRRDPQ4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SSRRDPQ_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_SSRRDPQ4_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FILL_ECO_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FILL_NNWIV1Y2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FILL_NNWIY2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_ELVLDNOR_V2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_ELVLUNOR_V2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF4E0_IY2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_2.frame' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2LP_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO3_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_2.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PS_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA21_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_CAPTTAPP6.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA2BB2_V1_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PS_1.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA22_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FDPRBQ_V2_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_3.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO21_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OAI21_3.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OA221_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_EO3_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI311_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_MM_3.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_MM_3.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI31_4.timing' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
icc2_shell> save_block -as ${DESIGN}_1_imported
Information: Saving 'riscv_core:riscv_core.design' to 'riscv_core:riscv_core_1_imported.design'. (DES-028)
1
icc2_shell> ############################################################
icc2_shell> set_attribute [get_layers M1] routing_direction vertical
Information: The design specific attribute override for layer 'M1' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
icc2_shell> set_attribute [get_layers M2] routing_direction horizontal
Information: The design specific attribute override for layer 'M2' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M2}
icc2_shell> set_attribute [get_layers M3] routing_direction vertical
Information: The design specific attribute override for layer 'M3' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M3}
icc2_shell> set_attribute [get_layers M4] routing_direction horizontal
Information: The design specific attribute override for layer 'M4' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M4}
icc2_shell> set_attribute [get_layers M5] routing_direction vertical
Information: The design specific attribute override for layer 'M5' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M5}
icc2_shell> set_attribute [get_layers M6] routing_direction horizontal
Information: The design specific attribute override for layer 'M6' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M6}
icc2_shell> set_attribute [get_layers M7] routing_direction vertical
Information: The design specific attribute override for layer 'M7' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M7}
icc2_shell> set_attribute [get_layers M8] routing_direction horizontal
Information: The design specific attribute override for layer 'M8' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M8}
icc2_shell> set_attribute [get_layers M9] routing_direction vertical
Information: The design specific attribute override for layer 'M9' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{M9}
icc2_shell> set_attribute [get_layers MRDL] routing_direction horizontal
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'riscv_core', because the actual library setting may not be overwritten. (ATTR-12)
{MRDL}
icc2_shell> #set_wire_track_pattern -site_def unit -layer M1  -mode uniform -mask_constraint {mask_two mask_one} #-coord 0.037 -space 0.074 -direction vertical
icc2_shell> #./output/ChipTop_pads.v
icc2_shell> initialize_floorplan   -core_utilization 0.4   -flip_first_row true   -core_offset {11.25 11.25 11.25 11.25}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 40.09%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> # -boundary {{0 0} {700 700}} ########################        place pins with constraints          ######################
icc2_shell> set_block_pin_constraints -self -allowed_layers {M6 M7} -sides {1 2 3 4}
Information: Block pin constraints allowed_layers, sides are set for top block riscv_core. (DPPA-403)
1
icc2_shell> place_pins -ports [get_ports *]

Min routing layer: M1
Max routing layer: MRDL

Non default block pin constraint setting(s) of top block: riscv_core
allowed_layers: M6 M7 
sides:          1 2 3 4

Number of block ports: 482
Number of block pin locations assigned from router: 0
Number of PG ports on blocks: 0
Number of pins created: 482
CPU Time for Pin Placement: 00:00:00.31u 00:00:00.00s 00:00:00.32e: 
Total Pin Placement CPU Time: 00:00:00.34u 00:00:00.00s 00:00:00.35e: 
1
icc2_shell> #fix the ports
icc2_shell> set_attribute [get_ports *] physical_status fixed
{clk_i rst_ni clock_en_i test_en_i {boot_addr_i[31]} {boot_addr_i[30]} {boot_addr_i[29]} {boot_addr_i[28]} {boot_addr_i[27]} {boot_addr_i[26]} {boot_addr_i[25]} {boot_addr_i[24]} {boot_addr_i[23]} {boot_addr_i[22]} {boot_addr_i[21]} {boot_addr_i[20]} {boot_addr_i[19]} {boot_addr_i[18]} {boot_addr_i[17]} {boot_addr_i[16]} {boot_addr_i[15]} {boot_addr_i[14]} {boot_addr_i[13]} {boot_addr_i[12]} {boot_addr_i[11]} {boot_addr_i[10]} {boot_addr_i[9]} {boot_addr_i[8]} {boot_addr_i[7]} {boot_addr_i[6]} {boot_addr_i[5]} {boot_addr_i[4]} {boot_addr_i[3]} {boot_addr_i[2]} {boot_addr_i[1]} {boot_addr_i[0]} {core_id_i[3]} {core_id_i[2]} {core_id_i[1]} {core_id_i[0]} {cluster_id_i[5]} {cluster_id_i[4]} {cluster_id_i[3]} {cluster_id_i[2]} {cluster_id_i[1]} {cluster_id_i[0]} instr_req_o instr_gnt_i instr_rvalid_i {instr_addr_o[31]} {instr_addr_o[30]} {instr_addr_o[29]} {instr_addr_o[28]} {instr_addr_o[27]} {instr_addr_o[26]} {instr_addr_o[25]} {instr_addr_o[24]} {instr_addr_o[23]} {instr_addr_o[22]} {instr_addr_o[21]} {instr_addr_o[20]} {instr_addr_o[19]} {instr_addr_o[18]} {instr_addr_o[17]} {instr_addr_o[16]} {instr_addr_o[15]} {instr_addr_o[14]} {instr_addr_o[13]} {instr_addr_o[12]} {instr_addr_o[11]} {instr_addr_o[10]} {instr_addr_o[9]} {instr_addr_o[8]} {instr_addr_o[7]} {instr_addr_o[6]} {instr_addr_o[5]} {instr_addr_o[4]} {instr_addr_o[3]} {instr_addr_o[2]} {instr_addr_o[1]} {instr_addr_o[0]} {instr_rdata_i[31]} {instr_rdata_i[30]} {instr_rdata_i[29]} {instr_rdata_i[28]} {instr_rdata_i[27]} {instr_rdata_i[26]} {instr_rdata_i[25]} {instr_rdata_i[24]} {instr_rdata_i[23]} {instr_rdata_i[22]} {instr_rdata_i[21]} {instr_rdata_i[20]} {instr_rdata_i[19]} {instr_rdata_i[18]} {instr_rdata_i[17]} {instr_rdata_i[16]} {instr_rdata_i[15]} {instr_rdata_i[14]} {instr_rdata_i[13]} ...}
icc2_shell> get_attribute [get_ports *] is_fixed
true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true
icc2_shell> #######################         inserting eell tap cells   #####################################
icc2_shell> create_tap_cells -lib_cell  [get_lib_cell saed14rvt_ss0p6vm40c/SAEDRVT14_CAPTTAPP6] -pattern stagger -distance 30
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry.The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Information: Starting tap cell insertion into riscv_core using site master "unit". (CHF-200)
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
        90% complete ...
Information: Total 2707 tap cells inserted successfully into riscv_core. (CHF-100)
icc2_shell> #save_block -as ${DESIGN}_2_floorplan
icc2_shell> #SAED14_CAPTTAPP6
icc2_shell> #get_lib_cells *BOUND*
icc2_shell> #create_boundary_cells -tap_distance 20 -left_boun
icc2_shell> #set non_physical_cells [get_cells -filter {is_physical == false}]dary_cell <cell name> -right_boundary_cell <cell names>
icc2_shell> #set non_physical_cells [get_cells -filter {is_physical == false}]
icc2_shell> #create_keepout_margin -type soft -outer {3 0 3 0} [get_cells *]
icc2_shell> set_placement_spacing_label -name x  -side both -lib_cells [get_lib_cells -of [get_cells *]]
1
icc2_shell> set_placement_spacing_rule -labels {x x} {0 }
Error: Value for list 'range' must have 2 elements. (CMD-036)
icc2_shell> report_placement_spacing_rules
------------------------------------------------------
        Placement Spacing Labels:

        Label   side    lib_cell
        PODE_DRAIN_BOT  left
                right
        PODE_DRAIN_TOP  left
                right
        SNPS_BOUNDARY
        x       left    saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_MM_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_V1_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_CAPTTAPP6.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PS_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_CDC_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_MM_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_TIE0_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_TIE1_4.timing
                right   saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_MM_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_V1_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_CAPTTAPP6.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PS_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_CDC_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_MM_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_3.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_TIE0_4.timing
                        saed14rvt_ss0p6vm40c:SAEDRVT14_TIE1_4.timing
------------------------------------------------------
        Placement Spacing Rules:

        Label   Label   Illegal spacing
        PODE_DRAIN_BOT  PODE_DRAIN_BOT  0 
        PODE_DRAIN_TOP  PODE_DRAIN_TOP  0 
------------------------------------------------------
1
icc2_shell> #############
icc2_shell> create_net -power $NDM_POWER_NET
{VDD}
icc2_shell> create_net -ground $NDM_GROUND_NET
{VSS}
icc2_shell> connect_pg_net -net $NDM_POWER_NET [get_pins -hierarchical "*/VDD"]
icc2_shell> connect_pg_net -net $NDM_GROUND_NET [get_pins -hierarchical "*/VSS"]
icc2_shell> #######
icc2_shell> ##############################  floorplanning placement ####################
icc2_shell> create_placement -floorplan -timing_driven
--------------
running create_placement
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 8; hostname: IC_EDA
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Warning: application option <place.fix_cells_on_soft_blockages> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Placing top level std cells.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Running block placement.
Warning: application option <place.fix_cells_on_soft_blockages> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Running timing driven standard cell placement
No editable block found.
Running virtual optimization on full netlist ...
Created estimated_corner
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner estimated_corner: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.109689 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.473743 ohm/um, via_r = 0.435830 ohm/cut, c = 0.110691 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29314, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 963, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.40090', effective utilization is '0.41643'. (OPT-055)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
START_FUNC: psynopt_delay_opto CPU:     87 s ( 0.02 hr) ELAPSE:     74 s ( 0.02 hr) MEM-PEAK:   573 Mb Sun Mar  3 05:31:24 2024
Drc Mode Option: auto
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_20: useInverter=true: effort=low: 1.695: func_slow: 0
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_20: useInverter=true: effort=low: 1.695: func_fast: 0
ABF: Core Area = 50 X 50 ()
APS-VIPO:Using M6 layer for chain buffer model creation
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
2
APS-VIPO:Levelization of the netlist is started 
APS-VIPO:Levelization of netlist is finished 
estimate timing (5%) done
estimate timing (10%) done
estimate timing (15%) done
estimate timing (20%) done
estimate timing (25%) done
estimate timing (30%) done
estimate timing (35%) done
estimate timing (40%) done
estimate timing (45%) done
estimate timing (50%) done
estimate timing (55%) done
estimate timing (60%) done
estimate timing (65%) done
estimate timing (70%) done
estimate timing (75%) done
estimate timing (80%) done
estimate timing (85%) done
estimate timing (90%) done
estimate timing (95%) done
estimate timing (100%) done
No estimate_timing rule detected on nets.
Virtually optimized 893 out of 29597 cells
Virtually buffered 893 cell outputs
1
Back-annotation statistics for mode 'func'
  22243 back-annotations generated.
  2203 have been transition time back annotations.
  62 have been skipped.
  Back-annotation succeeded on all arcs
net weight 3 is set for 0 number of nets by estimate_timing out of 39582 nets 
END_FUNC: psynopt_delay_opto   CPU:    113 s ( 0.03 hr) ELAPSE:     85 s ( 0.02 hr) MEM-PEAK:   596 Mb Sun Mar  3 05:31:36 2024
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Creating appropriate block views (if needed)...
Warning: application option <place.fix_cells_on_soft_blockages> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Placing top level std cells.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Running block placement.
Warning: application option <place.fix_cells_on_soft_blockages> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Floorplan placement done.
****************************************
Report : report_placement
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 05:31:42 2024
****************************************

  Wire length report (all)
  ==================
  wire length in design riscv_core: 415512.642 microns.
  wire length in design riscv_core (see through blk pins): 415512.642 microns.
  ------------------
  Total wire length: 415512.642 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_core:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_core:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_core: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_core_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:42.41. (DPUI-902)
Information: CPU time for create_placement : 00:01:45.83. (DPUI-903)
Information: Peak memory usage for create_placement : 641 MB. (DPUI-904)
1
icc2_shell> legalize_placement
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        31822        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  31822
number of references:                80
number of site rows:                359
number of locations attempted:   227505
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       29115 (419694 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.208 um ( 0.35 row height)
rms weighted cell displacement:   0.208 um ( 0.35 row height)
max cell displacement:            0.681 um ( 1.13 row height)
avg cell displacement:            0.179 um ( 0.30 row height)
avg weighted cell displacement:   0.179 um ( 0.30 row height)
number of cells moved:            29115
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ex_stage_i/alu_i/int_div_div_i/U78 (SAEDRVT14_AOI22_3)
  Input location: (168.194,191.066)
  Legal location: (167.538,191.25)
  Displacement:   0.681 um ( 1.13 row height)
Cell: ex_stage_i/alu_i/U1112 (SAEDRVT14_AN2_MM_3)
  Input location: (198.458,160.934)
  Legal location: (197.878,161.25)
  Displacement:   0.661 um ( 1.10 row height)
Cell: id_stage_i/registers_i/mem_reg_15__7_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (63.4514,131.893)
  Legal location: (64.086,131.85)
  Displacement:   0.636 um ( 1.06 row height)
Cell: id_stage_i/add_581/U65 (SAEDRVT14_AO2BB2_V1_4)
  Input location: (138.056,61.6225)
  Legal location: (138.086,62.25)
  Displacement:   0.628 um ( 1.05 row height)
Cell: id_stage_i/sub_468/U44 (SAEDRVT14_OR2_4)
  Input location: (153.288,93.5022)
  Legal location: (152.664,93.45)
  Displacement:   0.627 um ( 1.04 row height)
Cell: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_1__13_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (152.558,11.8249)
  Legal location: (152.59,12.45)
  Displacement:   0.626 um ( 1.04 row height)
Cell: id_stage_i/hwloop_regs_i/sub_103_G2/U20 (SAEDRVT14_OR2_4)
  Input location: (213.244,22.6287)
  Legal location: (213.27,23.25)
  Displacement:   0.622 um ( 1.04 row height)
Cell: ex_stage_i/alu_i/int_div_div_i/U76 (SAEDRVT14_AOI22_3)
  Input location: (168.188,190.03)
  Legal location: (168.204,190.65)
  Displacement:   0.621 um ( 1.03 row height)
Cell: id_stage_i/registers_i/U5162 (SAEDRVT14_AOI22_3)
  Input location: (108.32,67.6325)
  Legal location: (108.338,68.25)
  Displacement:   0.618 um ( 1.03 row height)
Cell: id_stage_i/registers_i/U1707 (SAEDRVT14_OAI222_4)
  Input location: (48.3948,79.6638)
  Legal location: (48.398,79.05)
  Displacement:   0.614 um ( 1.02 row height)

Legalization succeeded.
Total Legalizer CPU: 7.894
----------------------------------------------------------------
1
icc2_shell> ###############################  saving Floorplan Block  #######################
icc2_shell> save_block -as ${DESIGN}_2_floorplan
Information: Saving 'riscv_core:riscv_core.design' to 'riscv_core:riscv_core_2_floorplan.design'. (DES-028)
1
icc2_shell> ##############################  printing Reports  #############################
icc2_shell> print_res {fp}
icc2_shell> report_qor > $dir/fp/qor.rpt
icc2_shell> create_utilization_configuration config_sr             -capacity site_row -exclude {hard_macros macro_keepouts}
{config_sr}
icc2_shell> report_utilization -config config_sr -verbose > $dir/fp/utilization_site_row.rpt
icc2_shell> close_blocks -force -purge
Closing block 'riscv_core:riscv_core.design'
Information: 1 placement spacing labels and 0 placement spacing rules are stored in design NDM. (PLACE-022)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
1
icc2_shell> close_lib
Closing library 'riscv_core'
1
icc2_shell> check_pg_drc
Error: Current block is not defined. (DES-001)
icc2_shell> set_host_options -max_cores 8
1
icc2_shell> set DESIGN riscv_core
riscv_core
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/riscv_core:riscv_core_2_floorplan.design
Opening block 'riscv_core:riscv_core_2_floorplan.design' in edit mode
Begin building search trees for block riscv_core:riscv_core_2_floorplan.design
Done building search trees for block riscv_core:riscv_core_2_floorplan.design (time 0s)
{riscv_core:riscv_core_2_floorplan.design}
icc2_shell> link_block
Using libraries: riscv_core saed14rvt_ss0p6vm40c saed14rvt_c_physical_only
Warning: In library riscv_core, no block views exist for block riscv_core. (LNK-064)
Visiting block riscv_core:riscv_core_2_floorplan.design
Design 'riscv_core' was successfully linked.
1
icc2_shell> link_block
Warning: Block 'riscv_core:riscv_core_2_floorplan.design' is already linked. (LNK-067)
0
icc2_shell> ####################################################################################
icc2_shell> ###################################  POWER PLAN  ###################################
icc2_shell> ####################################################################################
icc2_shell> ############################
icc2_shell> ########  PG RINGS  ########
icc2_shell> ############################
icc2_shell> remove_pg_via_master_rules -all
No via def rule is found.
icc2_shell> remove_pg_patterns -all
No pattern is found.
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
icc2_shell> remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
icc2_shell> create_pg_ring_pattern ring1     -nets VDD             -horizontal_layer {M8} -vertical_layer {M9 }             -horizontal_width 5 -vertical_width 5             -horizontal_spacing 0.8 -vertical_spacing 0.8             -via_rule {{intersection: all}}
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Successfully create PG ring pattern ring1.
icc2_shell> set_pg_strategy ring1_s -core -pattern {{name: ring1} {nets: VDD VSS}} -extension {{stop: design_boundary}}
Successfully set PG strategy ring1_s.
icc2_shell> compile_pg -strategies ring1_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy ring1_s.
Number of Standard Cells: 29115
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy ring1_s.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> create_pg_mesh_pattern m9_mesh -layers {{{vertical_layer: M9} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m9_mesh.
1
icc2_shell> set_pg_strategy m9_mesh -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m9_mesh} {nets: VDD VSS}}
Successfully set PG strategy m9_mesh.
icc2_shell> compile_pg -strategies m9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m9_mesh.
Number of Standard Cells: 29115
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m9_mesh .
Check and fix DRC for 32 wires for strategy m9_mesh.
Number of threads: 8
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 32
Checking DRC for 32 wires:5% 15% 25% 30% 50% 75% 80% 85% 90% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m9_mesh .
Number of threads: 8
Working on strategy m9_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 64 stacked vias.
Number of threads: 8
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 64
Checking DRC for 64 stacked vias:5% 10% 15% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 64 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 64 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_mesh_pattern m8_mesh -layers {{{horizontal_layer: M8} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m8_mesh.
1
icc2_shell> set_pg_strategy m8_mesh -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m8_mesh} {nets: VDD VSS}}
Successfully set PG strategy m8_mesh.
icc2_shell> compile_pg -strategies m8_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m8_mesh.
Number of Standard Cells: 29115
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m8_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m8_mesh .
Check and fix DRC for 32 wires for strategy m8_mesh.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 32
Checking DRC for 32 wires:5% 25% 30% 35% 50% 55% 75% 85% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m8_mesh .
Number of threads: 8
Working on strategy m8_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m8_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 576 stacked vias.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 576
Checking DRC for 576 stacked vias:10% 50% 55% 60% 65% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 576 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 576 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_std_cell_conn_pattern rail_pattern  -rail_width 0.094 -layers {M1}
Successfully create standard cell rail pattern rail_pattern.
icc2_shell> ######### Create rail strategy #########################
icc2_shell> set_pg_strategy rail_strat -pattern {{pattern: rail_pattern} {nets: VDD VSS}} -core
Successfully set PG strategy rail_strat.
icc2_shell> ######### compile rail #################################
icc2_shell> compile_pg -strategies rail_strat
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy rail_strat.
Number of Standard Cells: 29115
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 8
Number of partitions: 33
Direction of partitions: horizontal
Number of wires: 360
Checking DRC for 360 wires:5% 25% 40% 60% 75% 90% 100%
Creating 360 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 5760 stacked vias.
Number of threads: 8
Number of partitions: 33
Direction of partitions: horizontal
Number of vias: 5760
Checking DRC for 5760 stacked vias:15% 20% 45% 50% 95% 100%
Via DRC checking runtime 3.00 seconds.
via connection runtime: 3 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 5760 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 4400 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 80 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 360 wires.
Committing wires takes 0.00 seconds.
Committed 80 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 5 seconds.
Successfully compiled PG.
Overall runtime: 5 seconds.
1
icc2_shell> ################# design checks ######################
icc2_shell> check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 31822
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 216
Number of VDD Vias: 324
Number of VDD Terminals: 0
Number of VSS Wires: 216
Number of VSS Vias: 404
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 215
  Number of floating vias: 324
  Number of floating std cells: 31597
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 180
  Number of floating vias: 0
  Number of floating std cells: 31822
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
{PATH_19_274 PATH_19_134 PATH_19_130 PATH_19_358 PATH_19_128 PATH_19_156 PATH_19_144 PATH_19_124 PATH_19_304 PATH_19_246 PATH_19_146 PATH_19_136 PATH_19_250 PATH_19_310 PATH_19_276 PATH_19_140 PATH_19_280 PATH_19_126 PATH_19_132 PATH_19_162 PATH_19_320 PATH_19_112 PATH_19_210 PATH_19_154 PATH_19_142 PATH_19_114 PATH_19_264 PATH_19_8 PATH_19_326 PATH_19_270 PATH_19_216 PATH_19_350 PATH_19_110 PATH_19_218 PATH_19_342 PATH_19_282 PATH_19_226 PATH_19_278 PATH_19_242 PATH_19_184 PATH_19_336 PATH_19_230 PATH_19_340 PATH_19_330 PATH_19_302 PATH_19_334 PATH_19_150 PATH_19_306 PATH_19_300 PATH_19_222 PATH_19_240 PATH_19_148 PATH_19_68 PATH_19_190 PATH_19_272 PATH_19_328 PATH_19_322 PATH_19_308 PATH_19_182 PATH_19_160 PATH_19_220 PATH_19_152 PATH_19_314 PATH_19_120 PATH_19_170 PATH_19_332 PATH_19_98 PATH_19_338 PATH_19_352 PATH_19_16 PATH_19_18 PATH_19_324 PATH_19_346 PATH_19_354 PATH_33_34 PATH_35_1 PATH_33_30 PATH_35_26 PATH_33_0 PATH_35_32 PATH_33_6 PATH_35_0 PATH_33_1 PATH_35_6 PATH_33_22 PATH_35_20 PATH_33_16 PATH_35_4 PATH_33_14 PATH_35_18 PATH_33_20 PATH_35_8 PATH_33_12 PATH_35_10 PATH_33_18 PATH_35_14 PATH_33_8 PATH_35_12 PATH_33_26 PATH_35_16 ...}
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:33:16 2024
Command check_pg_drc finished at Sun Mar  3 05:33:19 2024
CPU usage for check_pg_drc: 21.67 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 3.33 seconds ( 0.00 hours)
No errors found.
icc2_shell> insert_via
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:34:13 2024
Command check_pg_drc finished at Sun Mar  3 05:34:17 2024
CPU usage for check_pg_drc: 22.83 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 3.52 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 31822
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 216
Number of VDD Vias: 324
Number of VDD Terminals: 0
Number of VSS Wires: 216
Number of VSS Vias: 404
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 215
  Number of floating vias: 324
  Number of floating std cells: 31597
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 180
  Number of floating vias: 0
  Number of floating std cells: 31822
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
{PATH_19_274 PATH_19_134 PATH_19_130 PATH_19_358 PATH_19_128 PATH_19_156 PATH_19_144 PATH_19_124 PATH_19_304 PATH_19_246 PATH_19_146 PATH_19_136 PATH_19_250 PATH_19_310 PATH_19_276 PATH_19_140 PATH_19_280 PATH_19_126 PATH_19_132 PATH_19_162 PATH_19_320 PATH_19_112 PATH_19_210 PATH_19_154 PATH_19_142 PATH_19_114 PATH_19_264 PATH_19_8 PATH_19_326 PATH_19_270 PATH_19_216 PATH_19_350 PATH_19_110 PATH_19_218 PATH_19_342 PATH_19_282 PATH_19_226 PATH_19_278 PATH_19_242 PATH_19_184 PATH_19_336 PATH_19_230 PATH_19_340 PATH_19_330 PATH_19_302 PATH_19_334 PATH_19_150 PATH_19_306 PATH_19_300 PATH_19_222 PATH_19_240 PATH_19_148 PATH_19_68 PATH_19_190 PATH_19_272 PATH_19_328 PATH_19_322 PATH_19_308 PATH_19_182 PATH_19_160 PATH_19_220 PATH_19_152 PATH_19_314 PATH_19_120 PATH_19_170 PATH_19_332 PATH_19_98 PATH_19_338 PATH_19_352 PATH_19_16 PATH_19_18 PATH_19_324 PATH_19_346 PATH_19_354 PATH_33_34 PATH_35_1 PATH_33_30 PATH_35_26 PATH_33_0 PATH_35_32 PATH_33_6 PATH_35_0 PATH_33_1 PATH_35_6 PATH_33_22 PATH_35_20 PATH_33_16 PATH_35_4 PATH_33_14 PATH_35_18 PATH_33_20 PATH_35_8 PATH_33_12 PATH_35_10 PATH_33_18 PATH_35_14 PATH_33_8 PATH_35_12 PATH_33_26 PATH_35_16 ...}
icc2_shell> gui_show_error_data
icc2_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> ######################### saving Design & printing reports #####################
icc2_shell> save_block -as ${DESIGN}_3_after_pns
Information: Saving 'riscv_core:riscv_core_2_floorplan.design' to 'riscv_core:riscv_core_3_after_pns.design'. (DES-028)
1
icc2_shell> print_res {pns}
icc2_shell> report_qor > $dir/pns/qor.rpt
icc2_shell> report_utilization -config config_sr -verbose > $dir/pns/utilization_sire_row.rpt
Error: bad value specified for option -config
        Use error_info for more info. (CMD-013)
icc2_shell> create_utilization_configuration config_sr             -capacity site_row -exclude {hard_macros macro_keepouts}
{config_sr}
icc2_shell> report_utilization -config config_sr -verbose > $dir/pns/utilization_sire_row.rpt
icc2_shell> #############
icc2_shell> create_net -power $NDM_POWER_NET
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground $NDM_GROUND_NET
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> connect_pg_net -net $NDM_POWER_NET [get_pins -hierarchical "*/VDD"]
icc2_shell> connect_pg_net -net $NDM_GROUND_NET [get_pins -hierarchical "*/VSS"]
icc2_shell> #######
icc2_shell> check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 31822
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 216
Number of VDD Vias: 324
Number of VDD Terminals: 0
Number of VSS Wires: 216
Number of VSS Vias: 404
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 215
  Number of floating vias: 324
  Number of floating std cells: 31597
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 180
  Number of floating vias: 0
  Number of floating std cells: 31822
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 3 seconds.
{PATH_19_274 PATH_19_134 PATH_19_130 PATH_19_358 PATH_19_128 PATH_19_156 PATH_19_144 PATH_19_124 PATH_19_304 PATH_19_246 PATH_19_146 PATH_19_136 PATH_19_250 PATH_19_310 PATH_19_276 PATH_19_140 PATH_19_280 PATH_19_126 PATH_19_132 PATH_19_162 PATH_19_320 PATH_19_112 PATH_19_210 PATH_19_154 PATH_19_142 PATH_19_114 PATH_19_264 PATH_19_8 PATH_19_326 PATH_19_270 PATH_19_216 PATH_19_350 PATH_19_110 PATH_19_218 PATH_19_342 PATH_19_282 PATH_19_226 PATH_19_278 PATH_19_242 PATH_19_184 PATH_19_336 PATH_19_230 PATH_19_340 PATH_19_330 PATH_19_302 PATH_19_334 PATH_19_150 PATH_19_306 PATH_19_300 PATH_19_222 PATH_19_240 PATH_19_148 PATH_19_68 PATH_19_190 PATH_19_272 PATH_19_328 PATH_19_322 PATH_19_308 PATH_19_182 PATH_19_160 PATH_19_220 PATH_19_152 PATH_19_314 PATH_19_120 PATH_19_170 PATH_19_332 PATH_19_98 PATH_19_338 PATH_19_352 PATH_19_16 PATH_19_18 PATH_19_324 PATH_19_346 PATH_19_354 PATH_33_34 PATH_35_1 PATH_33_30 PATH_35_26 PATH_33_0 PATH_35_32 PATH_33_6 PATH_35_0 PATH_33_1 PATH_35_6 PATH_33_22 PATH_35_20 PATH_33_16 PATH_35_4 PATH_33_14 PATH_35_18 PATH_33_20 PATH_35_8 PATH_33_12 PATH_35_10 PATH_33_18 PATH_35_14 PATH_33_8 PATH_35_12 PATH_33_26 PATH_35_16 ...}
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:39:36 2024
Command check_pg_drc finished at Sun Mar  3 05:39:39 2024
CPU usage for check_pg_drc: 14.33 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.21 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_design -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : riscv_core
 Version: O-2018.06-SP1
 Date   : Sun Mar  3 05:40:06 2024
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   6854       The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   322        The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 7177 EMS messages : 0 errors, 7176 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Mar03054006.log'.
1
icc2_shell> analyze_lib_cell_placement -lib_cells *
1
icc2_shell> set_app_options -name place.coarse.max_density -value 0.6
place.coarse.max_density 0.6
icc2_shell> set_app_options -name place.coarse.congestion_driven_max_util -value 0.6
place.coarse.congestion_driven_max_util 0.6
icc2_shell> set_app_options -name time.disable_recovery_removal_checks -value false
time.disable_recovery_removal_checks false
icc2_shell> set_app_options -name time.disable_case_analysis -value false
time.disable_case_analysis false
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> set_app_options -name opt.common.user_instance_name_prefix -value place
opt.common.user_instance_name_prefix place
icc2_shell> #set_app_options -name place.coarse.congestion_layer_aware  -value true
icc2_shell> #set_app_options -name place.coarse.increased_cell_expansion  -value true
icc2_shell> #set_app_options -name place.coarse.congestion_expansion_direction  -value horizontal.
icc2_shell> #remove_corners estimated_corner
icc2_shell> #create_placement -congestion
icc2_shell> #legalize_placement
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:40:30 2024
Command check_pg_drc finished at Sun Mar  3 05:40:33 2024
CPU usage for check_pg_drc: 19.74 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 3.07 seconds ( 0.00 hours)
No errors found.
icc2_shell> analyze_design_violations
****************************************
Report : Violation analysis
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 05:40:33 2024
****************************************

START_CMD: analyze_design_violations CPU:    461 s ( 0.13 hr) ELAPSE:    622 s ( 0.17 hr) MEM-PEAK:   641 Mb Sun Mar  3 05:40:33 2024
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Design utilization is 0.416429

  Start analyzing MAX_TRANS violations.

  No max_trans violation is found.

END_CMD: analyze_design_violations CPU:    466 s ( 0.13 hr) ELAPSE:    627 s ( 0.17 hr) MEM-PEAK:   641 Mb Sun Mar  3 05:40:38 2024
icc2_shell> place_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Running merge clock gates
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)

MCG (merge_clock_gates) Statistics: ICG
    ICG                           1
    Attempt                       0
    Survivor                      0
    Removed                       0
    Total ICG at the end          1

Clearing enable all modes setting.

MCG (merge_clock_gates) Statistics: Total
    ICG                           1
    Attempt                       0
    Survivor                      0
    Removed                       0
    Total ICG at the end          1

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Info: embedded eLpp will optimize for scenario func_fast
Info: embedded eLpp will optimize for scenario func_slow
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.6                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.max_density                                :        0.6                 

Start transferring placement data.
e-eLpp: of 77864 nets, 27648 have non-zero toggle rates, with a max toggle rate of 0.400
Restructuring in 74 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
Running precluster optimization.
coarse place 0% done.
coarse place 5% done.
coarse place 11% done.
coarse place 16% done.
coarse place 21% done.
coarse place 26% done.
coarse place 32% done.
coarse place 37% done.
coarse place 42% done.
coarse place 47% done.
coarse place 53% done.
e-eLpp: of 77864 nets, 27886 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 58% done.
e-eLpp: of 77864 nets, 27982 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 63% done.
e-eLpp: of 77864 nets, 28050 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 68% done.
e-eLpp: of 77864 nets, 28122 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 74% done.
e-eLpp: of 77864 nets, 28146 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 79% done.
e-eLpp: of 77864 nets, 28194 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 84% done.
e-eLpp: of 77864 nets, 28222 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 89% done.
e-eLpp: of 77864 nets, 28222 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 95% done.
e-eLpp: of 77864 nets, 28246 have non-zero toggle rates, with a max toggle rate of 0.400
e-eLpp: of 77864 nets, 28260 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.66689e+09
----------------------------------------------------------------

Running initial HFS and DRC step.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.40090', effective utilization is '0.41643'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.109764 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307939 ohm/um, via_r = 0.457739 ohm/cut, c = 0.114510 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29314, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 629, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:11     0.000     0.000 19355.559     0.000    66.353      1618      5500         0     0.000       696 

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
START_FUNC: psynopt_delay_opto CPU:    806 s ( 0.22 hr) ELAPSE:    793 s ( 0.22 hr) MEM-PEAK:   696 Mb Sun Mar  3 05:43:24 2024

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 13 gates / 848 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:18     0.000     0.000 19349.652     0.000    66.353      1618      5497         0     0.000       696 

END_FUNC: psynopt_delay_opto   CPU:    812 s ( 0.23 hr) ELAPSE:    798 s ( 0.22 hr) MEM-PEAK:   696 Mb Sun Mar  3 05:43:29 2024

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:13:19     0.000     0.000 19349.652     0.000    66.353      1618      5497         0     0.000       696     0.026

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Found 90 buffer-tree drivers

Roi-HfsDrc SN: 3403505 (428.494202)

Processing Buffer Trees  (ROI) ... 

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
    [9]  10% ...
    [18]  20% ...
    [27]  30% ...
    [36]  40% ...
    [45]  50% ...
    [54]  60% ...
    [63]  70% ...
    [72]  80% ...
    [81]  90% ...
    [90] 100% ...
    [90] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:          633          158
  Inverters:          113           46
------------ ------------ ------------
      Total:          746          204
------------ ------------ ------------

Number of Drivers Sized: 67 [74.44%]

ZBuf-MEM(max-mem) = total 771512 K / inuse 755160 K
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.109127 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307939 ohm/um, via_r = 0.457739 ohm/cut, c = 0.114458 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28766, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 719, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:37     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 


    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:37     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Running initial optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
START_FUNC: psynopt_delay_opto CPU:    856 s ( 0.24 hr) ELAPSE:    818 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:48 2024

    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:37     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:37     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:37     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:37     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 

END_FUNC: psynopt_delay_opto   CPU:    857 s ( 0.24 hr) ELAPSE:    818 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:49 2024
START_FUNC: psynopt_delay_opto CPU:    857 s ( 0.24 hr) ELAPSE:    818 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:49 2024
Drc Mode Option: auto
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_20: useInverter=true: effort=low: 1.740: func_slow: 0
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
ABF: Core Area = 50 X 50 ()

    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:40     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:40     0.000     0.000 19259.521     0.000     0.000      1143      5430         0     0.000       753 

END_FUNC: psynopt_delay_opto   CPU:    859 s ( 0.24 hr) ELAPSE:    820 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:51 2024
START_FUNC: psynopt_delay_opto CPU:    859 s ( 0.24 hr) ELAPSE:    820 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:51 2024

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:44     0.000     0.000 18985.752     0.000     0.000       368      5326         0     0.000       753 

END_FUNC: psynopt_delay_opto   CPU:    882 s ( 0.25 hr) ELAPSE:    825 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:56 2024
START_FUNC: psynopt_delay_opto CPU:    882 s ( 0.25 hr) ELAPSE:    825 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:56 2024

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:46     0.000     0.000 18985.752     0.000     0.000       368      5326         0     0.000       753 

END_FUNC: psynopt_delay_opto   CPU:    883 s ( 0.25 hr) ELAPSE:    826 s ( 0.23 hr) MEM-PEAK:   753 Mb Sun Mar  3 05:43:57 2024
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.109116 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307988 ohm/um, via_r = 0.457830 ohm/cut, c = 0.114357 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 27887, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 857, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:13:48     0.000     0.000 18985.752     0.000     0.000       368      5326         0     0.000       753 


INFO: sweep stats: 0 gates / 431 nets gobbled, 0 gates (0 seq) simplified

Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.39280', effective utilization is '0.40847'. (OPT-055)
chip utilization before DTDP: 0.41
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.6                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.max_density                                :        0.6                 

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Snapped 27479 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2784 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Read DB] Stage (MB): Used  117  Alloctr  118  Proc   94 
[End of Read DB] Total (MB): Used  122  Alloctr  124  Proc 2879 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  123  Alloctr  124  Proc 2879 
Net statistics:
Total number of nets     = 27942
Number of nets to route  = 27882
Number of single or zero port nets = 53
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  133  Alloctr  135  Proc 2879 
Average gCell capacity  1.73     on layer (1)    M1
Average gCell capacity  4.05     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  12.54    on layer (4)    M4
Average gCell capacity  12.48    on layer (5)    M5
Average gCell capacity  12.53    on layer (6)    M6
Average gCell capacity  12.47    on layer (7)    M7
Average gCell capacity  6.63     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.49     on layer (10)   MRDL
Average number of tracks per gCell 9.99  on layer (1)    M1
Average number of tracks per gCell 5.03  on layer (2)    M2
Average number of tracks per gCell 5.01  on layer (3)    M3
Average number of tracks per gCell 12.55         on layer (4)    M4
Average number of tracks per gCell 12.49         on layer (5)    M5
Average number of tracks per gCell 12.55         on layer (6)    M6
Average number of tracks per gCell 12.49         on layer (7)    M7
Average number of tracks per gCell 12.55         on layer (8)    M8
Average number of tracks per gCell 12.49         on layer (9)    M9
Average number of tracks per gCell 2.51  on layer (10)   MRDL
Number of gCells = 251220
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    3  Alloctr    4  Proc    8 
[End of Build Congestion map] Total (MB): Used  137  Alloctr  139  Proc 2888 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    8 
[End of Build Data] Total (MB): Used  137  Alloctr  140  Proc 2888 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  137  Alloctr  140  Proc 2888 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:15 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc   16 
[End of Initial Routing] Total (MB): Used  155  Alloctr  157  Proc 2904 
Initial. Routing result:
Initial. Both Dirs: Overflow = 53926 Max = 13 GRCs = 22929 (45.64%)
Initial. H routing: Overflow = 24940 Max = 12 (GRCs =  1) GRCs = 10481 (41.72%)
Initial. V routing: Overflow = 28985 Max = 13 (GRCs =  1) GRCs = 12448 (49.55%)
Initial. M1         Overflow =    35 Max =  4 (GRCs =  3) GRCs =    19 (0.08%)
Initial. M2         Overflow = 23925 Max = 12 (GRCs =  1) GRCs =  9409 (37.45%)
Initial. M3         Overflow = 28706 Max = 13 (GRCs =  1) GRCs = 12141 (48.33%)
Initial. M4         Overflow =   996 Max =  6 (GRCs =  1) GRCs =  1059 (4.22%)
Initial. M5         Overflow =   236 Max =  4 (GRCs =  1) GRCs =   280 (1.11%)
Initial. M6         Overflow =    10 Max =  2 (GRCs =  2) GRCs =     8 (0.03%)
Initial. M7         Overflow =     8 Max =  1 (GRCs =  8) GRCs =     8 (0.03%)
Initial. M8         Overflow =     9 Max =  2 (GRCs =  4) GRCs =     5 (0.02%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 344484.42
Initial. Layer M1 wire length = 902.27
Initial. Layer M2 wire length = 29604.92
Initial. Layer M3 wire length = 27985.97
Initial. Layer M4 wire length = 89459.68
Initial. Layer M5 wire length = 110494.30
Initial. Layer M6 wire length = 44577.57
Initial. Layer M7 wire length = 38419.66
Initial. Layer M8 wire length = 1803.11
Initial. Layer M9 wire length = 1236.95
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 284730
Initial. Via VIA12SQ_C count = 77410
Initial. Via VIA23SQ_C count = 91996
Initial. Via VIA34SQ_C count = 60923
Initial. Via VIA45SQ count = 45600
Initial. Via VIA56SQ count = 5698
Initial. Via VIA67SQ_C count = 2862
Initial. Via VIA78SQ_C count = 198
Initial. Via VIA89_C count = 43
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
60% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
80% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:13
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:22 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    3  Proc    4 
[End of Phase1 Routing] Total (MB): Used  158  Alloctr  161  Proc 2908 
phase1. Routing result:
phase1. Both Dirs: Overflow = 51035 Max = 12 GRCs = 21506 (42.80%)
phase1. H routing: Overflow = 26523 Max = 12 (GRCs =  1) GRCs = 10153 (40.41%)
phase1. V routing: Overflow = 24512 Max = 12 (GRCs =  1) GRCs = 11353 (45.19%)
phase1. M1         Overflow =    22 Max =  4 (GRCs =  1) GRCs =    13 (0.05%)
phase1. M2         Overflow = 26474 Max = 12 (GRCs =  1) GRCs = 10051 (40.01%)
phase1. M3         Overflow = 24489 Max = 12 (GRCs =  1) GRCs = 11334 (45.12%)
phase1. M4         Overflow =    48 Max =  2 (GRCs = 12) GRCs =   102 (0.41%)
phase1. M5         Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.02%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 355267.63
phase1. Layer M1 wire length = 849.96
phase1. Layer M2 wire length = 36326.37
phase1. Layer M3 wire length = 28436.46
phase1. Layer M4 wire length = 82278.28
phase1. Layer M5 wire length = 102770.31
phase1. Layer M6 wire length = 50248.71
phase1. Layer M7 wire length = 47506.58
phase1. Layer M8 wire length = 5059.97
phase1. Layer M9 wire length = 1790.99
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 276965
phase1. Via VIA12SQ_C count = 78071
phase1. Via VIA23SQ_C count = 86220
phase1. Via VIA34SQ_C count = 52285
phase1. Via VIA45SQ count = 45803
phase1. Via VIA56SQ count = 9273
phase1. Via VIA67SQ_C count = 4585
phase1. Via VIA78SQ_C count = 638
phase1. Via VIA89_C count = 90
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:41 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:45
[End of Whole Chip Routing] Stage (MB): Used   35  Alloctr   37  Proc   29 
[End of Whole Chip Routing] Total (MB): Used  158  Alloctr  161  Proc 2908 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 25.50 %
Peak    vertical track utilization   = 129.03 %
Average horizontal track utilization = 25.73 %
Peak    horizontal track utilization = 117.24 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  155  Alloctr  158  Proc 2908 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:44 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:58 total=0:00:58
[GR: Done] Stage (MB): Used  150  Alloctr  152  Proc  124 
[GR: Done] Total (MB): Used  155  Alloctr  158  Proc 2908 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -139  Alloctr -141  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 2908 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:44 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:58 total=0:00:58
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc  124 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2908 
Information: 5.06% of design has horizontal routing density above target_routing_density of 0.80.
Information: 6.68% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 44.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.40 to 0.41. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 3.49574e+09
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 27887, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 857, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
eLpp: of 27887 nets, 7621 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 27887 nets with range (0.9000 - 18.0216)
Start transferring placement data.
Information: using 27887 net weights with range (0.9 - 18.0216)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.22744e+09
Completed Timing-driven placement, Elapsed time =   0: 1:20 
Moved 27666 out of 30373 cells, ratio = 0.910875
Total displacement = 98720.679688(um)
Max displacement = 274.744110(um), load_store_unit_i/placeHFSINV_1439_140 (11.250000, 11.850000, 4) => (198.380005, 99.464104, 4)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.108436 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307988 ohm/um, via_r = 0.457830 ohm/cut, c = 0.113654 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 27887, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 834, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 12.00
INFO: Available logic one lib cells: SAEDRVT14_TIE1_4 
INFO: Available logic zero lib cells: SAEDRVT14_TIE0_4 
INFO: Tie cell support for abstract block enabled
INFO: Found 2 tie-hi cells with 12 load pins
INFO: Found 15 tie-low cells with 4552 load pins
INFO: Number of nets with violations: 17
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Removed 2 tie-hi cells
INFO: Removed 15 tie-low cells
INFO: Found 122 top-level ports
INFO: Added 6 tie-hi cells
INFO: Added 301 tie-low cells
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 728 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30678        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (4 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30678
number of references:               115
number of site rows:                359
number of locations attempted:   652268
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27971 (414547 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.197 um ( 0.33 row height)
rms weighted cell displacement:   0.197 um ( 0.33 row height)
max cell displacement:            1.628 um ( 2.71 row height)
avg cell displacement:            0.169 um ( 0.28 row height)
avg weighted cell displacement:   0.169 um ( 0.28 row height)
number of cells moved:            27793
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_322 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.878,226.05)
  Displacement:   1.628 um ( 2.71 row height)
Cell: placeoptlc_321 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_325 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,12.45)
  Displacement:   1.372 um ( 2.29 row height)
Cell: debug_unit_i/dbg_cause_q_reg_1_ (SAEDRVT14_FDPSBQ_4)
  Input location: (137.728,102.384)
  Legal location: (139.048,102.45)
  Displacement:   1.322 um ( 2.20 row height)
Cell: placeoptlc_316 (SAEDRVT14_TIE0_4)
  Input location: (11.25,225.45)
  Legal location: (11.25,224.25)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_324 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,12.45)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_320 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,224.85)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_207 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.85)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_323 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)
Cell: id_stage_i/registers_i/U3076 (SAEDRVT14_INV_PS_6)
  Input location: (167.764,114.79)
  Legal location: (167.76,115.65)
  Displacement:   0.860 um ( 1.43 row height)

Completed Legalization, Elapsed time =   0: 0: 8 
Moved 27778 out of 30663 cells, ratio = 0.905913
Total displacement = 11510.116211(um)
Max displacement = 2.014000(um), placeoptlc_323 (11.250000, 226.649994, 4) => (12.064000, 225.449997, 0)
Displacement histogram:
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.108444 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307988 ohm/um, via_r = 0.457830 ohm/cut, c = 0.113751 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28177, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 814, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:15:27     0.000     0.000 19127.031     0.000     0.000       368      5326         0     0.000       845 


Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.108444 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307988 ohm/um, via_r = 0.457830 ohm/cut, c = 0.113751 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.39580', effective utilization is '0.41151'. (OPT-055)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28177, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 28176, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:15:33     0.000     0.000 19127.031     0.000     0.000       368      5326         0     0.000       845 

Running final optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 


npo-place-opt timing update complete          CPU:  1009 s (  0.28 hr )  ELAPSE:   934 s (  0.26 hr )  MEM-PEAK:   845 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0        -          -      -        0     0.0000        0 58119140.0
    2   *   0.0000     0.0000      0        -          -      -        0     0.0000        0 154145.453
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 58119140.0     18405.89      27971        369       5326
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        0 58119140.0     18405.89      27971
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 8 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-place-opt initialization complete         CPU:  1020 s (  0.28 hr )  ELAPSE:   944 s (  0.26 hr )  MEM-PEAK:   845 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 8 Iter  1          0.00      0.00         0       0.018  58119140.00           0.263
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-place-opt optimization Phase 8 Iter  2          0.00      0.00         0       0.018  58119140.00           0.264

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
npo-place-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.018  58119140.00           0.265
npo-place-opt optimization Phase 9 Iter  2          0.00      0.00         0       0.018  58119140.00           0.265
npo-place-opt optimization Phase 9 Iter  3          0.00      0.00         0       0.018  58119140.00           0.265
npo-place-opt optimization Phase 9 Iter  4          0.00      0.00         0       0.018  58119140.00           0.265
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  5          0.00      0.00         0       0.018  58119140.00           0.266
npo-place-opt optimization Phase 9 Iter  6          0.00      0.00         0       0.018  58119140.00           0.266
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  7          0.00      0.00         0       0.018  58119140.00           0.266

npo-place-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.018  58119140.00           0.266

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.018  58119140.00           0.267
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)

npo-place-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.018  57741616.00           0.268

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.018  57006312.00           0.270
npo-place-opt optimization Phase 13 Iter  2         0.00      0.00         0       0.018  57006312.00           0.271

npo-place-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.018  57006312.00           0.271

npo-place-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.018  57006312.00           0.271
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)

npo-place-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.018  57006312.00           0.271

npo-place-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.018  57011540.00           0.272
npo-place-opt optimization Phase 17 Iter  2         0.00      0.00         0       0.018  57011540.00           0.272

npo-place-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.018  57011540.00           0.272

npo-place-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.018  57011540.00           0.272

npo-place-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.018  57011540.00           0.273

npo-place-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.018  57011540.00           0.273
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 728 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30480        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30480
number of references:                92
number of site rows:                359
number of locations attempted:   586860
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27773 (410934 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.017 um ( 0.03 row height)
rms weighted cell displacement:   0.017 um ( 0.03 row height)
max cell displacement:            1.200 um ( 2.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               22
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_841 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,12.45)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_317 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_205 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.85)
  Legal location: (11.916,12.45)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_837 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,11.85)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_320 (SAEDRVT14_TIE0_4)
  Input location: (11.25,224.85)
  Legal location: (12.064,224.85)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_840 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_836 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.25)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_853 (SAEDRVT14_TIE0_4)
  Input location: (93.464,48.45)
  Legal location: (92.798,48.45)
  Displacement:   0.666 um ( 1.11 row height)
Cell: placeoptlc_847 (SAEDRVT14_TIE0_4)
  Input location: (95.092,41.85)
  Legal location: (95.092,42.45)
  Displacement:   0.600 um ( 1.00 row height)
Cell: placeoptlc_849 (SAEDRVT14_TIE0_4)
  Input location: (141.268,127.65)
  Legal location: (141.268,128.25)
  Displacement:   0.600 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 6.791
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.108436 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307988 ohm/um, via_r = 0.457830 ohm/cut, c = 0.113654 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 27979, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 27978, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.018  57011540.00           0.277
npo-place-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.018  57011540.00           0.278
npo-place-opt optimization Phase 22 Iter  3         0.00      0.00         0       0.018  57011540.00           0.278
npo-place-opt optimization Phase 22 Iter  4         0.00      0.00         0       0.018  57011540.00           0.278
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 22 Iter  5         0.00      0.00         0       0.018  57011540.00           0.278

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.018  57011540.00           0.279
npo-place-opt optimization Phase 23 Iter  2         0.00      0.00         0       0.018  57011540.00           0.279

npo-place-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.018  57011540.00           0.279
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-place-opt optimization Phase 24 Iter  2         0.00      0.00         0       0.018  57011540.00           0.280

npo-place-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.018  57011540.00           0.280
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 728 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30480        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30480
number of references:                92
number of site rows:                359
number of locations attempted:   585446
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27773 (410934 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (224.296,112.05)
  Legal location: (224.296,112.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (222.816,112.65)
  Legal location: (222.816,112.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (136.088,87.45)
  Legal location: (136.088,87.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (135.422,85.05)
  Legal location: (135.422,85.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U161 (SAEDRVT14_AO222_4)
  Input location: (194.252,157.65)
  Legal location: (194.252,157.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (84.806,60.45)
  Legal location: (84.806,60.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (88.062,79.05)
  Legal location: (88.062,79.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (87.766,77.85)
  Legal location: (87.766,77.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U162 (SAEDRVT14_AO222_4)
  Input location: (194.104,156.45)
  Legal location: (194.104,156.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (128.54,22.65)
  Legal location: (128.54,22.65)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 6.806
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_2_floorplan.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_2_floorplan  (NEX-011)
Information: r = 1.765037 ohm/um, via_r = 0.554346 ohm/cut, c = 0.108436 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.307988 ohm/um, via_r = 0.457830 ohm/cut, c = 0.113654 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 27979, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 27978, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.018  57011540.00           0.283

npo-place-opt optimization Phase 27 Iter  1         0.00      0.00         0       0.018  57011540.00           0.284
Enable dominated scenarios

npo-place-opt optimization complete                 0.00      0.00         0       0.018  57011540.00           0.284
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  4.828841505874  3.105410388505  9.865126609851  6.078159864085  2.744730941123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  2.687262918112  2.192975681268  0.965421241094  2.700174343881  3.840982664440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  2.016049512169  8.279191876830  1.185412290997  3.334462308244  5.867131331622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  2.861364494780  2.404768651203  6.131549644054  4.100246966110  1.274240189655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  5.287717396621  5.028302320661  6.111589946103  6.181488612107  1.581107965776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  7.700735251691  9.096169084984  2.199717209512  0.915916367443  5.466524908426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  6.869590732707  4.520760733567  3.092645909795  5.580732436993  1.131829363510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142422527  2.011787982104  0.824333228923  0.358837786693  8.022025869284  2.603664185844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373112548  7.636432255033  8.672218201520  4.214071816610  9.007633570112  3.308639778452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  8.056429155650  9.438723949852  9.138478142545  9.020215508464  9.978903095117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  2.960417008696  3.368227259934  7.095317015702  7.411342456476  6.944778576650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  0.534838556721  4.755301335695  4.389137156592  1.217879201793  7.505306910467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  4.107713096875  2.780788107183  0.725961714657  8.793230087635  8.918644819113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  2.678204003284  5.096611595486  1.514048770128  7.396808020513  5.512691427835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  9.989784187880  5.818742869872  2.345206422627  0.037332005045  0.494212840392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  8.353988062614  2.539498174932  6.654686218747  4.022401351365  6.796153102757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  3.603553336848  4.395718925586  1.541797986014  9.244468500010  4.051123509534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  8.419664993956  2.709197807550  2.774350194677  2.637668416996  9.532239052994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  5.584496434938  3.293259567496  6.910084261214  2.422533031115  6.782636682351
9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  5.014687183387  2.466805180620  7.739855784837  3.112554593680  1.055565467149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  3.903779075468  5.031993632917  1.413363578130  3.341424635537  5.155182543790

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 57011540.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 151207.203
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 57011540.0     18245.47      27773        163       5326
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0        0 57011540.0     18245.47      27773

npo-place-opt command complete                CPU:  1255 s (  0.35 hr )  ELAPSE:  1023 s (  0.28 hr )  MEM-PEAK:   875 MB
npo-place-opt command statistics  CPU=270 sec (0.07 hr) ELAPSED=95 sec (0.03 hr) MEM-PEAK=0.854 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:48:22 2024
Command check_pg_drc finished at Sun Mar  3 05:48:24 2024
CPU usage for check_pg_drc: 15.08 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.90 seconds ( 0.00 hours)
No errors found.
icc2_shell> legalize_placement
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 728 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30480        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30480
number of references:                92
number of site rows:                359
number of locations attempted:   585446
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27773 (410934 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (224.296,112.05)
  Legal location: (224.296,112.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (222.816,112.65)
  Legal location: (222.816,112.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (136.088,87.45)
  Legal location: (136.088,87.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (135.422,85.05)
  Legal location: (135.422,85.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U161 (SAEDRVT14_AO222_4)
  Input location: (194.252,157.65)
  Legal location: (194.252,157.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (84.806,60.45)
  Legal location: (84.806,60.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (88.062,79.05)
  Legal location: (88.062,79.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (87.766,77.85)
  Legal location: (87.766,77.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U162 (SAEDRVT14_AO222_4)
  Input location: (194.104,156.45)
  Legal location: (194.104,156.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (128.54,22.65)
  Legal location: (128.54,22.65)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 8.030
----------------------------------------------------------------
1
icc2_shell> check_legality -verbos

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 728 total vias.

check_legality for block design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design riscv_core succeeded!


check_legality succeeded.

**************************

1
icc2_shell> check_pg_
Error: ambiguous command 'check_pg_' matched 3 commands:
        (check_pg_connectivity, check_pg_drc, check_pg_missing_vias) (CMD-006)
icc2_shell> check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 30480
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 216
Number of VDD Vias: 324
Number of VDD Terminals: 0
Number of VSS Wires: 216
Number of VSS Vias: 404
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 215
  Number of floating vias: 324
  Number of floating std cells: 30215
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 215
  Number of floating vias: 404
  Number of floating std cells: 30220
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 2 seconds.
{PATH_19_130 PATH_19_128 PATH_19_214 PATH_19_142 PATH_19_242 PATH_19_222 PATH_19_138 PATH_19_216 PATH_19_140 PATH_19_238 PATH_19_132 PATH_19_234 PATH_19_226 PATH_19_246 PATH_19_240 PATH_19_248 PATH_19_118 PATH_19_230 PATH_19_224 PATH_19_228 PATH_19_250 PATH_19_134 PATH_19_136 PATH_19_252 PATH_19_120 PATH_19_244 PATH_19_254 PATH_19_232 PATH_19_212 PATH_19_152 PATH_19_122 PATH_19_200 PATH_19_144 PATH_19_166 PATH_19_162 PATH_19_124 PATH_19_126 PATH_19_148 PATH_19_236 PATH_19_164 PATH_19_150 PATH_19_168 PATH_19_154 PATH_19_170 PATH_19_172 PATH_19_198 PATH_19_220 PATH_19_160 PATH_19_116 PATH_19_186 PATH_19_174 PATH_19_110 PATH_19_180 PATH_19_146 PATH_19_178 PATH_19_156 PATH_19_114 PATH_19_196 PATH_19_112 PATH_19_256 PATH_19_192 PATH_19_188 PATH_19_208 PATH_19_202 PATH_19_158 PATH_19_206 PATH_19_184 PATH_19_258 PATH_19_204 PATH_19_210 PATH_19_176 PATH_19_108 PATH_19_182 PATH_19_104 PATH_19_106 PATH_19_194 PATH_19_262 PATH_19_190 PATH_19_100 PATH_19_268 PATH_19_26 PATH_19_96 PATH_19_260 PATH_19_68 PATH_19_72 PATH_19_272 PATH_33_34 PATH_35_1 PATH_33_30 PATH_35_26 PATH_33_0 PATH_35_32 PATH_33_6 PATH_35_0 PATH_33_1 PATH_35_6 PATH_33_22 PATH_35_20 PATH_33_16 PATH_35_4 ...}
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal8} -quiet]
1
icc2_shell> #############
icc2_shell> create_net -power $NDM_POWER_NET
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground $NDM_GROUND_NET
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> connect_pg_net -net $NDM_POWER_NET [get_pins -hierarchical "*/VDD"]
icc2_shell> connect_pg_net -net $NDM_GROUND_NET [get_pins -hierarchical "*/VSS"]
icc2_shell> #######
icc2_shell> check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 30480
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 216
Number of VDD Vias: 324
Number of VDD Terminals: 0
Number of VSS Wires: 216
Number of VSS Vias: 404
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 215
  Number of floating vias: 324
  Number of floating std cells: 30215
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 215
  Number of floating vias: 404
  Number of floating std cells: 30220
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 2 seconds.
{PATH_19_130 PATH_19_128 PATH_19_214 PATH_19_142 PATH_19_242 PATH_19_222 PATH_19_138 PATH_19_216 PATH_19_140 PATH_19_238 PATH_19_132 PATH_19_234 PATH_19_226 PATH_19_246 PATH_19_240 PATH_19_248 PATH_19_118 PATH_19_230 PATH_19_224 PATH_19_228 PATH_19_250 PATH_19_134 PATH_19_136 PATH_19_252 PATH_19_120 PATH_19_244 PATH_19_254 PATH_19_232 PATH_19_212 PATH_19_152 PATH_19_122 PATH_19_200 PATH_19_144 PATH_19_166 PATH_19_162 PATH_19_124 PATH_19_126 PATH_19_148 PATH_19_236 PATH_19_164 PATH_19_150 PATH_19_168 PATH_19_154 PATH_19_170 PATH_19_172 PATH_19_198 PATH_19_220 PATH_19_160 PATH_19_116 PATH_19_186 PATH_19_174 PATH_19_110 PATH_19_180 PATH_19_146 PATH_19_178 PATH_19_156 PATH_19_114 PATH_19_196 PATH_19_112 PATH_19_256 PATH_19_192 PATH_19_188 PATH_19_208 PATH_19_202 PATH_19_158 PATH_19_206 PATH_19_184 PATH_19_258 PATH_19_204 PATH_19_210 PATH_19_176 PATH_19_108 PATH_19_182 PATH_19_104 PATH_19_106 PATH_19_194 PATH_19_262 PATH_19_190 PATH_19_100 PATH_19_268 PATH_19_26 PATH_19_96 PATH_19_260 PATH_19_68 PATH_19_72 PATH_19_272 PATH_33_34 PATH_35_1 PATH_33_30 PATH_35_26 PATH_33_0 PATH_35_32 PATH_33_6 PATH_35_0 PATH_33_1 PATH_35_6 PATH_33_22 PATH_35_20 PATH_33_16 PATH_35_4 ...}
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:52:29 2024
Command check_pg_drc finished at Sun Mar  3 05:52:32 2024
CPU usage for check_pg_drc: 15.41 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.59 seconds ( 0.00 hours)
No errors found.
icc2_shell> save_block -as ${DESIGN}_4_placed
Information: Saving 'riscv_core:riscv_core_2_floorplan.design' to 'riscv_core:riscv_core_4_placed.design'. (DES-028)
1
icc2_shell> create_pg_ring_pattern ring2     -nets VSS             -horizontal_layer {M6} -vertical_layer {M7}             -horizontal_width 5 -vertical_width 5             -horizontal_spacing 0.8 -vertical_spacing 0.8             -via_rule {{intersection: all}}
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Successfully create PG ring pattern ring2.
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:54:00 2024
Command check_pg_drc finished at Sun Mar  3 05:54:02 2024
CPU usage for check_pg_drc: 15.51 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.57 seconds ( 0.00 hours)
No errors found.
icc2_shell> create_pg_mesh_pattern m7_mesh -layers {{{vertical_layer: M7} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m7_mesh.
1
icc2_shell> set_pg_strategy m7_s -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m7_mesh} {nets: VDD VSS}}
Successfully set PG strategy m7_s.
icc2_shell> compile_pg -strategies m7_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m7_s.
Number of Standard Cells: 27773
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m7_s .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m7_s .
Check and fix DRC for 32 wires for strategy m7_s.
Number of threads: 8
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 32
Checking DRC for 32 wires:15% 25% 30% 60% 65% 75% 85% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m7_s .
Number of threads: 8
Working on strategy m7_s.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m7_s: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 6336 stacked vias.
Number of threads: 8
Number of partitions: 36
Direction of partitions: horizontal
Number of vias: 6336
Checking DRC for 6336 stacked vias:40% 50% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 6336 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 6336 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 576 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 576 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:55:40 2024
Command check_pg_drc finished at Sun Mar  3 05:55:43 2024
CPU usage for check_pg_drc: 23.64 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 3.81 seconds ( 0.00 hours)
No errors found.
icc2_shell> create_pg_mesh_pattern m6_mesh -layers {{{horizontal_layer: M6} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m6_mesh.
1
icc2_shell> set_pg_strategy m6_s -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m6_mesh} {nets: VDD VSS}}
Successfully set PG strategy m6_s.
icc2_shell> compile_pg -strategies m6_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m6_s.
Number of Standard Cells: 27773
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m6_s .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m6_s .
Check and fix DRC for 32 wires for strategy m6_s.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 32
Checking DRC for 32 wires:5% 10% 60% 75% 80% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m6_s .
Number of threads: 8
Working on strategy m6_s.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m6_s: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 1088 stacked vias.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 1088
Checking DRC for 1088 stacked vias:30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 576 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 576 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 512 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 512 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:55:55 2024
Command check_pg_drc finished at Sun Mar  3 05:55:59 2024
CPU usage for check_pg_drc: 21.92 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 3.59 seconds ( 0.00 hours)
No errors found.
icc2_shell> create_pg_mesh_pattern m5_mesh -layers {{{vertical_layer: M5} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m5_mesh.
1
icc2_shell> set_pg_strategy m5_s -core -extension {{direction: T B L R} {stop: core_boundary}} -pattern {{name: m5_mesh} {nets: VDD VSS}}
Successfully set PG strategy m5_s.
icc2_shell> compile_pg -strategies m5_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m5_s.
Number of Standard Cells: 27773
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m5_s .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m5_s .
Check and fix DRC for 32 wires for strategy m5_s.
Number of threads: 8
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 32
Checking DRC for 32 wires:5% 15% 25% 40% 50% 60% 65% 75% 85% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m5_s .
Number of threads: 8
Working on strategy m5_s.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m5_s: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 6784 stacked vias.
Number of threads: 8
Number of partitions: 36
Direction of partitions: horizontal
Number of vias: 6784
Checking DRC for 6784 stacked vias:10% 20% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 6272 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 6272 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 512 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 512 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:56:08 2024
Command check_pg_drc finished at Sun Mar  3 05:56:12 2024
CPU usage for check_pg_drc: 22.49 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 3.63 seconds ( 0.00 hours)
No errors found.
icc2_shell> gui_show_error_data
icc2_shell> connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD"]
icc2_shell> connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sun Mar  3 05:57:50 2024
Command check_pg_drc finished at Sun Mar  3 05:57:53 2024
CPU usage for check_pg_drc: 17.66 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.94 seconds ( 0.00 hours)
No errors found.
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal8} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal8} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal9} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal8} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal9} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal7} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal6} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal7} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal6} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal5} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal4} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal4} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal5} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal5} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal5} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal6} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal7} -quiet]
1
icc2_shell> save_block -as ${DESIGN}_4_placed
Information: Overwriting block 'riscv_core_4_placed.design' in library 'riscv_core'. (DES-025)
1
icc2_shell> report_utilization -config config_sr -verbose > $dir/placement/utilization_sire_row.rpt
icc2_shell> save_block -as ${DESIGN}_4_placed
Information: Overwriting block 'riscv_core_4_placed.design' in library 'riscv_core'. (DES-025)
1
icc2_shell> print_res {placement}
icc2_shell> report_qor > $dir/placement/qor.rpt
icc2_shell> report_utilization -config config_sr -verbose > $dir/placement/utilization_sire_row.rpt
icc2_shell> close_blocks -force -purge
Closing block 'riscv_core:riscv_core_2_floorplan.design'
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
1
icc2_shell> close_lib
Closing library 'riscv_core'
1
icc2_shell> set_host_options -max_cores 8
1
icc2_shell> set DESIGN riscv_core
riscv_core
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/2-Floorplan/scripts/riscv_core:riscv_core_4_placed.design
Error: Library '/mnt/hgfs/Gp_CV32e40p/2-Floorplan/scripts/riscv_core' is not found. (LIB-011)
icc2_shell> link_block
Error: Current block is not defined. (DES-001)
icc2_shell> ########
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/riscv_core:riscv_core_4_placed.design
Opening block 'riscv_core:riscv_core_4_placed.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Warning: Clean all the undo data since the top design has changed. (PGR-599)
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
{riscv_core:riscv_core_4_placed.design}
icc2_shell> link_block
Using libraries: riscv_core saed14rvt_ss0p6vm40c saed14rvt_c_physical_only
Warning: In library riscv_core, no block views exist for block riscv_core. (LNK-064)
Visiting block riscv_core:riscv_core_4_placed.design
Design 'riscv_core' was successfully linked.
1
icc2_shell> link_block
Warning: Block 'riscv_core:riscv_core_4_placed.design' is already linked. (LNK-067)
0
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal1} -quiet]
1
icc2_shell> ########################get_lib_cells */*BUFF*
icc2_shell> get_lib_cells */*BUFF*
Warning: No lib_cell objects matched '*/*BUFF*' (SEL-004)
Error: Nothing matched for collection (SEL-005)
icc2_shell> get_lib_cells */*buf*
Warning: No lib_cell objects matched '*/*buf*' (SEL-004)
Error: Nothing matched for collection (SEL-005)
icc2_shell> get_lib_cell */*buf*
Warning: No lib_cell objects matched '*/*buf*' (SEL-004)
Error: Nothing matched for collection (SEL-005)
icc2_shell> get_lib_cells */*inv*
Warning: No lib_cell objects matched '*/*inv*' (SEL-004)
Error: Nothing matched for collection (SEL-005)
icc2_shell> 