|DE10_Standard
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN4
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << values[7][1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << values[7][2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << values[7][3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << values[7][4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << values[7][5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << values[7][6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << values[7][7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << values[7][8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << values[7][9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << values[7][10].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] << val_to_seven_seg:hex0.display_segs
HEX0[1] << val_to_seven_seg:hex0.display_segs
HEX0[2] << val_to_seven_seg:hex0.display_segs
HEX0[3] << val_to_seven_seg:hex0.display_segs
HEX0[4] << val_to_seven_seg:hex0.display_segs
HEX0[5] << val_to_seven_seg:hex0.display_segs
HEX0[6] << val_to_seven_seg:hex0.display_segs
HEX1[0] << val_to_seven_seg:hex1.display_segs
HEX1[1] << val_to_seven_seg:hex1.display_segs
HEX1[2] << val_to_seven_seg:hex1.display_segs
HEX1[3] << val_to_seven_seg:hex1.display_segs
HEX1[4] << val_to_seven_seg:hex1.display_segs
HEX1[5] << val_to_seven_seg:hex1.display_segs
HEX1[6] << val_to_seven_seg:hex1.display_segs
HEX2[0] << val_to_seven_seg:hex2.display_segs
HEX2[1] << val_to_seven_seg:hex2.display_segs
HEX2[2] << val_to_seven_seg:hex2.display_segs
HEX2[3] << val_to_seven_seg:hex2.display_segs
HEX2[4] << val_to_seven_seg:hex2.display_segs
HEX2[5] << val_to_seven_seg:hex2.display_segs
HEX2[6] << val_to_seven_seg:hex2.display_segs
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
VGA_BLANK_N << <GND>
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_B[4] << <GND>
VGA_B[5] << <GND>
VGA_B[6] << <GND>
VGA_B[7] << <GND>
VGA_CLK << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_G[4] << <GND>
VGA_G[5] << <GND>
VGA_G[6] << <GND>
VGA_G[7] << <GND>
VGA_HS << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_R[4] << <GND>
VGA_R[5] << <GND>
VGA_R[6] << <GND>
VGA_R[7] << <GND>
VGA_SYNC_N << <GND>
VGA_VS << <GND>
ADC_CONVST << adc_controller:ADC.ADC_CS_N
ADC_DIN << adc_controller:ADC.ADC_DIN
ADC_DOUT => ADC_DOUT.IN1
ADC_SCLK << adc_controller:ADC.ADC_SCLK
GPIOGPIO[0] <> <UNC>
GPIOGPIO[1] <> <UNC>
GPIOGPIO[2] <> <UNC>
GPIOGPIO[3] <> <UNC>
GPIOGPIO[4] <> <UNC>
GPIOGPIO[5] <> <UNC>
GPIOGPIO[6] <> <UNC>
GPIOGPIO[7] <> <UNC>
GPIOGPIO[8] <> <UNC>
GPIOGPIO[9] <> <UNC>
GPIOGPIO[10] <> <UNC>
GPIOGPIO[11] <> <UNC>
GPIOGPIO[12] <> <UNC>
GPIOGPIO[13] <> <UNC>
GPIOGPIO[14] <> <UNC>
GPIOGPIO[15] <> <UNC>
GPIOGPIO[16] <> <UNC>
GPIOGPIO[17] <> <UNC>
GPIOGPIO[18] <> <UNC>
GPIOGPIO[19] <> <UNC>
GPIOGPIO[20] <> <UNC>
GPIOGPIO[21] <> <UNC>
GPIOGPIO[22] <> <UNC>
GPIOGPIO[23] <> <UNC>
GPIOGPIO[24] <> <UNC>
GPIOGPIO[25] <> <UNC>
GPIOGPIO[26] <> <UNC>
GPIOGPIO[27] <> <UNC>
GPIOGPIO[28] <> <UNC>
GPIOGPIO[29] <> <UNC>
GPIOGPIO[30] <> <UNC>
GPIOGPIO[31] <> <UNC>
GPIOGPIO[32] <> <UNC>
GPIOGPIO[33] <> <UNC>
GPIOGPIO[34] <> <UNC>
GPIOGPIO[35] <> <UNC>


|DE10_Standard|adc_controller:ADC
CLOCK => CLOCK.IN1
ADC_SCLK <= adc_controller_adc_mega_0:adc_mega_0.ADC_SCLK
ADC_CS_N <= adc_controller_adc_mega_0:adc_mega_0.ADC_CS_N
ADC_DOUT => ADC_DOUT.IN1
ADC_DIN <= adc_controller_adc_mega_0:adc_mega_0.ADC_DIN
CH0[0] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[1] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[2] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[3] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[4] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[5] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[6] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[7] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[8] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[9] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[10] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH0[11] <= adc_controller_adc_mega_0:adc_mega_0.CH0
CH1[0] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[1] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[2] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[3] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[4] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[5] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[6] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[7] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[8] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[9] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[10] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH1[11] <= adc_controller_adc_mega_0:adc_mega_0.CH1
CH2[0] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[1] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[2] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[3] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[4] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[5] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[6] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[7] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[8] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[9] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[10] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH2[11] <= adc_controller_adc_mega_0:adc_mega_0.CH2
CH3[0] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[1] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[2] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[3] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[4] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[5] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[6] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[7] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[8] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[9] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[10] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH3[11] <= adc_controller_adc_mega_0:adc_mega_0.CH3
CH4[0] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[1] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[2] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[3] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[4] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[5] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[6] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[7] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[8] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[9] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[10] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH4[11] <= adc_controller_adc_mega_0:adc_mega_0.CH4
CH5[0] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[1] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[2] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[3] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[4] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[5] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[6] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[7] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[8] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[9] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[10] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH5[11] <= adc_controller_adc_mega_0:adc_mega_0.CH5
CH6[0] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[1] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[2] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[3] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[4] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[5] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[6] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[7] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[8] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[9] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[10] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH6[11] <= adc_controller_adc_mega_0:adc_mega_0.CH6
CH7[0] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[1] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[2] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[3] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[4] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[5] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[6] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[7] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[8] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[9] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[10] <= adc_controller_adc_mega_0:adc_mega_0.CH7
CH7[11] <= adc_controller_adc_mega_0:adc_mega_0.CH7
RESET => RESET.IN1


|DE10_Standard|adc_controller:ADC|adc_controller_adc_mega_0:adc_mega_0
CLOCK => CLOCK.IN1
RESET => RESET.IN1
ADC_CS_N <= altera_up_avalon_adv_adc:ADC_CTRL.port4
ADC_SCLK <= altera_up_avalon_adv_adc:ADC_CTRL.port3
ADC_DIN <= altera_up_avalon_adv_adc:ADC_CTRL.port5
ADC_DOUT => ADC_DOUT.IN1
CH0[0] <= CH0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[1] <= CH0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[2] <= CH0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[3] <= CH0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[4] <= CH0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[5] <= CH0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[6] <= CH0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[7] <= CH0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[8] <= CH0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[9] <= CH0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[10] <= CH0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[11] <= CH0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[0] <= CH1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[1] <= CH1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[2] <= CH1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[3] <= CH1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[4] <= CH1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[5] <= CH1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[6] <= CH1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[7] <= CH1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[8] <= CH1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[9] <= CH1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[10] <= CH1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[11] <= CH1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[0] <= CH2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[1] <= CH2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[2] <= CH2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[3] <= CH2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[4] <= CH2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[5] <= CH2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[6] <= CH2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[7] <= CH2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[8] <= CH2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[9] <= CH2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[10] <= CH2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[11] <= CH2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[0] <= CH3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[1] <= CH3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[2] <= CH3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[3] <= CH3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[4] <= CH3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[5] <= CH3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[6] <= CH3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[7] <= CH3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[8] <= CH3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[9] <= CH3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[10] <= CH3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[11] <= CH3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[0] <= CH4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[1] <= CH4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[2] <= CH4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[3] <= CH4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[4] <= CH4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[5] <= CH4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[6] <= CH4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[7] <= CH4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[8] <= CH4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[9] <= CH4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[10] <= CH4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[11] <= CH4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[0] <= CH5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[1] <= CH5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[2] <= CH5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[3] <= CH5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[4] <= CH5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[5] <= CH5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[6] <= CH5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[7] <= CH5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[8] <= CH5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[9] <= CH5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[10] <= CH5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[11] <= CH5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[0] <= CH6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[1] <= CH6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[2] <= CH6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[3] <= CH6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[4] <= CH6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[5] <= CH6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[6] <= CH6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[7] <= CH6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[8] <= CH6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[9] <= CH6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[10] <= CH6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[11] <= CH6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[0] <= CH7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[1] <= CH7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[2] <= CH7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[3] <= CH7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[4] <= CH7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[5] <= CH7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[6] <= CH7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[7] <= CH7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[8] <= CH7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[9] <= CH7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[10] <= CH7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[11] <= CH7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|adc_controller:ADC|adc_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
clock => next_addr[0].CLK
clock => next_addr[1].CLK
clock => next_addr[2].CLK
clock => din_shift_reg[0].CLK
clock => din_shift_reg[1].CLK
clock => din_shift_reg[2].CLK
clock => din_shift_reg[3].CLK
clock => din_shift_reg[4].CLK
clock => din_shift_reg[5].CLK
clock => din_shift_reg[6].CLK
clock => din_shift_reg[7].CLK
clock => din_shift_reg[8].CLK
clock => din_shift_reg[9].CLK
clock => din_shift_reg[10].CLK
clock => din_shift_reg[11].CLK
clock => dout_shift_reg[0].CLK
clock => dout_shift_reg[1].CLK
clock => dout_shift_reg[2].CLK
clock => dout_shift_reg[3].CLK
clock => dout_shift_reg[4].CLK
clock => dout_shift_reg[5].CLK
clock => dout_shift_reg[6].CLK
clock => dout_shift_reg[7].CLK
clock => dout_shift_reg[8].CLK
clock => dout_shift_reg[9].CLK
clock => dout_shift_reg[10].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => reading1[0]~reg0.CLK
clock => reading1[1]~reg0.CLK
clock => reading1[2]~reg0.CLK
clock => reading1[3]~reg0.CLK
clock => reading1[4]~reg0.CLK
clock => reading1[5]~reg0.CLK
clock => reading1[6]~reg0.CLK
clock => reading1[7]~reg0.CLK
clock => reading1[8]~reg0.CLK
clock => reading1[9]~reg0.CLK
clock => reading1[10]~reg0.CLK
clock => reading1[11]~reg0.CLK
clock => reading2[0]~reg0.CLK
clock => reading2[1]~reg0.CLK
clock => reading2[2]~reg0.CLK
clock => reading2[3]~reg0.CLK
clock => reading2[4]~reg0.CLK
clock => reading2[5]~reg0.CLK
clock => reading2[6]~reg0.CLK
clock => reading2[7]~reg0.CLK
clock => reading2[8]~reg0.CLK
clock => reading2[9]~reg0.CLK
clock => reading2[10]~reg0.CLK
clock => reading2[11]~reg0.CLK
clock => reading3[0]~reg0.CLK
clock => reading3[1]~reg0.CLK
clock => reading3[2]~reg0.CLK
clock => reading3[3]~reg0.CLK
clock => reading3[4]~reg0.CLK
clock => reading3[5]~reg0.CLK
clock => reading3[6]~reg0.CLK
clock => reading3[7]~reg0.CLK
clock => reading3[8]~reg0.CLK
clock => reading3[9]~reg0.CLK
clock => reading3[10]~reg0.CLK
clock => reading3[11]~reg0.CLK
clock => reading4[0]~reg0.CLK
clock => reading4[1]~reg0.CLK
clock => reading4[2]~reg0.CLK
clock => reading4[3]~reg0.CLK
clock => reading4[4]~reg0.CLK
clock => reading4[5]~reg0.CLK
clock => reading4[6]~reg0.CLK
clock => reading4[7]~reg0.CLK
clock => reading4[8]~reg0.CLK
clock => reading4[9]~reg0.CLK
clock => reading4[10]~reg0.CLK
clock => reading4[11]~reg0.CLK
clock => reading5[0]~reg0.CLK
clock => reading5[1]~reg0.CLK
clock => reading5[2]~reg0.CLK
clock => reading5[3]~reg0.CLK
clock => reading5[4]~reg0.CLK
clock => reading5[5]~reg0.CLK
clock => reading5[6]~reg0.CLK
clock => reading5[7]~reg0.CLK
clock => reading5[8]~reg0.CLK
clock => reading5[9]~reg0.CLK
clock => reading5[10]~reg0.CLK
clock => reading5[11]~reg0.CLK
clock => reading6[0]~reg0.CLK
clock => reading6[1]~reg0.CLK
clock => reading6[2]~reg0.CLK
clock => reading6[3]~reg0.CLK
clock => reading6[4]~reg0.CLK
clock => reading6[5]~reg0.CLK
clock => reading6[6]~reg0.CLK
clock => reading6[7]~reg0.CLK
clock => reading6[8]~reg0.CLK
clock => reading6[9]~reg0.CLK
clock => reading6[10]~reg0.CLK
clock => reading6[11]~reg0.CLK
clock => reading7[0]~reg0.CLK
clock => reading7[1]~reg0.CLK
clock => reading7[2]~reg0.CLK
clock => reading7[3]~reg0.CLK
clock => reading7[4]~reg0.CLK
clock => reading7[5]~reg0.CLK
clock => reading7[6]~reg0.CLK
clock => reading7[7]~reg0.CLK
clock => reading7[8]~reg0.CLK
clock => reading7[9]~reg0.CLK
clock => reading7[10]~reg0.CLK
clock => reading7[11]~reg0.CLK
clock => reading0[0]~reg0.CLK
clock => reading0[1]~reg0.CLK
clock => reading0[2]~reg0.CLK
clock => reading0[3]~reg0.CLK
clock => reading0[4]~reg0.CLK
clock => reading0[5]~reg0.CLK
clock => reading0[6]~reg0.CLK
clock => reading0[7]~reg0.CLK
clock => reading0[8]~reg0.CLK
clock => reading0[9]~reg0.CLK
clock => reading0[10]~reg0.CLK
clock => reading0[11]~reg0.CLK
clock => sclk_counter[0].CLK
clock => sclk_counter[1].CLK
clock => sclk_counter[2].CLK
clock => sclk_counter[3].CLK
clock => sclk~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => pause_counter[0].CLK
clock => pause_counter[1].CLK
clock => pause_counter[2].CLK
clock => pause_counter[3].CLK
clock => pause_counter[4].CLK
clock => pause_counter[5].CLK
clock => pause_counter[6].CLK
clock => pause_counter[7].CLK
clock => pause_counter[8].CLK
clock => pause_counter[9].CLK
clock => pause_counter[10].CLK
clock => pause_counter[11].CLK
clock => pause_counter[12].CLK
clock => currState~1.DATAIN
reset => always5.IN0
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => reading0.OUTPUTSELECT
reset => always7.IN0
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => dout_shift_reg.OUTPUTSELECT
reset => next_addr.OUTPUTSELECT
reset => next_addr.OUTPUTSELECT
reset => next_addr.OUTPUTSELECT
reset => sclk~reg0.ALOAD
reset => counter[0].PRESET
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => reading1[4]~reg0.ENA
reset => reading1[3]~reg0.ENA
reset => reading1[2]~reg0.ENA
reset => reading1[1]~reg0.ENA
reset => reading1[0]~reg0.ENA
reset => reading1[5]~reg0.ENA
reset => reading1[6]~reg0.ENA
reset => reading1[7]~reg0.ENA
reset => reading1[8]~reg0.ENA
reset => reading1[9]~reg0.ENA
reset => reading1[10]~reg0.ENA
reset => reading1[11]~reg0.ENA
reset => reading2[0]~reg0.ENA
reset => reading2[1]~reg0.ENA
reset => reading2[2]~reg0.ENA
reset => reading2[3]~reg0.ENA
reset => reading2[4]~reg0.ENA
reset => reading2[5]~reg0.ENA
reset => reading2[6]~reg0.ENA
reset => reading2[7]~reg0.ENA
reset => reading2[8]~reg0.ENA
reset => reading2[9]~reg0.ENA
reset => reading2[10]~reg0.ENA
reset => reading2[11]~reg0.ENA
reset => reading3[0]~reg0.ENA
reset => reading3[1]~reg0.ENA
reset => reading3[2]~reg0.ENA
reset => reading3[3]~reg0.ENA
reset => reading3[4]~reg0.ENA
reset => reading3[5]~reg0.ENA
reset => reading3[6]~reg0.ENA
reset => reading3[7]~reg0.ENA
reset => reading3[8]~reg0.ENA
reset => reading3[9]~reg0.ENA
reset => reading3[10]~reg0.ENA
reset => reading3[11]~reg0.ENA
reset => reading4[0]~reg0.ENA
reset => reading4[1]~reg0.ENA
reset => reading4[2]~reg0.ENA
reset => reading4[3]~reg0.ENA
reset => reading4[4]~reg0.ENA
reset => reading4[5]~reg0.ENA
reset => reading4[6]~reg0.ENA
reset => reading4[7]~reg0.ENA
reset => reading4[8]~reg0.ENA
reset => reading4[9]~reg0.ENA
reset => reading4[10]~reg0.ENA
reset => reading4[11]~reg0.ENA
reset => reading5[0]~reg0.ENA
reset => reading5[1]~reg0.ENA
reset => reading5[2]~reg0.ENA
reset => reading5[3]~reg0.ENA
reset => reading5[4]~reg0.ENA
reset => reading5[5]~reg0.ENA
reset => reading5[6]~reg0.ENA
reset => reading5[7]~reg0.ENA
reset => reading5[8]~reg0.ENA
reset => reading5[9]~reg0.ENA
reset => reading5[10]~reg0.ENA
reset => reading5[11]~reg0.ENA
reset => reading6[0]~reg0.ENA
reset => reading6[1]~reg0.ENA
reset => reading6[2]~reg0.ENA
reset => reading6[3]~reg0.ENA
reset => reading6[4]~reg0.ENA
reset => reading6[5]~reg0.ENA
reset => reading6[6]~reg0.ENA
reset => reading6[7]~reg0.ENA
reset => reading6[8]~reg0.ENA
reset => reading6[9]~reg0.ENA
reset => reading6[10]~reg0.ENA
reset => reading6[11]~reg0.ENA
reset => reading7[0]~reg0.ENA
reset => reading7[1]~reg0.ENA
reset => reading7[2]~reg0.ENA
reset => reading7[3]~reg0.ENA
reset => reading7[4]~reg0.ENA
reset => reading7[5]~reg0.ENA
reset => reading7[6]~reg0.ENA
reset => reading7[7]~reg0.ENA
reset => reading7[8]~reg0.ENA
reset => reading7[9]~reg0.ENA
reset => reading7[10]~reg0.ENA
reset => reading7[11]~reg0.ENA
go => always9.IN0
go => Selector1.IN5
go => Selector2.IN3
go => Selector0.IN1
go => nextState.resetState.DATAB
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n.DB_MAX_OUTPUT_PORT_TYPE
din <= din_shift_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout => reading6.DATAB
dout => reading5.DATAB
dout => reading4.DATAB
dout => reading3.DATAB
dout => reading2.DATAB
dout => reading1.DATAB
dout => reading0.DATAB
dout => reading7.DATAB
dout => dout_shift_reg.DATAB
done <= done.DB_MAX_OUTPUT_PORT_TYPE
reading0[0] <= reading0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[1] <= reading0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[2] <= reading0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[3] <= reading0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[4] <= reading0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[5] <= reading0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[6] <= reading0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[7] <= reading0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[8] <= reading0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[9] <= reading0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[10] <= reading0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[11] <= reading0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[0] <= reading1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[1] <= reading1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[2] <= reading1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[3] <= reading1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[4] <= reading1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[5] <= reading1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[6] <= reading1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[7] <= reading1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[8] <= reading1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[9] <= reading1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[10] <= reading1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[11] <= reading1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[0] <= reading2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[1] <= reading2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[2] <= reading2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[3] <= reading2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[4] <= reading2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[5] <= reading2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[6] <= reading2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[7] <= reading2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[8] <= reading2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[9] <= reading2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[10] <= reading2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[11] <= reading2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[0] <= reading3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[1] <= reading3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[2] <= reading3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[3] <= reading3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[4] <= reading3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[5] <= reading3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[6] <= reading3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[7] <= reading3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[8] <= reading3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[9] <= reading3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[10] <= reading3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[11] <= reading3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[0] <= reading4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[1] <= reading4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[2] <= reading4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[3] <= reading4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[4] <= reading4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[5] <= reading4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[6] <= reading4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[7] <= reading4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[8] <= reading4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[9] <= reading4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[10] <= reading4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[11] <= reading4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[0] <= reading5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[1] <= reading5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[2] <= reading5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[3] <= reading5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[4] <= reading5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[5] <= reading5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[6] <= reading5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[7] <= reading5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[8] <= reading5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[9] <= reading5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[10] <= reading5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[11] <= reading5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[0] <= reading6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[1] <= reading6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[2] <= reading6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[3] <= reading6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[4] <= reading6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[5] <= reading6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[6] <= reading6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[7] <= reading6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[8] <= reading6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[9] <= reading6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[10] <= reading6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[11] <= reading6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[0] <= reading7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[1] <= reading7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[2] <= reading7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[3] <= reading7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[4] <= reading7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[5] <= reading7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[6] <= reading7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[7] <= reading7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[8] <= reading7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[9] <= reading7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[10] <= reading7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[11] <= reading7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|val_to_seven_seg:hex0
clk => display_segs[0]~reg0.CLK
clk => display_segs[1]~reg0.CLK
clk => display_segs[2]~reg0.CLK
clk => display_segs[3]~reg0.CLK
clk => display_segs[4]~reg0.CLK
clk => display_segs[5]~reg0.CLK
clk => display_segs[6]~reg0.CLK
value[0] => Equal0.IN3
value[0] => Equal1.IN0
value[0] => Equal2.IN3
value[0] => Equal3.IN1
value[0] => Equal4.IN3
value[0] => Equal5.IN1
value[0] => Equal6.IN3
value[0] => Equal7.IN2
value[0] => Equal8.IN3
value[0] => Equal9.IN1
value[0] => Equal10.IN3
value[0] => Equal11.IN2
value[0] => Equal12.IN3
value[0] => Equal13.IN2
value[0] => Equal14.IN3
value[0] => Equal15.IN3
value[1] => Equal0.IN2
value[1] => Equal1.IN3
value[1] => Equal2.IN0
value[1] => Equal3.IN0
value[1] => Equal4.IN2
value[1] => Equal5.IN3
value[1] => Equal6.IN1
value[1] => Equal7.IN1
value[1] => Equal8.IN2
value[1] => Equal9.IN3
value[1] => Equal10.IN1
value[1] => Equal11.IN1
value[1] => Equal12.IN2
value[1] => Equal13.IN3
value[1] => Equal14.IN2
value[1] => Equal15.IN2
value[2] => Equal0.IN1
value[2] => Equal1.IN2
value[2] => Equal2.IN2
value[2] => Equal3.IN3
value[2] => Equal4.IN0
value[2] => Equal5.IN0
value[2] => Equal6.IN0
value[2] => Equal7.IN0
value[2] => Equal8.IN1
value[2] => Equal9.IN2
value[2] => Equal10.IN2
value[2] => Equal11.IN3
value[2] => Equal12.IN1
value[2] => Equal13.IN1
value[2] => Equal14.IN1
value[2] => Equal15.IN1
value[3] => Equal0.IN0
value[3] => Equal1.IN1
value[3] => Equal2.IN1
value[3] => Equal3.IN2
value[3] => Equal4.IN1
value[3] => Equal5.IN2
value[3] => Equal6.IN2
value[3] => Equal7.IN3
value[3] => Equal8.IN0
value[3] => Equal9.IN0
value[3] => Equal10.IN0
value[3] => Equal11.IN0
value[3] => Equal12.IN0
value[3] => Equal13.IN0
value[3] => Equal14.IN0
value[3] => Equal15.IN0
display_segs[0] <= display_segs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[1] <= display_segs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[2] <= display_segs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[3] <= display_segs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[4] <= display_segs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[5] <= display_segs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[6] <= display_segs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|val_to_seven_seg:hex1
clk => display_segs[0]~reg0.CLK
clk => display_segs[1]~reg0.CLK
clk => display_segs[2]~reg0.CLK
clk => display_segs[3]~reg0.CLK
clk => display_segs[4]~reg0.CLK
clk => display_segs[5]~reg0.CLK
clk => display_segs[6]~reg0.CLK
value[0] => Equal0.IN3
value[0] => Equal1.IN0
value[0] => Equal2.IN3
value[0] => Equal3.IN1
value[0] => Equal4.IN3
value[0] => Equal5.IN1
value[0] => Equal6.IN3
value[0] => Equal7.IN2
value[0] => Equal8.IN3
value[0] => Equal9.IN1
value[0] => Equal10.IN3
value[0] => Equal11.IN2
value[0] => Equal12.IN3
value[0] => Equal13.IN2
value[0] => Equal14.IN3
value[0] => Equal15.IN3
value[1] => Equal0.IN2
value[1] => Equal1.IN3
value[1] => Equal2.IN0
value[1] => Equal3.IN0
value[1] => Equal4.IN2
value[1] => Equal5.IN3
value[1] => Equal6.IN1
value[1] => Equal7.IN1
value[1] => Equal8.IN2
value[1] => Equal9.IN3
value[1] => Equal10.IN1
value[1] => Equal11.IN1
value[1] => Equal12.IN2
value[1] => Equal13.IN3
value[1] => Equal14.IN2
value[1] => Equal15.IN2
value[2] => Equal0.IN1
value[2] => Equal1.IN2
value[2] => Equal2.IN2
value[2] => Equal3.IN3
value[2] => Equal4.IN0
value[2] => Equal5.IN0
value[2] => Equal6.IN0
value[2] => Equal7.IN0
value[2] => Equal8.IN1
value[2] => Equal9.IN2
value[2] => Equal10.IN2
value[2] => Equal11.IN3
value[2] => Equal12.IN1
value[2] => Equal13.IN1
value[2] => Equal14.IN1
value[2] => Equal15.IN1
value[3] => Equal0.IN0
value[3] => Equal1.IN1
value[3] => Equal2.IN1
value[3] => Equal3.IN2
value[3] => Equal4.IN1
value[3] => Equal5.IN2
value[3] => Equal6.IN2
value[3] => Equal7.IN3
value[3] => Equal8.IN0
value[3] => Equal9.IN0
value[3] => Equal10.IN0
value[3] => Equal11.IN0
value[3] => Equal12.IN0
value[3] => Equal13.IN0
value[3] => Equal14.IN0
value[3] => Equal15.IN0
display_segs[0] <= display_segs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[1] <= display_segs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[2] <= display_segs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[3] <= display_segs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[4] <= display_segs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[5] <= display_segs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[6] <= display_segs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|val_to_seven_seg:hex2
clk => display_segs[0]~reg0.CLK
clk => display_segs[1]~reg0.CLK
clk => display_segs[2]~reg0.CLK
clk => display_segs[3]~reg0.CLK
clk => display_segs[4]~reg0.CLK
clk => display_segs[5]~reg0.CLK
clk => display_segs[6]~reg0.CLK
value[0] => Equal0.IN3
value[0] => Equal1.IN0
value[0] => Equal2.IN3
value[0] => Equal3.IN1
value[0] => Equal4.IN3
value[0] => Equal5.IN1
value[0] => Equal6.IN3
value[0] => Equal7.IN2
value[0] => Equal8.IN3
value[0] => Equal9.IN1
value[0] => Equal10.IN3
value[0] => Equal11.IN2
value[0] => Equal12.IN3
value[0] => Equal13.IN2
value[0] => Equal14.IN3
value[0] => Equal15.IN3
value[1] => Equal0.IN2
value[1] => Equal1.IN3
value[1] => Equal2.IN0
value[1] => Equal3.IN0
value[1] => Equal4.IN2
value[1] => Equal5.IN3
value[1] => Equal6.IN1
value[1] => Equal7.IN1
value[1] => Equal8.IN2
value[1] => Equal9.IN3
value[1] => Equal10.IN1
value[1] => Equal11.IN1
value[1] => Equal12.IN2
value[1] => Equal13.IN3
value[1] => Equal14.IN2
value[1] => Equal15.IN2
value[2] => Equal0.IN1
value[2] => Equal1.IN2
value[2] => Equal2.IN2
value[2] => Equal3.IN3
value[2] => Equal4.IN0
value[2] => Equal5.IN0
value[2] => Equal6.IN0
value[2] => Equal7.IN0
value[2] => Equal8.IN1
value[2] => Equal9.IN2
value[2] => Equal10.IN2
value[2] => Equal11.IN3
value[2] => Equal12.IN1
value[2] => Equal13.IN1
value[2] => Equal14.IN1
value[2] => Equal15.IN1
value[3] => Equal0.IN0
value[3] => Equal1.IN1
value[3] => Equal2.IN1
value[3] => Equal3.IN2
value[3] => Equal4.IN1
value[3] => Equal5.IN2
value[3] => Equal6.IN2
value[3] => Equal7.IN3
value[3] => Equal8.IN0
value[3] => Equal9.IN0
value[3] => Equal10.IN0
value[3] => Equal11.IN0
value[3] => Equal12.IN0
value[3] => Equal13.IN0
value[3] => Equal14.IN0
value[3] => Equal15.IN0
display_segs[0] <= display_segs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[1] <= display_segs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[2] <= display_segs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[3] <= display_segs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[4] <= display_segs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[5] <= display_segs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_segs[6] <= display_segs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


