<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="121" />
   <description preferredWidth="175" />
   <baseaddress preferredWidth="113" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation
   path="C:/Users/Magic_Boy/Desktop/stability/software"
   block_symbol_file="1"
   greybox="1"
   simulation="VERILOG" />
</preferences>
