# vsim -assertdebug -c -voptargs="+acc" test_hdlc bind_hdlc -do "
# 
# log -r *
# 
# run -all; exit
# " 
# Start time: 11:42:34 on Apr 06,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_hdlc(fast)
# Loading work.in_hdlc(fast)
# Loading work.Hdlc(fast)
# Loading work.AddressIF(fast)
# Loading work.TxController(fast)
# Loading work.TxBuff(fast)
# Loading work.TxFCS(fast)
# Loading work.TxChannel(fast)
# Loading work.RxController(fast)
# Loading work.RxBuff(fast)
# Loading work.RxFCS(fast)
# Loading work.RxChannel(fast)
# Loading work.testPr_hdlc(fast)
# Loading work.assertions_hdlc(fast)
# Loading work.bind_hdlc(fast)
# 
# log -r *
# run -all
# *************************************************************
#                    0 - Starting Test Program
# *************************************************************
# PASS: Receive_FlagDetect
# Rx_SC=xx
# *************************************************************
#                10250 - Finishing Test Program
# *************************************************************
# ** Note: $stop    : testPr_hdlc.sv(26)
#    Time: 10250 ns  Iteration: 2  Instance: /test_hdlc/u_testPr
# Break in Module testPr_hdlc at testPr_hdlc.sv line 26
# Stopped at testPr_hdlc.sv line 26
#  exit
# *********************************
# *                               *
# * 	Assertion Errors: 0	  *
# *                               *
# *********************************
# End time: 11:42:35 on Apr 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
