// Seed: 1887170816
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8
    , id_38,
    input tri1 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input uwire id_14
    , id_39,
    output tri1 id_15,
    input supply1 id_16,
    input wor id_17,
    input tri id_18,
    input tri0 id_19,
    input tri id_20,
    input supply1 id_21,
    output uwire id_22,
    input tri0 id_23,
    output wor id_24,
    output tri1 id_25
    , id_40,
    input tri0 id_26,
    input wire id_27,
    input tri0 id_28,
    input wire id_29,
    input wor module_0,
    input wire id_31,
    input tri1 id_32,
    input supply0 id_33,
    input wand id_34,
    output wand id_35,
    input supply1 id_36
);
  assign id_22 = id_36 > 1'b0;
endmodule
module module_1 (
    inout wor id_0,
    output tri0 id_1,
    input wand id_2,
    inout wand id_3,
    output uwire id_4,
    output supply1 id_5,
    input supply0 id_6
);
  module_0(
      id_3,
      id_5,
      id_6,
      id_2,
      id_3,
      id_0,
      id_6,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_6,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_6,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_6,
      id_0,
      id_0,
      id_2,
      id_6,
      id_3,
      id_3
  );
  assign id_5 = 1;
endmodule
