$date
  Tue Jan 14 17:27:01 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module regfile_tb $end
$var reg 1 ! clk $end
$var reg 1 " we3 $end
$var reg 5 # a1[4:0] $end
$var reg 5 $ a2[4:0] $end
$var reg 5 % a3[4:0] $end
$var reg 32 & wd3[31:0] $end
$var reg 32 ' rd1[31:0] $end
$var reg 32 ( rd2[31:0] $end
$scope module reg $end
$var reg 1 ) clk $end
$var reg 1 * we3 $end
$var reg 5 + a1[4:0] $end
$var reg 5 , a2[4:0] $end
$var reg 5 - a3[4:0] $end
$var reg 32 . wd3[31:0] $end
$var reg 32 / rd1[31:0] $end
$var reg 32 0 rd2[31:0] $end
$comment mem is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b00000 #
b00000 $
b00000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
0)
0*
b00000 +
b00000 ,
b00000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
#10000000
1!
1"
b00110 %
b11111111000000001111111100000000 &
1)
1*
b00110 -
b11111111000000001111111100000000 .
#20000000
0!
0"
0)
0*
#30000000
1!
1"
b00011 %
b00000000111111110000000011111111 &
1)
1*
b00011 -
b00000000111111110000000011111111 .
#40000000
0!
0)
#50000000
b00110 #
b00011 $
b11111111000000001111111100000000 '
b00000000111111110000000011111111 (
b00110 +
b00011 ,
b11111111000000001111111100000000 /
b00000000111111110000000011111111 0
#60000000
