// Seed: 4113670221
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd41
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [id_2 : 1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_5;
  wire id_6;
  parameter id_7 = -1;
  logic id_8 = 1;
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61;
  always @(-1 or posedge id_60) begin : LABEL_0
    id_30 <= id_2;
    if (id_7) id_27 <= "";
  end
  always @(*) begin : LABEL_1
    id_45 = 1;
  end
endmodule
