-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--L2_Port_Output[7] is T8052:inst|T51_Port:tp1|Port_Output[7] at LC_X24_Y7_N4
--operation mode is normal

L2_Port_Output[7]_lut_out = !J1L317;
L2_Port_Output[7] = DFFEAS(L2_Port_Output[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--L2_Port_Output[6] is T8052:inst|T51_Port:tp1|Port_Output[6] at LC_X24_Y7_N5
--operation mode is normal

L2_Port_Output[6]_lut_out = !J1L315;
L2_Port_Output[6] = DFFEAS(L2_Port_Output[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--L2_Port_Output[5] is T8052:inst|T51_Port:tp1|Port_Output[5] at LC_X24_Y7_N0
--operation mode is normal

L2_Port_Output[5]_lut_out = !J1L313;
L2_Port_Output[5] = DFFEAS(L2_Port_Output[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--L2_Port_Output[4] is T8052:inst|T51_Port:tp1|Port_Output[4] at LC_X24_Y7_N8
--operation mode is normal

L2_Port_Output[4]_lut_out = !J1L311;
L2_Port_Output[4] = DFFEAS(L2_Port_Output[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--L2_Port_Output[3] is T8052:inst|T51_Port:tp1|Port_Output[3] at LC_X24_Y7_N6
--operation mode is normal

L2_Port_Output[3]_lut_out = !J1L309;
L2_Port_Output[3] = DFFEAS(L2_Port_Output[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--L2_Port_Output[2] is T8052:inst|T51_Port:tp1|Port_Output[2] at LC_X24_Y7_N9
--operation mode is normal

L2_Port_Output[2]_lut_out = !J1L307;
L2_Port_Output[2] = DFFEAS(L2_Port_Output[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--L2_Port_Output[1] is T8052:inst|T51_Port:tp1|Port_Output[1] at LC_X17_Y13_N4
--operation mode is normal

L2_Port_Output[1]_lut_out = !J1L305;
L2_Port_Output[1] = DFFEAS(L2_Port_Output[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--A1L7 is altera_internal_jtag~TDO at JTAG_X1_Y13_N1
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X1_Y13_N1
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);

--A1L6 is altera_internal_jtag~TCKUTAP at JTAG_X1_Y13_N1
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);

--altera_internal_jtag is altera_internal_jtag at JTAG_X1_Y13_N1
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);


--J1L317 is T8052:inst|T51_TC01:tc01|Cnt1[7]~COMBOUT at LC_X25_Y6_N7
--operation mode is normal

J1L317 = Y1_Do_I_INC & Y1L105 # !Y1_Do_I_INC & (Y1L534);

--J1_Cnt1[7] is T8052:inst|T51_TC01:tc01|Cnt1[7] at LC_X25_Y6_N7
--operation mode is normal

J1_Cnt1[7] = DFFEAS(J1L317, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L330, , , H1_TL1_Wr);


--MB1__locked is altpll0:inst1|altpll:altpll_component|_locked at PLL_2
MB1__locked = PLL.LOCKED(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(50MHz), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--MB1__clk0 is altpll0:inst1|altpll:altpll_component|_clk0 at PLL_2
MB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(50MHz), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--inst2 is inst2 at LC_X8_Y13_N5
--operation mode is normal

inst2 = SWITCH1 # !MB1__locked;


--A1L69 is rtl~5356 at LC_X17_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[4]_qfbk = B1_IO_Addr_r[4];
A1L69 = !B1_IO_Addr_r[5] & (B1_IO_Addr_r[4]_qfbk & !B1_IO_Addr_r[3]);

--B1_IO_Addr_r[4] is T8052:inst|IO_Addr_r[4] at LC_X17_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[4] = DFFEAS(A1L69, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L791, , , VCC);


--G1_SFR_Wr_i is T8052:inst|T51:core51|SFR_Wr_i at LC_X26_Y11_N5
--operation mode is normal

G1_SFR_Wr_i_lut_out = G1L1631 & (G1L933 # !A1L52 # !G1L931);
G1_SFR_Wr_i = DFFEAS(G1_SFR_Wr_i_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1L1304 is T8052:inst|T51:core51|process4~155 at LC_X18_Y14_N1
--operation mode is normal

G1L1304 = !B1_IO_Addr_r[0] & G1_SFR_Wr_i & !B1_IO_Addr_r[1] & !B1_IO_Addr_r[2];


--H1_P1_Wr is T8052:inst|T51_Glue:glue51|P1_Wr at LC_X17_Y11_N1
--operation mode is normal

H1_P1_Wr = A1L69 & !B1_IO_Addr_r[6] & (G1L1304);


--J1L315 is T8052:inst|T51_TC01:tc01|Cnt1[6]~COMBOUT at LC_X25_Y6_N6
--operation mode is normal

J1L315 = Y1_Do_I_INC & (Y1L302) # !Y1_Do_I_INC & Y1L547;

--J1_Cnt1[6] is T8052:inst|T51_TC01:tc01|Cnt1[6] at LC_X25_Y6_N6
--operation mode is normal

J1_Cnt1[6] = DFFEAS(J1L315, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L334, , , H1_TL1_Wr);


--J1L313 is T8052:inst|T51_TC01:tc01|Cnt1[5]~COMBOUT at LC_X25_Y6_N2
--operation mode is normal

J1L313 = Y1_Do_I_INC & (Y1L305) # !Y1_Do_I_INC & Y1L557;

--J1_Cnt1[5] is T8052:inst|T51_TC01:tc01|Cnt1[5] at LC_X25_Y6_N2
--operation mode is normal

J1_Cnt1[5] = DFFEAS(J1L313, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L338, , , H1_TL1_Wr);


--J1L311 is T8052:inst|T51_TC01:tc01|Cnt1[4]~COMBOUT at LC_X25_Y6_N8
--operation mode is normal

J1L311 = Y1_Do_I_INC & (Y1L308) # !Y1_Do_I_INC & Y1L567;

--J1_Cnt1[4] is T8052:inst|T51_TC01:tc01|Cnt1[4] at LC_X25_Y6_N8
--operation mode is normal

J1_Cnt1[4] = DFFEAS(J1L311, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L342, , , H1_TL1_Wr);


--J1L309 is T8052:inst|T51_TC01:tc01|Cnt1[3]~COMBOUT at LC_X25_Y6_N5
--operation mode is normal

J1L309 = Y1_Do_I_INC & (Y1L312) # !Y1_Do_I_INC & Y1L575;

--J1_Cnt1[3] is T8052:inst|T51_TC01:tc01|Cnt1[3] at LC_X25_Y6_N5
--operation mode is normal

J1_Cnt1[3] = DFFEAS(J1L309, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L346, , , H1_TL1_Wr);


--J1L307 is T8052:inst|T51_TC01:tc01|Cnt1[2]~COMBOUT at LC_X25_Y6_N9
--operation mode is normal

J1L307 = Y1_Do_I_INC & Y1L315 # !Y1_Do_I_INC & (Y1L583);

--J1_Cnt1[2] is T8052:inst|T51_TC01:tc01|Cnt1[2] at LC_X25_Y6_N9
--operation mode is normal

J1_Cnt1[2] = DFFEAS(J1L307, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L350, , , H1_TL1_Wr);


--J1L305 is T8052:inst|T51_TC01:tc01|Cnt1[1]~COMBOUT at LC_X26_Y6_N9
--operation mode is normal

J1L305 = Y1_Do_I_INC & Y1L318 # !Y1_Do_I_INC & (Y1L591);

--J1_Cnt1[1] is T8052:inst|T51_TC01:tc01|Cnt1[1] at LC_X26_Y6_N9
--operation mode is normal

J1_Cnt1[1] = DFFEAS(J1L305, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L354, , , H1_TL1_Wr);


--D1L9Q is sld_hub:sld_hub_inst|hub_tdo~1365 at LC_X39_Y13_N4
--operation mode is normal

D1L9Q = AMPP_FUNCTION(!A1L6, D1L19, !RB1_state[8]);


--D1L17 is sld_hub:sld_hub_inst|hub_tdo~1404 at LC_X39_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L17 = AMPP_FUNCTION(D1L9Q);

--D1L10Q is sld_hub:sld_hub_inst|hub_tdo~1366 at LC_X39_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L10Q = AMPP_FUNCTION(!A1L6, RB1L18, !RB1_state[8], GND);


--D1L14Q is sld_hub:sld_hub_inst|hub_tdo~1370 at LC_X37_Y10_N2
--operation mode is normal

D1L14Q = AMPP_FUNCTION(!A1L6, NB4_Q[0], D1L20, U2_WORD_SR[0], NB8_Q[1], !RB1_state[8]);


--D1L15Q is sld_hub:sld_hub_inst|hub_tdo~1371 at LC_X39_Y13_N3
--operation mode is normal

D1L15Q = AMPP_FUNCTION(!A1L6, D1_HUB_BYPASS_REG, U3_WORD_SR[0], SB1_dffe1a[0], NB9_Q[0], !RB1_state[8]);


--D1L16Q is sld_hub:sld_hub_inst|hub_tdo~1372 at LC_X37_Y13_N2
--operation mode is normal

D1L16Q = AMPP_FUNCTION(!A1L6, D1L21, NB5_Q[0], U1_WORD_SR[0], NB8_Q[0], !RB1_state[8]);


--D1L18 is sld_hub:sld_hub_inst|hub_tdo~1405 at LC_X39_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L18 = AMPP_FUNCTION(D1L14Q, D1L16Q, D1L15Q);

--D1L13Q is sld_hub:sld_hub_inst|hub_tdo~1369 at LC_X39_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L13Q = AMPP_FUNCTION(!A1L6, D1_jtag_debug_mode_usr1, !RB1_state[8], GND);


--D1L12Q is sld_hub:sld_hub_inst|hub_tdo~1368 at LC_X39_Y13_N0
--operation mode is normal

D1L12Q = AMPP_FUNCTION(!A1L6, NB3_Q[0], D1_jtag_debug_mode_usr1, !RB1_state[8]);


--D1L11Q is sld_hub:sld_hub_inst|hub_tdo~1367 at LC_X39_Y13_N8
--operation mode is normal

D1L11Q = AMPP_FUNCTION(!A1L6, RB1L18, !RB1_state[8]);


--D1L19 is sld_hub:sld_hub_inst|hub_tdo~1406 at LC_X39_Y13_N2
--operation mode is normal

D1L19 = AMPP_FUNCTION(D1L18, D1L12Q, D1L11Q, D1L17);


--Y1L105 is T8052:inst|T51:core51|T51_ALU:alu|add~7772 at LC_X28_Y6_N7
--operation mode is normal

Y1L105_carry_eqn = (!Y1L309 & Y1L303) # (Y1L309 & Y1L304);
Y1L105 = Y1L105_carry_eqn $ G1L1064;


--Y1L106 is T8052:inst|T51:core51|T51_ALU:alu|add~7777 at LC_X29_Y8_N7
--operation mode is normal

Y1L106_carry_eqn = (!Y1L117 & Y1L111) # (Y1L117 & Y1L112);
Y1L106 = G1L1064 $ (!Y1L106_carry_eqn);


--Y1_Do_I_ANL is T8052:inst|T51:core51|T51_ALU:alu|Do_I_ANL at LC_X28_Y19_N3
--operation mode is normal

Y1_Do_I_ANL_lut_out = !G1_Inst[5] & G1_Inst[4] & G1_Inst[6] & A1L79;
Y1_Do_I_ANL = DFFEAS(Y1_Do_I_ANL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_I_ORL is T8052:inst|T51:core51|T51_ALU:alu|Do_I_ORL at LC_X26_Y9_N5
--operation mode is normal

Y1_Do_I_ORL_lut_out = G1_Inst[6] & !G1_Inst[4] & A1L79 & !G1_Inst[5];
Y1_Do_I_ORL = DFFEAS(Y1_Do_I_ORL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L523 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33745 at LC_X28_Y7_N6
--operation mode is normal

Y1L523 = !Y1_Do_I_ORL & !Y1_Do_I_ANL;


--CB1_q_b[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[7] at M4K_X19_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 8, Port B Depth: 256, Port B Width: 8
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[7] = CB1_q_b[7]_PORT_B_data_out[0];

--CB1_q_b[2] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[2] at M4K_X19_Y12
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[2] = CB1_q_b[7]_PORT_B_data_out[7];

--CB1_q_b[6] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[6] at M4K_X19_Y12
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[6] = CB1_q_b[7]_PORT_B_data_out[6];

--CB1_q_b[4] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[4] at M4K_X19_Y12
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[4] = CB1_q_b[7]_PORT_B_data_out[5];

--CB1_q_b[3] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[3] at M4K_X19_Y12
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[3] = CB1_q_b[7]_PORT_B_data_out[4];

--CB1_q_b[5] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[5] at M4K_X19_Y12
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[5] = CB1_q_b[7]_PORT_B_data_out[3];

--CB1_q_b[0] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[0] at M4K_X19_Y12
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[0] = CB1_q_b[7]_PORT_B_data_out[2];

--CB1_q_b[1] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[1] at M4K_X19_Y12
CB1_q_b[7]_PORT_A_data_in = BUS(G1L1000, G1L988, G1L986, G1L996, G1L992, G1L994, G1L998, G1L990);
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L724, G1L752, G1L768, G1L773, G1L791, G1L802, G1L814, G1L826);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_1 = GLOBAL(MB1__clk0);
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[1] = CB1_q_b[7]_PORT_B_data_out[1];


--G1_AMux_SFR is T8052:inst|T51:core51|AMux_SFR at LC_X26_Y10_N2
--operation mode is normal

G1_AMux_SFR_lut_out = G1L604 & (B1L85 & (G1L866) # !B1L85 & X1_Int_AddrA_r_i[7]);
G1_AMux_SFR = DFFEAS(G1_AMux_SFR_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1L1061 is T8052:inst|T51:core51|Op_A[7]~653 at LC_X28_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[7]_qfbk = X1_wrdata_r[7];
G1L1061 = !G1_AMux_SFR & (X1_wren_mux_a & (X1_wrdata_r[7]_qfbk) # !X1_wren_mux_a & CB1_q_b[7]);

--X1_wrdata_r[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7] at LC_X28_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[7] = DFFEAS(G1L1061, GLOBAL(MB1__clk0), VCC, , !inst2, G1L1000, , , VCC);


--G1_SFR_RData_r[7] is T8052:inst|T51:core51|SFR_RData_r[7] at LC_X18_Y10_N9
--operation mode is normal

G1_SFR_RData_r[7]_lut_out = A1L50 & G1_ACC[7] # !A1L50 & (G1L1587);
G1_SFR_RData_r[7] = DFFEAS(G1_SFR_RData_r[7]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW[7], , , A1L43);


--G1L1062 is T8052:inst|T51:core51|Op_A[7]~654 at LC_X28_Y13_N0
--operation mode is normal

G1L1062 = G1_SFR_RData_r[7] & (G1_AMux_SFR);


--G1_BMux_Inst2 is T8052:inst|T51:core51|BMux_Inst2 at LC_X25_Y21_N2
--operation mode is normal

G1_BMux_Inst2_lut_out = !G1L1299;
G1_BMux_Inst2 = DFFEAS(G1_BMux_Inst2_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1L1073 is T8052:inst|T51:core51|Op_B[7]~64 at LC_X25_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[7]_qfbk = G1_Inst2[7];
G1L1073 = G1_BMux_Inst2 & G1_Inst2[7]_qfbk # !G1_BMux_Inst2 & (G1_Inst1[7]);

--G1_Inst2[7] is T8052:inst|T51:core51|Inst2[7] at LC_X25_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[7] = DFFEAS(G1L1073, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L118, , , VCC);


--G1_ACC[7] is T8052:inst|T51:core51|ACC[7] at LC_X18_Y12_N3
--operation mode is normal

G1_ACC[7]_lut_out = A1L35 & (B1L117) # !A1L35 & G1L14;
G1_ACC[7] = DFFEAS(G1_ACC[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L14, , , G1L1324);


--Y1L608 is T8052:inst|T51:core51|T51_ALU:alu|IOP[7]~353 at LC_X28_Y8_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_I_Imm_qfbk = Y1_Do_I_Imm;
Y1L608 = Y1_Do_I_Imm_qfbk & (G1L1073) # !Y1_Do_I_Imm_qfbk & G1_ACC[7];

--Y1_Do_I_Imm is T8052:inst|T51:core51|T51_ALU:alu|Do_I_Imm at LC_X28_Y8_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_I_Imm = DFFEAS(Y1L608, GLOBAL(MB1__clk0), VCC, , , A1L83, , , VCC);


--Y1_Do_A_XCHD is T8052:inst|T51:core51|T51_ALU:alu|Do_A_XCHD at LC_X24_Y18_N9
--operation mode is normal

Y1_Do_A_XCHD_lut_out = G1_Inst[1] & !G1_Inst[3] & A1L75 & G1_Inst[2];
Y1_Do_A_XCHD = DFFEAS(Y1_Do_A_XCHD_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1_PSW[7] is T8052:inst|T51:core51|PSW[7] at LC_X30_Y19_N2
--operation mode is normal

G1_PSW[7]_lut_out = G1L1017 # G1L1013 # !Y1L463 & G1L1372;
G1_PSW[7] = DFFEAS(G1_PSW[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--Y1_Do_B_BA_Dir is T8052:inst|T51:core51|T51_ALU:alu|Do_B_BA_Dir at LC_X26_Y11_N7
--operation mode is normal

Y1_Do_B_BA_Dir_lut_out = A1L72 & Y1L617 & !G1_Inst[0];
Y1_Do_B_BA_Dir = DFFEAS(Y1_Do_B_BA_Dir_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L444 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~1677 at LC_X26_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_MOV_Op[1]_qfbk = Y1_MOV_Op[1];
Y1L444 = Y1_Do_B_BA_Dir & (!Y1_MOV_Op[1]_qfbk);

--Y1_MOV_Op[1] is T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[1] at LC_X26_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_MOV_Op[1] = DFFEAS(Y1L444, GLOBAL(MB1__clk0), VCC, , , G1_Inst[5], , , VCC);


--Y1L524 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33746 at LC_X26_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_B_Op[0]_qfbk = Y1_Do_B_Op[0];
Y1L524 = !Y1_Do_B_JBC & (Y1L444 & (Y1_Do_B_Op[0]_qfbk) # !Y1L444 & G1_PSW[7]);

--Y1_Do_B_Op[0] is T8052:inst|T51:core51|T51_ALU:alu|Do_B_Op[0] at LC_X26_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_B_Op[0] = DFFEAS(Y1L524, GLOBAL(MB1__clk0), VCC, , , G1_Inst[4], , , VCC);


--Y1L445 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~1678 at LC_X26_Y11_N1
--operation mode is normal

Y1L445 = Y1_Do_B_BA_Dir & (Y1_MOV_Op[1] & Y1_Do_B_Op[0]);


--G1_Bit_Pattern[7] is T8052:inst|T51:core51|Bit_Pattern[7] at LC_X26_Y13_N7
--operation mode is normal

G1_Bit_Pattern[7]_lut_out = B1L89 & (B1L97 & B1L93);
G1_Bit_Pattern[7] = DFFEAS(G1_Bit_Pattern[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--Y1L525 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33747 at LC_X28_Y8_N4
--operation mode is normal

Y1L525 = G1_Bit_Pattern[7] & (Y1L445 & (!G1L1064) # !Y1L445 & Y1L524) # !G1_Bit_Pattern[7] & (G1L1064);


--Y1L526 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33748 at LC_X28_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_MOV_Op[3]_qfbk = Y1_MOV_Op[3];
Y1L526 = Y1_MOV_Op[3]_qfbk & G1_ACC[7] # !Y1_MOV_Op[3]_qfbk & (G1L1073);

--Y1_MOV_Op[3] is T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[3] at LC_X28_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_MOV_Op[3] = DFFEAS(Y1L526, GLOBAL(MB1__clk0), VCC, , , G1_Inst[7], , , VCC);


--Y1_Do_I_MOV is T8052:inst|T51:core51|T51_ALU:alu|Do_I_MOV at LC_X28_Y20_N9
--operation mode is normal

Y1_Do_I_MOV_lut_out = Y1L620 # A1L51 # Y1L621 & G1_Inst[7];
Y1_Do_I_MOV = DFFEAS(Y1_Do_I_MOV_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L527 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33749 at LC_X28_Y20_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_MOV_Op[2]_qfbk = Y1_MOV_Op[2];
Y1L527 = Y1_Do_I_MOV & Y1_MOV_Op[1] & Y1_MOV_Op[2]_qfbk;

--Y1_MOV_Op[2] is T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[2] at LC_X28_Y20_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_MOV_Op[2] = DFFEAS(Y1L527, GLOBAL(MB1__clk0), VCC, , , G1_Inst[6], , , VCC);


--Y1L528 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33750 at LC_X28_Y8_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[7]_qfbk = Y1_IA_d[7];
Y1L528 = Y1L527 & (Y1L526) # !Y1L527 & Y1_IA_d[7]_qfbk;

--Y1_IA_d[7] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[7] at LC_X28_Y8_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[7] = DFFEAS(Y1L528, GLOBAL(MB1__clk0), VCC, , , G1L1063, , , VCC);


--Y1_Do_B_MOV is T8052:inst|T51:core51|T51_ALU:alu|Do_B_MOV at LC_X25_Y20_N8
--operation mode is normal

Y1_Do_B_MOV_lut_out = A1L103 & G1_Inst[1] & !G1_Inst[0] & A1L85;
Y1_Do_B_MOV = DFFEAS(Y1_Do_B_MOV_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L529 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33751 at LC_X26_Y11_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_B_JBC_qfbk = Y1_Do_B_JBC;
Y1L529 = Y1_Do_B_BA_Dir # Y1_Do_B_JBC_qfbk # Y1_Do_B_MOV;

--Y1_Do_B_JBC is T8052:inst|T51:core51|T51_ALU:alu|Do_B_JBC at LC_X26_Y11_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_B_JBC = DFFEAS(Y1L529, GLOBAL(MB1__clk0), VCC, , , A1L52, , , VCC);


--Y1L530 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33752 at LC_X28_Y8_N1
--operation mode is normal

Y1L530 = !Y1_Do_A_XCHD & (Y1L529 & Y1L525 # !Y1L529 & (Y1L528));


--Y1_Do_A_XCH is T8052:inst|T51:core51|T51_ALU:alu|Do_A_XCH at LC_X32_Y11_N9
--operation mode is normal

Y1_Do_A_XCH_lut_out = !Y1L619 & !G1_Inst[5] & G1_Inst[6] & Y1L622;
Y1_Do_A_XCH = DFFEAS(Y1_Do_A_XCH_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L531 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33753 at LC_X28_Y8_N2
--operation mode is normal

Y1L531 = Y1_Do_A_XCH & (G1_ACC[7]) # !Y1_Do_A_XCH & (Y1L600 # Y1L530);


--Y1_Do_I_XRL is T8052:inst|T51:core51|T51_ALU:alu|Do_I_XRL at LC_X26_Y9_N9
--operation mode is normal

Y1_Do_I_XRL_lut_out = G1_Inst[6] & !G1_Inst[4] & A1L79 & G1_Inst[5];
Y1_Do_I_XRL = DFFEAS(Y1_Do_I_XRL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L532 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33754 at LC_X28_Y8_N3
--operation mode is normal

Y1L532 = Y1L523 & (Y1_Do_I_XRL & Y1L522 # !Y1_Do_I_XRL & (Y1L531));


--Y1L533 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33755 at LC_X28_Y7_N4
--operation mode is normal

Y1L533 = G1L1064 & (Y1_Do_I_ORL # Y1_Do_I_ANL & Y1L608) # !G1L1064 & (Y1_Do_I_ORL & Y1L608);


--Y1_Do_I_DEC is T8052:inst|T51:core51|T51_ALU:alu|Do_I_DEC at LC_X32_Y17_N4
--operation mode is normal

Y1_Do_I_DEC_lut_out = A1L81 & (A1L75 # A1L78 & Y1L623) # !A1L81 & A1L78 & (Y1L623);
Y1_Do_I_DEC = DFFEAS(Y1_Do_I_DEC_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L534 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33756 at LC_X28_Y6_N9
--operation mode is normal

Y1L534 = Y1_Do_I_DEC & Y1L106 # !Y1_Do_I_DEC & (Y1L532 # Y1L533);


--J1L1 is T8052:inst|T51_TC01:tc01|add~2417 at LC_X23_Y5_N9
--operation mode is arithmetic

J1L1_carry_eqn = (!J1L44 & J1L8) # (J1L44 & J1L9);
J1L1 = J1_Cnt1[7] $ (J1L1_carry_eqn);

--J1L2 is T8052:inst|T51_TC01:tc01|add~2419 at LC_X23_Y5_N9
--operation mode is arithmetic

J1L2 = CARRY(!J1L9 # !J1_Cnt1[7]);


--J1_Cnt1[15] is T8052:inst|T51_TC01:tc01|Cnt1[15] at LC_X23_Y4_N8
--operation mode is normal

J1_Cnt1[15]_lut_out = H1_TH1_Wr & (J1L317) # !H1_TH1_Wr & J1L60;
J1_Cnt1[15] = DFFEAS(J1_Cnt1[15]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L66, , , , );


--J1L3 is T8052:inst|T51_TC01:tc01|add~2422 at LC_X24_Y5_N7
--operation mode is normal

J1L3_carry_eqn = (!J1L28 & J1L11) # (J1L28 & J1L12);
J1L3 = J1L3_carry_eqn $ J1_Cnt1[7];


--A1L70 is rtl~5357 at LC_X25_Y6_N4
--operation mode is normal

A1L70 = J1_Cnt1[5] & J1_Cnt1[4] & J1_Cnt1[7] & J1_Cnt1[6];


--J1L303 is T8052:inst|T51_TC01:tc01|Cnt1[0]~COMBOUT at LC_X26_Y6_N2
--operation mode is normal

J1L303 = Y1_Do_I_INC & !G1L1042 # !Y1_Do_I_INC & (Y1L599);

--J1_Cnt1[0] is T8052:inst|T51_TC01:tc01|Cnt1[0] at LC_X26_Y6_N2
--operation mode is normal

J1_Cnt1[0] = DFFEAS(J1L303, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L359, , , H1_TL1_Wr);


--A1L71 is rtl~5358 at LC_X24_Y5_N9
--operation mode is normal

A1L71 = J1_Cnt1[2] & J1_Cnt1[1] & J1_Cnt1[0] & J1_Cnt1[3];


--J1L326 is T8052:inst|T51_TC01:tc01|Cnt1~7096 at LC_X24_Y4_N6
--operation mode is normal

J1L326 = A1L71 & (A1L70 & J1_Cnt1[15] # !A1L70 & (J1L3)) # !A1L71 & (J1L3);


--J1L327 is T8052:inst|T51_TC01:tc01|Cnt1~7097 at LC_X24_Y4_N0
--operation mode is normal

J1L327 = J1_TMOD[5] & J1L326 & !J1_TMOD[4] # !J1_TMOD[5] & (J1_TMOD[4] & J1L1);


--J1L4 is T8052:inst|T51_TC01:tc01|add~2427 at LC_X22_Y5_N1
--operation mode is arithmetic

J1L4_carry_eqn = (!J1L23 & J1L14) # (J1L23 & J1L15);
J1L4 = J1_Cnt1[7] $ J1L4_carry_eqn;

--J1L5 is T8052:inst|T51_TC01:tc01|add~2429 at LC_X22_Y5_N1
--operation mode is arithmetic

J1L5_cout_0 = !J1L14 # !J1_Cnt1[7];
J1L5 = CARRY(J1L5_cout_0);

--J1L6 is T8052:inst|T51_TC01:tc01|add~2429COUT1_2939 at LC_X22_Y5_N1
--operation mode is arithmetic

J1L6_cout_1 = !J1L15 # !J1_Cnt1[7];
J1L6 = CARRY(J1L6_cout_1);


--J1L328 is T8052:inst|T51_TC01:tc01|Cnt1~7098 at LC_X24_Y4_N1
--operation mode is normal

J1L328 = J1_TMOD[4] & J1_Cnt1[7] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[7] # !J1_TMOD[5] & (J1L4));


--J1_Tick1 is T8052:inst|T51_TC01:tc01|Tick1 at LC_X21_Y6_N3
--operation mode is normal

J1_Tick1_lut_out = J1_Tick12 & !J1_TMOD[6] & H1_TCON[6] & !J1_TMOD[7];
J1_Tick1 = DFFEAS(J1_Tick1_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1L329 is T8052:inst|T51_TC01:tc01|Cnt1~7099 at LC_X22_Y4_N4
--operation mode is normal

J1L329 = J1_TMOD[5] $ (J1_TMOD[4]);


--J1L330 is T8052:inst|T51_TC01:tc01|Cnt1~7100 at LC_X24_Y4_N8
--operation mode is normal

J1L330 = J1_Tick1 & (J1L327 # J1L328 & !J1L329) # !J1_Tick1 & J1L328;


--Y1_Do_I_INC is T8052:inst|T51:core51|T51_ALU:alu|Do_I_INC at LC_X28_Y20_N3
--operation mode is normal

Y1_Do_I_INC_lut_out = !G1_Inst[6] & !G1_Inst[7] & A1L109 & !Y1L619;
Y1_Do_I_INC = DFFEAS(Y1_Do_I_INC_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--H1L70 is T8052:inst|T51_Glue:glue51|TMOD_Wr~18 at LC_X15_Y9_N0
--operation mode is normal

H1L70 = G1_SFR_Wr_i & B1_IO_Addr_r[3] & !B1_IO_Addr_r[4] & !B1_IO_Addr_r[5];


--H1L66 is T8052:inst|T51_Glue:glue51|TL0_Wr~27 at LC_X21_Y11_N4
--operation mode is normal

H1L66 = !B1_IO_Addr_r[2] & B1_IO_Addr_r[1];


--H1L63 is T8052:inst|T51_Glue:glue51|TH1_Wr~32 at LC_X18_Y15_N1
--operation mode is normal

H1L63 = !B1_IO_Addr_r[6] & (B1_IO_Addr_r[0]);


--G1_Inst[3] is T8052:inst|T51:core51|Inst[3] at LC_X26_Y19_N2
--operation mode is normal

G1_Inst[3]_lut_out = A1L130 & B1L101 & A1L53 # !A1L130 & (G1_Inst[3]);
G1_Inst[3] = DFFEAS(G1_Inst[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_Inst[2] is T8052:inst|T51:core51|Inst[2] at LC_X26_Y19_N8
--operation mode is normal

G1_Inst[2]_lut_out = A1L130 & (A1L53 & B1L97) # !A1L130 & G1_Inst[2];
G1_Inst[2] = DFFEAS(G1_Inst[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_Inst[0] is T8052:inst|T51:core51|Inst[0] at LC_X26_Y19_N1
--operation mode is normal

G1_Inst[0]_lut_out = A1L129 & !G1L1301 & B1L89 & !G1L1707;
G1_Inst[0] = DFFEAS(G1_Inst[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L130, , , , );


--G1L1293 is T8052:inst|T51:core51|process0~282 at LC_X29_Y20_N4
--operation mode is normal

G1L1293 = !G1_Inst[2] & (!G1_Inst[0] & !G1_Inst[3]);


--G1_Inst[5] is T8052:inst|T51:core51|Inst[5] at LC_X25_Y19_N8
--operation mode is normal

G1_Inst[5]_lut_out = A1L130 & B1L109 & A1L53 # !A1L130 & (G1_Inst[5]);
G1_Inst[5] = DFFEAS(G1_Inst[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_Inst[1] is T8052:inst|T51:core51|Inst[1] at LC_X26_Y19_N9
--operation mode is normal

G1_Inst[1]_lut_out = A1L129 & !G1L1301 & B1L93 & !G1L1707;
G1_Inst[1] = DFFEAS(G1_Inst[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L130, , , , );


--A1L72 is rtl~5359 at LC_X23_Y9_N2
--operation mode is normal

A1L72 = !G1_Inst[2] & (G1_Inst[1] & !G1_Inst[3]);


--G1_Inst[7] is T8052:inst|T51:core51|Inst[7] at LC_X25_Y19_N2
--operation mode is normal

G1_Inst[7]_lut_out = A1L130 & (A1L53 & B1L117) # !A1L130 & G1_Inst[7];
G1_Inst[7] = DFFEAS(G1_Inst[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_Inst[6] is T8052:inst|T51:core51|Inst[6] at LC_X25_Y19_N7
--operation mode is normal

G1_Inst[6]_lut_out = A1L130 & A1L53 & (B1L113) # !A1L130 & (G1_Inst[6]);
G1_Inst[6] = DFFEAS(G1_Inst[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--A1L73 is rtl~5360 at LC_X25_Y16_N7
--operation mode is normal

A1L73 = !G1_Inst[6] & (!G1_Inst[7]);


--G1L897 is T8052:inst|T51:core51|Int_AddrB[0]~532 at LC_X23_Y9_N3
--operation mode is normal

G1L897 = !G1_Inst[0] & A1L73 & G1_Inst[5] & A1L72;


--G1L1727 is T8052:inst|T51:core51|xxx_flag~122 at LC_X29_Y20_N8
--operation mode is normal

G1L1727 = !G1_Inst[2] & !G1_Inst[3];


--G1L1728 is T8052:inst|T51:core51|xxx_flag~123 at LC_X25_Y19_N1
--operation mode is normal

G1L1728 = G1_Inst[5] & G1_Inst[6] & (G1_Inst[1] # !G1_Inst[0]);


--G1_PCPaused[0] is T8052:inst|T51:core51|PCPaused[0] at LC_X23_Y18_N6
--operation mode is normal

G1_PCPaused[0]_lut_out = G1_PCPaused[0] & (G1L1725 # G1L929) # !G1_PCPaused[0] & !G1L1725 & G1L1343 & !G1L929;
G1_PCPaused[0] = DFFEAS(G1_PCPaused[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1399 is T8052:inst|T51:core51|RAM_Cycle~26 at LC_X25_Y19_N3
--operation mode is normal

G1L1399 = !G1_PCPaused[0] & G1L1727 & G1_Inst[7] & G1L1728;


--G1L796 is T8052:inst|T51:core51|Int_AddrA[5]~24529 at LC_X23_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_Cycle_r_qfbk = B1_RAM_Cycle_r;
G1L796 = G1L1293 & G1L897 & (B1_RAM_Cycle_r_qfbk # !G1L1399);

--B1_RAM_Cycle_r is T8052:inst|RAM_Cycle_r at LC_X23_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_Cycle_r = DFFEAS(G1L796, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1399, , , VCC);


--G1_SP[4] is T8052:inst|T51:core51|SP[4] at LC_X17_Y17_N8
--operation mode is normal

G1_SP[4]_lut_out = G1L1647 # !G1L1653 & (G1_iReady);
G1_SP[4] = DFFEAS(G1_SP[4]_lut_out, GLOBAL(MB1__clk0), VCC, , , ~GND, GLOBAL(inst2), , );


--B1L85 is T8052:inst|Ready~2 at LC_X22_Y10_N3
--operation mode is normal

B1L85 = B1_RAM_Cycle_r # !G1L1399;


--G1L774 is T8052:inst|T51:core51|Int_AddrA[4]~24530 at LC_X21_Y18_N7
--operation mode is normal

G1L774 = G1L796 & (G1_SP[4] # B1_IO_Addr_r[4] & !B1L85) # !G1L796 & B1_IO_Addr_r[4] & (!B1L85);


--G1L797 is T8052:inst|T51:core51|Int_AddrA[5]~24531 at LC_X23_Y9_N0
--operation mode is normal

G1L797 = G1L1293 & !G1L897 & (B1_RAM_Cycle_r # !G1L1399);


--A1L74 is rtl~5361 at LC_X24_Y18_N7
--operation mode is normal

A1L74 = !G1_Inst[0] & !G1_Inst[3] & !G1_Inst[1] & !G1_Inst[2];


--G1_Inst[4] is T8052:inst|T51:core51|Inst[4] at LC_X25_Y19_N6
--operation mode is normal

G1_Inst[4]_lut_out = A1L130 & (A1L53 & B1L104) # !A1L130 & G1_Inst[4];
G1_Inst[4] = DFFEAS(G1_Inst[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--A1L75 is rtl~5362 at LC_X25_Y19_N9
--operation mode is normal

A1L75 = G1_Inst[6] & !G1_Inst[5] & G1_Inst[7] & G1_Inst[4];


--A1L41 is rtl~47 at LC_X24_Y18_N8
--operation mode is normal

A1L41 = A1L75 & (A1L74);


--A1L76 is rtl~5363 at LC_X25_Y19_N4
--operation mode is normal

A1L76 = G1_Inst[7] & (!G1_Inst[5]);


--G1L827 is T8052:inst|T51:core51|Int_AddrA~24532 at LC_X26_Y19_N4
--operation mode is normal

G1L827 = !G1_Inst[3] & G1_Inst[6] & !G1_Inst[1] & !G1_Inst[0];


--A1L38 is rtl~41 at LC_X23_Y16_N4
--operation mode is normal

A1L38 = !G1_Inst[2] & !G1_Inst[4] & G1L827 & A1L76;


--A1L77 is rtl~5364 at LC_X28_Y20_N8
--operation mode is normal

A1L77 = G1_Inst[5] & G1_Inst[4] & G1_Inst[6];


--G1L972 is T8052:inst|T51:core51|MCode[3]~3808 at LC_X27_Y20_N5
--operation mode is normal

G1L972 = G1_Inst[1] & !G1_Inst[7];


--G1L775 is T8052:inst|T51:core51|Int_AddrA[4]~24533 at LC_X25_Y16_N8
--operation mode is normal

G1L775 = G1_Inst1[4] & (G1_Inst1[7] # !G1L1296);


--G1L46 is T8052:inst|T51:core51|add~19962 at LC_X18_Y19_N4
--operation mode is arithmetic

G1L46 = G1_SP[4] $ (!G1L55);

--G1L47 is T8052:inst|T51:core51|add~19964 at LC_X18_Y19_N4
--operation mode is arithmetic

G1L47 = G1L48;


--G1L50 is T8052:inst|T51:core51|add~19967 at LC_X17_Y17_N4
--operation mode is arithmetic

G1L50 = G1_SP[4] $ G1L58;

--G1L51 is T8052:inst|T51:core51|add~19969 at LC_X17_Y17_N4
--operation mode is arithmetic

G1L51 = G1L52;


--G1_FCycle[0] is T8052:inst|T51:core51|FCycle[0] at LC_X24_Y18_N5
--operation mode is normal

G1_FCycle[0]_lut_out = !G1L936 & !G1_FCycle[0] & (!G1_FCycle[1] # !G1_ICall);
G1_FCycle[0] = DFFEAS(G1_FCycle[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L666, , , , );


--G1_FCycle[1] is T8052:inst|T51:core51|FCycle[1] at LC_X24_Y18_N0
--operation mode is normal

G1_FCycle[1]_lut_out = !G1L936 & (G1_FCycle[0] $ !G1_FCycle[1]);
G1_FCycle[1] = DFFEAS(G1_FCycle[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L666, , , , );


--A1L29 is rtl~4 at LC_X30_Y15_N3
--operation mode is normal

A1L29 = !G1_FCycle[0] & !G1_FCycle[1];


--G1_ICall is T8052:inst|T51:core51|ICall at LC_X16_Y13_N8
--operation mode is normal

G1_ICall_lut_out = G1_ICall & (!G1L676) # !G1_ICall & G1L674 & !G1L933;
G1_ICall = DFFEAS(G1_ICall_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--A1L78 is rtl~5365 at LC_X29_Y20_N6
--operation mode is normal

A1L78 = !G1_Inst[5] & G1_Inst[4];


--A1L79 is rtl~5366 at LC_X29_Y20_N5
--operation mode is normal

A1L79 = !G1_Inst[7] & G1_Inst[1] & !G1_Inst[2] & !G1_Inst[3];


--A1L40 is rtl~46 at LC_X29_Y20_N3
--operation mode is normal

A1L40 = !G1_Inst[6] & A1L79 & !G1_Inst[0] & A1L78;


--G1L1294 is T8052:inst|T51:core51|process0~283 at LC_X21_Y18_N8
--operation mode is normal

G1L1294 = !A1L40 & (!G1_ICall);


--G1L776 is T8052:inst|T51:core51|Int_AddrA[4]~24534 at LC_X21_Y18_N2
--operation mode is normal

G1L776 = G1L792 & (G1L1294 & G1L775 # !G1L1294 & (G1L793));


--G1L777 is T8052:inst|T51:core51|Int_AddrA[4]~24535 at LC_X21_Y19_N1
--operation mode is normal

G1L777 = G1_FCycle[1] & (G1_FCycle[0] & (G1_Inst1[4]) # !G1_FCycle[0] & G1_SP[4]) # !G1_FCycle[1] & G1_SP[4];


--G1L778 is T8052:inst|T51:core51|Int_AddrA[4]~24536 at LC_X21_Y19_N5
--operation mode is normal

G1L778 = G1_FCycle[1] & (G1_FCycle[0] & G1_SP[4] # !G1_FCycle[0] & (G1_Inst1[4])) # !G1_FCycle[1] & (G1_Inst1[4]);


--G1L779 is T8052:inst|T51:core51|Int_AddrA[4]~24537 at LC_X21_Y19_N6
--operation mode is normal

G1L779 = A1L41 & G1L777 # !A1L41 & (G1L778 & A1L38);


--G1L780 is T8052:inst|T51:core51|Int_AddrA[4]~24538 at LC_X21_Y18_N4
--operation mode is normal

G1L780 = G1L774 # G1L797 & (G1L776 # G1L779);


--G1L803 is T8052:inst|T51:core51|Int_AddrA[6]~24539 at LC_X23_Y9_N5
--operation mode is normal

G1L803 = !G1L1293 & (B1_RAM_Cycle_r # !G1L1399);


--A1L80 is rtl~5367 at LC_X26_Y19_N5
--operation mode is normal

A1L80 = !G1_Inst[4] & !G1_Inst[6] & G1_Inst[5] & G1_Inst[7];


--A1L81 is rtl~5368 at LC_X26_Y19_N0
--operation mode is normal

A1L81 = !G1_Inst[3] & G1_Inst[2] & !G1_Inst[1] & G1_Inst[0];


--A1L82 is rtl~5369 at LC_X25_Y19_N0
--operation mode is normal

A1L82 = !G1_Inst[6] & !G1_Inst[5] & G1_Inst[7] & !G1_Inst[4];


--A1L32 is rtl~11 at LC_X31_Y15_N9
--operation mode is normal

A1L32 = G1_FCycle[1] & G1_FCycle[0];


--A1L35 is rtl~29 at LC_X25_Y12_N5
--operation mode is normal

A1L35 = G1_FCycle[1] & !G1_FCycle[0];


--A1L83 is rtl~5370 at LC_X26_Y19_N7
--operation mode is normal

A1L83 = !G1_Inst[3] & !G1_Inst[2] & G1_Inst[1] & G1_Inst[0];


--G1L828 is T8052:inst|T51:core51|Int_AddrA~24540 at LC_X24_Y16_N0
--operation mode is normal

G1L828 = !A1L83 & (A1L35 & A1L82 # !A1L81);


--G1L781 is T8052:inst|T51:core51|Int_AddrA[4]~24541 at LC_X23_Y19_N9
--operation mode is normal

G1L781 = G1_Inst1[4] & (G1L890 & G1L1297 # !G1L828);


--G1L782 is T8052:inst|T51:core51|Int_AddrA[4]~24542 at LC_X28_Y19_N7
--operation mode is normal

G1L782 = !A1L83 & !A1L81 & A1L29 & A1L80;


--W1_q_a[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[4] at M4K_X33_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[4]_PORT_A_data_in = G1_ACC[4];
W1_q_a[4]_PORT_A_data_in_reg = DFFE(W1_q_a[4]_PORT_A_data_in, W1_q_a[4]_clock_0, , , );
W1_q_a[4]_PORT_B_data_in = R2_ram_rom_data_reg[4];
W1_q_a[4]_PORT_B_data_in_reg = DFFE(W1_q_a[4]_PORT_B_data_in, W1_q_a[4]_clock_1, , , );
W1_q_a[4]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[4]_PORT_A_address_reg = DFFE(W1_q_a[4]_PORT_A_address, W1_q_a[4]_clock_0, , , );
W1_q_a[4]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[4]_PORT_B_address_reg = DFFE(W1_q_a[4]_PORT_B_address, W1_q_a[4]_clock_1, , , );
W1_q_a[4]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[4]_PORT_A_write_enable_reg = DFFE(W1_q_a[4]_PORT_A_write_enable, W1_q_a[4]_clock_0, , , );
W1_q_a[4]_PORT_B_write_enable = R2L2;
W1_q_a[4]_PORT_B_write_enable_reg = DFFE(W1_q_a[4]_PORT_B_write_enable, W1_q_a[4]_clock_1, , , );
W1_q_a[4]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[4]_clock_1 = GLOBAL(A1L6);
W1_q_a[4]_PORT_A_data_out = MEMORY(W1_q_a[4]_PORT_A_data_in_reg, W1_q_a[4]_PORT_B_data_in_reg, W1_q_a[4]_PORT_A_address_reg, W1_q_a[4]_PORT_B_address_reg, W1_q_a[4]_PORT_A_write_enable_reg, W1_q_a[4]_PORT_B_write_enable_reg, , , W1_q_a[4]_clock_0, W1_q_a[4]_clock_1, , , , );
W1_q_a[4] = W1_q_a[4]_PORT_A_data_out[0];

--W1_q_b[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[4] at M4K_X33_Y8
W1_q_b[4]_PORT_A_data_in = G1_ACC[4];
W1_q_b[4]_PORT_A_data_in_reg = DFFE(W1_q_b[4]_PORT_A_data_in, W1_q_b[4]_clock_0, , , );
W1_q_b[4]_PORT_B_data_in = R2_ram_rom_data_reg[4];
W1_q_b[4]_PORT_B_data_in_reg = DFFE(W1_q_b[4]_PORT_B_data_in, W1_q_b[4]_clock_1, , , );
W1_q_b[4]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[4]_PORT_A_address_reg = DFFE(W1_q_b[4]_PORT_A_address, W1_q_b[4]_clock_0, , , );
W1_q_b[4]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[4]_PORT_B_address_reg = DFFE(W1_q_b[4]_PORT_B_address, W1_q_b[4]_clock_1, , , );
W1_q_b[4]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[4]_PORT_A_write_enable_reg = DFFE(W1_q_b[4]_PORT_A_write_enable, W1_q_b[4]_clock_0, , , );
W1_q_b[4]_PORT_B_write_enable = R2L2;
W1_q_b[4]_PORT_B_write_enable_reg = DFFE(W1_q_b[4]_PORT_B_write_enable, W1_q_b[4]_clock_1, , , );
W1_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[4]_clock_1 = GLOBAL(A1L6);
W1_q_b[4]_PORT_B_data_out = MEMORY(W1_q_b[4]_PORT_A_data_in_reg, W1_q_b[4]_PORT_B_data_in_reg, W1_q_b[4]_PORT_A_address_reg, W1_q_b[4]_PORT_B_address_reg, W1_q_b[4]_PORT_A_write_enable_reg, W1_q_b[4]_PORT_B_write_enable_reg, , , W1_q_b[4]_clock_0, W1_q_b[4]_clock_1, , , , );
W1_q_b[4] = W1_q_b[4]_PORT_B_data_out[0];


--Q1_ram_block3a12 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a12 at M4K_X33_Y14
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a12_PORT_A_data_in = G1_ACC[4];
Q1_ram_block3a12_PORT_A_data_in_reg = DFFE(Q1_ram_block3a12_PORT_A_data_in, Q1_ram_block3a12_clock_0, , , Q1_ram_block3a12_clock_enable_0);
Q1_ram_block3a12_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1_ram_block3a12_PORT_B_data_in_reg = DFFE(Q1_ram_block3a12_PORT_B_data_in, Q1_ram_block3a12_clock_1, , , Q1_ram_block3a12_clock_enable_1);
Q1_ram_block3a12_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a12_PORT_A_address_reg = DFFE(Q1_ram_block3a12_PORT_A_address, Q1_ram_block3a12_clock_0, , , Q1_ram_block3a12_clock_enable_0);
Q1_ram_block3a12_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a12_PORT_B_address_reg = DFFE(Q1_ram_block3a12_PORT_B_address, Q1_ram_block3a12_clock_1, , , Q1_ram_block3a12_clock_enable_1);
Q1_ram_block3a12_PORT_A_write_enable = GND;
Q1_ram_block3a12_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a12_PORT_A_write_enable, Q1_ram_block3a12_clock_0, , , Q1_ram_block3a12_clock_enable_0);
Q1_ram_block3a12_PORT_B_write_enable = S2L2;
Q1_ram_block3a12_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a12_PORT_B_write_enable, Q1_ram_block3a12_clock_1, , , Q1_ram_block3a12_clock_enable_1);
Q1_ram_block3a12_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a12_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a12_clock_enable_0 = !G1L1563;
Q1_ram_block3a12_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a12_PORT_A_data_out = MEMORY(Q1_ram_block3a12_PORT_A_data_in_reg, Q1_ram_block3a12_PORT_B_data_in_reg, Q1_ram_block3a12_PORT_A_address_reg, Q1_ram_block3a12_PORT_B_address_reg, Q1_ram_block3a12_PORT_A_write_enable_reg, Q1_ram_block3a12_PORT_B_write_enable_reg, , , Q1_ram_block3a12_clock_0, Q1_ram_block3a12_clock_1, Q1_ram_block3a12_clock_enable_0, Q1_ram_block3a12_clock_enable_1, , );
Q1_ram_block3a12 = Q1_ram_block3a12_PORT_A_data_out[0];

--Q1M525 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a12~PORTBDATAOUT0 at M4K_X33_Y14
Q1M525_PORT_A_data_in = G1_ACC[4];
Q1M525_PORT_A_data_in_reg = DFFE(Q1M525_PORT_A_data_in, Q1M525_clock_0, , , Q1M525_clock_enable_0);
Q1M525_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1M525_PORT_B_data_in_reg = DFFE(Q1M525_PORT_B_data_in, Q1M525_clock_1, , , Q1M525_clock_enable_1);
Q1M525_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M525_PORT_A_address_reg = DFFE(Q1M525_PORT_A_address, Q1M525_clock_0, , , Q1M525_clock_enable_0);
Q1M525_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M525_PORT_B_address_reg = DFFE(Q1M525_PORT_B_address, Q1M525_clock_1, , , Q1M525_clock_enable_1);
Q1M525_PORT_A_write_enable = GND;
Q1M525_PORT_A_write_enable_reg = DFFE(Q1M525_PORT_A_write_enable, Q1M525_clock_0, , , Q1M525_clock_enable_0);
Q1M525_PORT_B_write_enable = S2L2;
Q1M525_PORT_B_write_enable_reg = DFFE(Q1M525_PORT_B_write_enable, Q1M525_clock_1, , , Q1M525_clock_enable_1);
Q1M525_clock_0 = GLOBAL(MB1__clk0);
Q1M525_clock_1 = GLOBAL(A1L6);
Q1M525_clock_enable_0 = !G1L1563;
Q1M525_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M525_PORT_B_data_out = MEMORY(Q1M525_PORT_A_data_in_reg, Q1M525_PORT_B_data_in_reg, Q1M525_PORT_A_address_reg, Q1M525_PORT_B_address_reg, Q1M525_PORT_A_write_enable_reg, Q1M525_PORT_B_write_enable_reg, , , Q1M525_clock_0, Q1M525_clock_1, Q1M525_clock_enable_0, Q1M525_clock_enable_1, , );
Q1M525 = Q1M525_PORT_B_data_out[0];


--Q1_ram_block3a4 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a4 at M4K_X33_Y15
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a4_PORT_A_data_in = G1_ACC[4];
Q1_ram_block3a4_PORT_A_data_in_reg = DFFE(Q1_ram_block3a4_PORT_A_data_in, Q1_ram_block3a4_clock_0, , , Q1_ram_block3a4_clock_enable_0);
Q1_ram_block3a4_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1_ram_block3a4_PORT_B_data_in_reg = DFFE(Q1_ram_block3a4_PORT_B_data_in, Q1_ram_block3a4_clock_1, , , Q1_ram_block3a4_clock_enable_1);
Q1_ram_block3a4_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a4_PORT_A_address_reg = DFFE(Q1_ram_block3a4_PORT_A_address, Q1_ram_block3a4_clock_0, , , Q1_ram_block3a4_clock_enable_0);
Q1_ram_block3a4_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a4_PORT_B_address_reg = DFFE(Q1_ram_block3a4_PORT_B_address, Q1_ram_block3a4_clock_1, , , Q1_ram_block3a4_clock_enable_1);
Q1_ram_block3a4_PORT_A_write_enable = GND;
Q1_ram_block3a4_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a4_PORT_A_write_enable, Q1_ram_block3a4_clock_0, , , Q1_ram_block3a4_clock_enable_0);
Q1_ram_block3a4_PORT_B_write_enable = S2L1;
Q1_ram_block3a4_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a4_PORT_B_write_enable, Q1_ram_block3a4_clock_1, , , Q1_ram_block3a4_clock_enable_1);
Q1_ram_block3a4_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a4_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a4_clock_enable_0 = G1L1563;
Q1_ram_block3a4_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a4_PORT_A_data_out = MEMORY(Q1_ram_block3a4_PORT_A_data_in_reg, Q1_ram_block3a4_PORT_B_data_in_reg, Q1_ram_block3a4_PORT_A_address_reg, Q1_ram_block3a4_PORT_B_address_reg, Q1_ram_block3a4_PORT_A_write_enable_reg, Q1_ram_block3a4_PORT_B_write_enable_reg, , , Q1_ram_block3a4_clock_0, Q1_ram_block3a4_clock_1, Q1_ram_block3a4_clock_enable_0, Q1_ram_block3a4_clock_enable_1, , );
Q1_ram_block3a4 = Q1_ram_block3a4_PORT_A_data_out[0];

--Q1M205 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a4~PORTBDATAOUT0 at M4K_X33_Y15
Q1M205_PORT_A_data_in = G1_ACC[4];
Q1M205_PORT_A_data_in_reg = DFFE(Q1M205_PORT_A_data_in, Q1M205_clock_0, , , Q1M205_clock_enable_0);
Q1M205_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1M205_PORT_B_data_in_reg = DFFE(Q1M205_PORT_B_data_in, Q1M205_clock_1, , , Q1M205_clock_enable_1);
Q1M205_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M205_PORT_A_address_reg = DFFE(Q1M205_PORT_A_address, Q1M205_clock_0, , , Q1M205_clock_enable_0);
Q1M205_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M205_PORT_B_address_reg = DFFE(Q1M205_PORT_B_address, Q1M205_clock_1, , , Q1M205_clock_enable_1);
Q1M205_PORT_A_write_enable = GND;
Q1M205_PORT_A_write_enable_reg = DFFE(Q1M205_PORT_A_write_enable, Q1M205_clock_0, , , Q1M205_clock_enable_0);
Q1M205_PORT_B_write_enable = S2L1;
Q1M205_PORT_B_write_enable_reg = DFFE(Q1M205_PORT_B_write_enable, Q1M205_clock_1, , , Q1M205_clock_enable_1);
Q1M205_clock_0 = GLOBAL(MB1__clk0);
Q1M205_clock_1 = GLOBAL(A1L6);
Q1M205_clock_enable_0 = G1L1563;
Q1M205_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M205_PORT_B_data_out = MEMORY(Q1M205_PORT_A_data_in_reg, Q1M205_PORT_B_data_in_reg, Q1M205_PORT_A_address_reg, Q1M205_PORT_B_address_reg, Q1M205_PORT_A_write_enable_reg, Q1M205_PORT_B_write_enable_reg, , , Q1M205_clock_0, Q1M205_clock_1, Q1M205_clock_enable_0, Q1M205_clock_enable_1, , );
Q1M205 = Q1M205_PORT_B_data_out[0];


--Q1_address_reg_a[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|address_reg_a[0] at LC_X25_Y13_N2
--operation mode is normal

Q1_address_reg_a[0]_lut_out = G1L1561 # G1L1562 & (G1L126 # G1L121);
Q1_address_reg_a[0] = DFFEAS(Q1_address_reg_a[0]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--B1L102 is T8052:inst|ROM_Data[4]~2741 at LC_X25_Y12_N9
--operation mode is normal

B1L102 = Q1_address_reg_a[0] & (Q1_ram_block3a12) # !Q1_address_reg_a[0] & Q1_ram_block3a4;


--B1L64Q is T8052:inst|mux_sel_r[1]~21 at LC_X24_Y10_N7
--operation mode is normal

B1L64Q_lut_out = !G1_Rst_r_n;
B1L64Q = DFFEAS(B1L64Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--B1L65Q is T8052:inst|mux_sel_r[1]~23 at LC_X27_Y13_N2
--operation mode is normal

B1L65Q_lut_out = G1_iReady & (!A1L132) # !G1_iReady & !G1_PC[14] & !G1_PC[15];
B1L65Q = DFFEAS(B1L65Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--B1L66Q is T8052:inst|mux_sel_r[1]~24 at LC_X28_Y14_N0
--operation mode is normal

B1L66Q_lut_out = G1_RET_r # !G1L385 & !G1L358 # !G1_iReady;
B1L66Q = DFFEAS(B1L66Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--B1L58 is T8052:inst|mux_sel[1]~15 at LC_X24_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1L60Q_qfbk = B1L60Q;
B1L58 = B1L64Q # B1L60Q_qfbk # B1L65Q & B1L66Q;

--B1L60Q is T8052:inst|mux_sel_r[0]~20 at LC_X24_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1L60Q = DFFEAS(B1L58, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L132, , , VCC);


--B1L57 is T8052:inst|mux_sel[0]~16 at LC_X24_Y10_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1L61Q_qfbk = B1L61Q;
B1L57 = B1L60Q # B1L61Q_qfbk & (B1L63Q # B1L62Q);

--B1L61Q is T8052:inst|mux_sel_r[0]~22 at LC_X24_Y10_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1L61Q = DFFEAS(B1L57, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1_Rst_r_n, , , VCC);


--B1L103 is T8052:inst|ROM_Data[4]~2742 at LC_X25_Y12_N0
--operation mode is normal

B1L103 = B1L58 & B1L102 & (!B1L57) # !B1L58 & (W1_q_a[4] & B1L57);


--B1L105 is T8052:inst|ROM_Data[5]~2743 at LC_X25_Y12_N1
--operation mode is normal

B1L105 = B1L58 $ (!B1L57);


--G1L783 is T8052:inst|T51:core51|Int_AddrA[4]~24543 at LC_X25_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[4]_qfbk = B1_rom_data_reg[4];
G1L783 = G1L782 & (B1L103 # B1_rom_data_reg[4]_qfbk & B1L105);

--B1_rom_data_reg[4] is T8052:inst|rom_data_reg[4] at LC_X25_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[4] = DFFEAS(G1L783, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L104, , , VCC);


--G1L784 is T8052:inst|T51:core51|Int_AddrA[4]~24544 at LC_X26_Y19_N3
--operation mode is normal

G1L784 = !G1L1297 & !A1L83 & G1L890;


--A1L84 is rtl~5371 at LC_X24_Y18_N4
--operation mode is normal

A1L84 = !G1_Inst[3] & G1_Inst[1] & G1_Inst[2];


--CB2_q_b[4] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[4] at M4K_X19_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 8, Port B Depth: 256, Port B Width: 8
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[4] = CB2_q_b[4]_PORT_B_data_out[0];

--CB2_q_b[6] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[6] at M4K_X19_Y15
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[6] = CB2_q_b[4]_PORT_B_data_out[7];

--CB2_q_b[1] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[1] at M4K_X19_Y15
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[1] = CB2_q_b[4]_PORT_B_data_out[6];

--CB2_q_b[2] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[2] at M4K_X19_Y15
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[2] = CB2_q_b[4]_PORT_B_data_out[5];

--CB2_q_b[0] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[0] at M4K_X19_Y15
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[0] = CB2_q_b[4]_PORT_B_data_out[4];

--CB2_q_b[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[7] at M4K_X19_Y15
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[7] = CB2_q_b[4]_PORT_B_data_out[3];

--CB2_q_b[5] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[5] at M4K_X19_Y15
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[5] = CB2_q_b[4]_PORT_B_data_out[2];

--CB2_q_b[3] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[3] at M4K_X19_Y15
CB2_q_b[4]_PORT_A_data_in = BUS(G1L994, G1L992, G1L996, G1L1000, G1L986, G1L990, G1L988, G1L998);
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L900, G1L903, G1L904, G1L905, G1L906, G1L907, G1L908, G1L909);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_1 = GLOBAL(MB1__clk0);
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[3] = CB2_q_b[4]_PORT_B_data_out[1];


--G1L785 is T8052:inst|T51:core51|Int_AddrA[4]~24545 at LC_X27_Y15_N8
--operation mode is normal

G1L785 = A1L29 & (X1_wren_mux_b & (X1_wrdata_r[4]) # !X1_wren_mux_b & CB2_q_b[4]);


--G1L786 is T8052:inst|T51:core51|Int_AddrA[4]~24546 at LC_X25_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[4]_qfbk = G1_Old_Mem_B[4];
G1L786 = G1_Old_Mem_B[4]_qfbk & (G1_FCycle[1] # G1_FCycle[0]);

--G1_Old_Mem_B[4] is T8052:inst|T51:core51|Old_Mem_B[4] at LC_X25_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[4] = DFFEAS(G1L786, GLOBAL(MB1__clk0), VCC, , , X1L16, , , VCC);


--G1L787 is T8052:inst|T51:core51|Int_AddrA[4]~24547 at LC_X25_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_PSW[4]_qfbk = G1_PSW[4];
G1L787 = A1L84 & (G1L785 # G1L786) # !A1L84 & (G1_PSW[4]_qfbk);

--G1_PSW[4] is T8052:inst|T51:core51|PSW[4] at LC_X25_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_PSW[4] = DFFEAS(G1L787, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1729, J1L311, , , VCC);


--G1L788 is T8052:inst|T51:core51|Int_AddrA[4]~24548 at LC_X25_Y12_N4
--operation mode is normal

G1L788 = G1L781 # G1L783 # G1L784 & G1L787;


--G1L789 is T8052:inst|T51:core51|Int_AddrA[4]~24549 at LC_X23_Y19_N8
--operation mode is normal

G1L789 = !A1L83 & G1_Inst2[4] & A1L81 & G1L1298;


--A1L85 is rtl~5372 at LC_X25_Y20_N3
--operation mode is normal

A1L85 = !G1_Inst[3] & !G1_Inst[2] & G1_Inst[4];


--A1L39 is rtl~44 at LC_X25_Y20_N4
--operation mode is normal

A1L39 = !G1_Inst[1] & G1_Inst[0] & A1L85;


--G1L790 is T8052:inst|T51:core51|Int_AddrA[4]~24550 at LC_X22_Y9_N6
--operation mode is normal

G1L790 = A1L39 & (G1L793) # !A1L39 & (G1L788 # G1L789);


--G1L791 is T8052:inst|T51:core51|Int_AddrA[4]~24551 at LC_X22_Y9_N1
--operation mode is normal

G1L791 = G1L780 # G1L803 & G1L790;


--G1_SP[3] is T8052:inst|T51:core51|SP[3] at LC_X17_Y16_N3
--operation mode is normal

G1_SP[3]_lut_out = G1L1638 # G1_iReady & (!G1L1644);
G1_SP[3] = DFFEAS(G1_SP[3]_lut_out, GLOBAL(MB1__clk0), VCC, , , ~GND, GLOBAL(inst2), , );


--G1L770 is T8052:inst|T51:core51|Int_AddrA[3]~24552 at LC_X21_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[3]_qfbk = B1_IO_Addr_r[3];
G1L770 = G1L796 & (G1_SP[3] # !B1L85 & B1_IO_Addr_r[3]_qfbk) # !G1L796 & !B1L85 & B1_IO_Addr_r[3]_qfbk;

--B1_IO_Addr_r[3] is T8052:inst|IO_Addr_r[3] at LC_X21_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[3] = DFFEAS(G1L770, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L773, , , VCC);


--G1L829 is T8052:inst|T51:core51|Int_AddrA~24553 at LC_X25_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[3]_qfbk = G1_Inst1[3];
G1L829 = G1_Inst1[7] & (G1_Inst1[3]_qfbk) # !G1_Inst1[7] & (G1L1296 & G1_Inst1[6] # !G1L1296 & (G1_Inst1[3]_qfbk));

--G1_Inst1[3] is T8052:inst|T51:core51|Inst1[3] at LC_X25_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[3] = DFFEAS(G1L829, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L101, , , VCC);


--G1L54 is T8052:inst|T51:core51|add~19972 at LC_X18_Y19_N3
--operation mode is arithmetic

G1L54 = G1_SP[3] $ (G1L72);

--G1L55 is T8052:inst|T51:core51|add~19974 at LC_X18_Y19_N3
--operation mode is arithmetic

G1L55_cout_0 = !G1L72 # !G1_SP[3];
G1L55 = CARRY(G1L55_cout_0);

--G1L56 is T8052:inst|T51:core51|add~19974COUT1_21170 at LC_X18_Y19_N3
--operation mode is arithmetic

G1L56_cout_1 = !G1L73 # !G1_SP[3];
G1L56 = CARRY(G1L56_cout_1);


--G1L57 is T8052:inst|T51:core51|add~19977 at LC_X17_Y17_N3
--operation mode is arithmetic

G1L57 = G1_SP[3] $ !G1L75;

--G1L58 is T8052:inst|T51:core51|add~19979 at LC_X17_Y17_N3
--operation mode is arithmetic

G1L58_cout_0 = G1_SP[3] & !G1L75;
G1L58 = CARRY(G1L58_cout_0);

--G1L59 is T8052:inst|T51:core51|add~19979COUT1_21159 at LC_X17_Y17_N3
--operation mode is arithmetic

G1L59_cout_1 = G1_SP[3] & !G1L76;
G1L59 = CARRY(G1L59_cout_1);


--G1L830 is T8052:inst|T51:core51|Int_AddrA~24554 at LC_X25_Y16_N3
--operation mode is normal

G1L830 = G1L792 & (G1L1294 & G1L829 # !G1L1294 & (G1L891));


--G1L831 is T8052:inst|T51:core51|Int_AddrA~24555 at LC_X21_Y19_N0
--operation mode is normal

G1L831 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[3] # !G1_FCycle[1] & (G1_SP[3])) # !G1_FCycle[0] & (G1_SP[3]);


--G1L832 is T8052:inst|T51:core51|Int_AddrA~24556 at LC_X21_Y19_N7
--operation mode is normal

G1L832 = G1_FCycle[0] & (G1_FCycle[1] & (G1_SP[3]) # !G1_FCycle[1] & G1_Inst1[3]) # !G1_FCycle[0] & G1_Inst1[3];


--G1L833 is T8052:inst|T51:core51|Int_AddrA~24557 at LC_X21_Y15_N8
--operation mode is normal

G1L833 = A1L41 & (G1L831) # !A1L41 & A1L38 & G1L832;


--G1L771 is T8052:inst|T51:core51|Int_AddrA[3]~24558 at LC_X21_Y15_N9
--operation mode is normal

G1L771 = G1L770 # G1L797 & (G1L830 # G1L833);


--G1L834 is T8052:inst|T51:core51|Int_AddrA~24559 at LC_X23_Y19_N4
--operation mode is normal

G1L834 = G1_Inst1[3] & (G1L890 & G1L1297 # !G1L828);


--G1L835 is T8052:inst|T51:core51|Int_AddrA~24560 at LC_X21_Y17_N4
--operation mode is normal

G1L835 = A1L82 & A1L81 & G1_Inst2[3] & A1L35;


--W1_q_a[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[3] at M4K_X19_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[3]_PORT_A_data_in = G1_ACC[3];
W1_q_a[3]_PORT_A_data_in_reg = DFFE(W1_q_a[3]_PORT_A_data_in, W1_q_a[3]_clock_0, , , );
W1_q_a[3]_PORT_B_data_in = R2_ram_rom_data_reg[3];
W1_q_a[3]_PORT_B_data_in_reg = DFFE(W1_q_a[3]_PORT_B_data_in, W1_q_a[3]_clock_1, , , );
W1_q_a[3]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[3]_PORT_A_address_reg = DFFE(W1_q_a[3]_PORT_A_address, W1_q_a[3]_clock_0, , , );
W1_q_a[3]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[3]_PORT_B_address_reg = DFFE(W1_q_a[3]_PORT_B_address, W1_q_a[3]_clock_1, , , );
W1_q_a[3]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[3]_PORT_A_write_enable_reg = DFFE(W1_q_a[3]_PORT_A_write_enable, W1_q_a[3]_clock_0, , , );
W1_q_a[3]_PORT_B_write_enable = R2L2;
W1_q_a[3]_PORT_B_write_enable_reg = DFFE(W1_q_a[3]_PORT_B_write_enable, W1_q_a[3]_clock_1, , , );
W1_q_a[3]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[3]_clock_1 = GLOBAL(A1L6);
W1_q_a[3]_PORT_A_data_out = MEMORY(W1_q_a[3]_PORT_A_data_in_reg, W1_q_a[3]_PORT_B_data_in_reg, W1_q_a[3]_PORT_A_address_reg, W1_q_a[3]_PORT_B_address_reg, W1_q_a[3]_PORT_A_write_enable_reg, W1_q_a[3]_PORT_B_write_enable_reg, , , W1_q_a[3]_clock_0, W1_q_a[3]_clock_1, , , , );
W1_q_a[3] = W1_q_a[3]_PORT_A_data_out[0];

--W1_q_b[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[3] at M4K_X19_Y8
W1_q_b[3]_PORT_A_data_in = G1_ACC[3];
W1_q_b[3]_PORT_A_data_in_reg = DFFE(W1_q_b[3]_PORT_A_data_in, W1_q_b[3]_clock_0, , , );
W1_q_b[3]_PORT_B_data_in = R2_ram_rom_data_reg[3];
W1_q_b[3]_PORT_B_data_in_reg = DFFE(W1_q_b[3]_PORT_B_data_in, W1_q_b[3]_clock_1, , , );
W1_q_b[3]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[3]_PORT_A_address_reg = DFFE(W1_q_b[3]_PORT_A_address, W1_q_b[3]_clock_0, , , );
W1_q_b[3]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[3]_PORT_B_address_reg = DFFE(W1_q_b[3]_PORT_B_address, W1_q_b[3]_clock_1, , , );
W1_q_b[3]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[3]_PORT_A_write_enable_reg = DFFE(W1_q_b[3]_PORT_A_write_enable, W1_q_b[3]_clock_0, , , );
W1_q_b[3]_PORT_B_write_enable = R2L2;
W1_q_b[3]_PORT_B_write_enable_reg = DFFE(W1_q_b[3]_PORT_B_write_enable, W1_q_b[3]_clock_1, , , );
W1_q_b[3]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[3]_clock_1 = GLOBAL(A1L6);
W1_q_b[3]_PORT_B_data_out = MEMORY(W1_q_b[3]_PORT_A_data_in_reg, W1_q_b[3]_PORT_B_data_in_reg, W1_q_b[3]_PORT_A_address_reg, W1_q_b[3]_PORT_B_address_reg, W1_q_b[3]_PORT_A_write_enable_reg, W1_q_b[3]_PORT_B_write_enable_reg, , , W1_q_b[3]_clock_0, W1_q_b[3]_clock_1, , , , );
W1_q_b[3] = W1_q_b[3]_PORT_B_data_out[0];


--Q1_ram_block3a11 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11 at M4K_X19_Y13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a11_PORT_A_data_in = G1_ACC[3];
Q1_ram_block3a11_PORT_A_data_in_reg = DFFE(Q1_ram_block3a11_PORT_A_data_in, Q1_ram_block3a11_clock_0, , , Q1_ram_block3a11_clock_enable_0);
Q1_ram_block3a11_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1_ram_block3a11_PORT_B_data_in_reg = DFFE(Q1_ram_block3a11_PORT_B_data_in, Q1_ram_block3a11_clock_1, , , Q1_ram_block3a11_clock_enable_1);
Q1_ram_block3a11_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a11_PORT_A_address_reg = DFFE(Q1_ram_block3a11_PORT_A_address, Q1_ram_block3a11_clock_0, , , Q1_ram_block3a11_clock_enable_0);
Q1_ram_block3a11_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a11_PORT_B_address_reg = DFFE(Q1_ram_block3a11_PORT_B_address, Q1_ram_block3a11_clock_1, , , Q1_ram_block3a11_clock_enable_1);
Q1_ram_block3a11_PORT_A_write_enable = GND;
Q1_ram_block3a11_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a11_PORT_A_write_enable, Q1_ram_block3a11_clock_0, , , Q1_ram_block3a11_clock_enable_0);
Q1_ram_block3a11_PORT_B_write_enable = S2L2;
Q1_ram_block3a11_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a11_PORT_B_write_enable, Q1_ram_block3a11_clock_1, , , Q1_ram_block3a11_clock_enable_1);
Q1_ram_block3a11_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a11_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a11_clock_enable_0 = !G1L1563;
Q1_ram_block3a11_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a11_PORT_A_data_out = MEMORY(Q1_ram_block3a11_PORT_A_data_in_reg, Q1_ram_block3a11_PORT_B_data_in_reg, Q1_ram_block3a11_PORT_A_address_reg, Q1_ram_block3a11_PORT_B_address_reg, Q1_ram_block3a11_PORT_A_write_enable_reg, Q1_ram_block3a11_PORT_B_write_enable_reg, , , Q1_ram_block3a11_clock_0, Q1_ram_block3a11_clock_1, Q1_ram_block3a11_clock_enable_0, Q1_ram_block3a11_clock_enable_1, , );
Q1_ram_block3a11 = Q1_ram_block3a11_PORT_A_data_out[0];

--Q1M485 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~PORTBDATAOUT0 at M4K_X19_Y13
Q1M485_PORT_A_data_in = G1_ACC[3];
Q1M485_PORT_A_data_in_reg = DFFE(Q1M485_PORT_A_data_in, Q1M485_clock_0, , , Q1M485_clock_enable_0);
Q1M485_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1M485_PORT_B_data_in_reg = DFFE(Q1M485_PORT_B_data_in, Q1M485_clock_1, , , Q1M485_clock_enable_1);
Q1M485_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M485_PORT_A_address_reg = DFFE(Q1M485_PORT_A_address, Q1M485_clock_0, , , Q1M485_clock_enable_0);
Q1M485_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M485_PORT_B_address_reg = DFFE(Q1M485_PORT_B_address, Q1M485_clock_1, , , Q1M485_clock_enable_1);
Q1M485_PORT_A_write_enable = GND;
Q1M485_PORT_A_write_enable_reg = DFFE(Q1M485_PORT_A_write_enable, Q1M485_clock_0, , , Q1M485_clock_enable_0);
Q1M485_PORT_B_write_enable = S2L2;
Q1M485_PORT_B_write_enable_reg = DFFE(Q1M485_PORT_B_write_enable, Q1M485_clock_1, , , Q1M485_clock_enable_1);
Q1M485_clock_0 = GLOBAL(MB1__clk0);
Q1M485_clock_1 = GLOBAL(A1L6);
Q1M485_clock_enable_0 = !G1L1563;
Q1M485_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M485_PORT_B_data_out = MEMORY(Q1M485_PORT_A_data_in_reg, Q1M485_PORT_B_data_in_reg, Q1M485_PORT_A_address_reg, Q1M485_PORT_B_address_reg, Q1M485_PORT_A_write_enable_reg, Q1M485_PORT_B_write_enable_reg, , , Q1M485_clock_0, Q1M485_clock_1, Q1M485_clock_enable_0, Q1M485_clock_enable_1, , );
Q1M485 = Q1M485_PORT_B_data_out[0];


--Q1_ram_block3a3 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a3 at M4K_X33_Y13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a3_PORT_A_data_in = G1_ACC[3];
Q1_ram_block3a3_PORT_A_data_in_reg = DFFE(Q1_ram_block3a3_PORT_A_data_in, Q1_ram_block3a3_clock_0, , , Q1_ram_block3a3_clock_enable_0);
Q1_ram_block3a3_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1_ram_block3a3_PORT_B_data_in_reg = DFFE(Q1_ram_block3a3_PORT_B_data_in, Q1_ram_block3a3_clock_1, , , Q1_ram_block3a3_clock_enable_1);
Q1_ram_block3a3_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a3_PORT_A_address_reg = DFFE(Q1_ram_block3a3_PORT_A_address, Q1_ram_block3a3_clock_0, , , Q1_ram_block3a3_clock_enable_0);
Q1_ram_block3a3_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a3_PORT_B_address_reg = DFFE(Q1_ram_block3a3_PORT_B_address, Q1_ram_block3a3_clock_1, , , Q1_ram_block3a3_clock_enable_1);
Q1_ram_block3a3_PORT_A_write_enable = GND;
Q1_ram_block3a3_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a3_PORT_A_write_enable, Q1_ram_block3a3_clock_0, , , Q1_ram_block3a3_clock_enable_0);
Q1_ram_block3a3_PORT_B_write_enable = S2L1;
Q1_ram_block3a3_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a3_PORT_B_write_enable, Q1_ram_block3a3_clock_1, , , Q1_ram_block3a3_clock_enable_1);
Q1_ram_block3a3_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a3_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a3_clock_enable_0 = G1L1563;
Q1_ram_block3a3_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a3_PORT_A_data_out = MEMORY(Q1_ram_block3a3_PORT_A_data_in_reg, Q1_ram_block3a3_PORT_B_data_in_reg, Q1_ram_block3a3_PORT_A_address_reg, Q1_ram_block3a3_PORT_B_address_reg, Q1_ram_block3a3_PORT_A_write_enable_reg, Q1_ram_block3a3_PORT_B_write_enable_reg, , , Q1_ram_block3a3_clock_0, Q1_ram_block3a3_clock_1, Q1_ram_block3a3_clock_enable_0, Q1_ram_block3a3_clock_enable_1, , );
Q1_ram_block3a3 = Q1_ram_block3a3_PORT_A_data_out[0];

--Q1M165 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a3~PORTBDATAOUT0 at M4K_X33_Y13
Q1M165_PORT_A_data_in = G1_ACC[3];
Q1M165_PORT_A_data_in_reg = DFFE(Q1M165_PORT_A_data_in, Q1M165_clock_0, , , Q1M165_clock_enable_0);
Q1M165_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1M165_PORT_B_data_in_reg = DFFE(Q1M165_PORT_B_data_in, Q1M165_clock_1, , , Q1M165_clock_enable_1);
Q1M165_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M165_PORT_A_address_reg = DFFE(Q1M165_PORT_A_address, Q1M165_clock_0, , , Q1M165_clock_enable_0);
Q1M165_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M165_PORT_B_address_reg = DFFE(Q1M165_PORT_B_address, Q1M165_clock_1, , , Q1M165_clock_enable_1);
Q1M165_PORT_A_write_enable = GND;
Q1M165_PORT_A_write_enable_reg = DFFE(Q1M165_PORT_A_write_enable, Q1M165_clock_0, , , Q1M165_clock_enable_0);
Q1M165_PORT_B_write_enable = S2L1;
Q1M165_PORT_B_write_enable_reg = DFFE(Q1M165_PORT_B_write_enable, Q1M165_clock_1, , , Q1M165_clock_enable_1);
Q1M165_clock_0 = GLOBAL(MB1__clk0);
Q1M165_clock_1 = GLOBAL(A1L6);
Q1M165_clock_enable_0 = G1L1563;
Q1M165_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M165_PORT_B_data_out = MEMORY(Q1M165_PORT_A_data_in_reg, Q1M165_PORT_B_data_in_reg, Q1M165_PORT_A_address_reg, Q1M165_PORT_B_address_reg, Q1M165_PORT_A_write_enable_reg, Q1M165_PORT_B_write_enable_reg, , , Q1M165_clock_0, Q1M165_clock_1, Q1M165_clock_enable_0, Q1M165_clock_enable_1, , );
Q1M165 = Q1M165_PORT_B_data_out[0];


--B1L98 is T8052:inst|ROM_Data[3]~2744 at LC_X25_Y11_N4
--operation mode is normal

B1L98 = Q1_address_reg_a[0] & (Q1_ram_block3a11) # !Q1_address_reg_a[0] & (Q1_ram_block3a3);


--B1L99 is T8052:inst|ROM_Data[3]~2745 at LC_X25_Y11_N3
--operation mode is normal

B1L99 = B1L58 & !B1L57 & B1L98 # !B1L58 & B1L57 & (W1_q_a[3]);


--B1L100 is T8052:inst|ROM_Data[3]~2746 at LC_X25_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[3]_qfbk = B1_rom_data_reg[3];
B1L100 = B1_rom_data_reg[3]_qfbk & (B1L58 $ !B1L57);

--B1_rom_data_reg[3] is T8052:inst|rom_data_reg[3] at LC_X25_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[3] = DFFEAS(B1L100, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L101, , , VCC);


--G1L836 is T8052:inst|T51:core51|Int_AddrA~24561 at LC_X21_Y9_N8
--operation mode is normal

G1L836 = G1L835 # G1L892 & (B1L100 # B1L99);


--G1L837 is T8052:inst|T51:core51|Int_AddrA~24562 at LC_X25_Y15_N4
--operation mode is normal

G1L837 = A1L29 & (X1_wren_mux_b & (X1_wrdata_r[3]) # !X1_wren_mux_b & CB2_q_b[3]);


--G1L838 is T8052:inst|T51:core51|Int_AddrA~24563 at LC_X25_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[3]_qfbk = G1_Old_Mem_B[3];
G1L838 = G1_Old_Mem_B[3]_qfbk & (G1_FCycle[1] # G1_FCycle[0]);

--G1_Old_Mem_B[3] is T8052:inst|T51:core51|Old_Mem_B[3] at LC_X25_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[3] = DFFEAS(G1L838, GLOBAL(MB1__clk0), VCC, , , X1L15, , , VCC);


--G1L839 is T8052:inst|T51:core51|Int_AddrA~24564 at LC_X25_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_PSW[3]_qfbk = G1_PSW[3];
G1L839 = A1L84 & (G1L838 # G1L837) # !A1L84 & (G1_PSW[3]_qfbk);

--G1_PSW[3] is T8052:inst|T51:core51|PSW[3] at LC_X25_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_PSW[3] = DFFEAS(G1L839, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1729, J1L309, , , VCC);


--G1L840 is T8052:inst|T51:core51|Int_AddrA~24565 at LC_X21_Y9_N3
--operation mode is normal

G1L840 = !A1L83 & (G1L836 # G1L794 & G1L839);


--G1L772 is T8052:inst|T51:core51|Int_AddrA[3]~24566 at LC_X21_Y9_N4
--operation mode is normal

G1L772 = A1L39 & G1L891 # !A1L39 & (G1L834 # G1L840);


--G1L773 is T8052:inst|T51:core51|Int_AddrA[3]~24567 at LC_X21_Y9_N5
--operation mode is normal

G1L773 = G1L771 # G1L803 & (G1L772);


--G1_SP[5] is T8052:inst|T51:core51|SP[5] at LC_X18_Y16_N4
--operation mode is normal

G1_SP[5]_lut_out = G1L1656 # !G1L1662 & (G1_iReady);
G1_SP[5] = DFFEAS(G1_SP[5]_lut_out, GLOBAL(MB1__clk0), VCC, , , ~GND, GLOBAL(inst2), , );


--G1L841 is T8052:inst|T51:core51|Int_AddrA~24568 at LC_X18_Y16_N2
--operation mode is normal

G1L841 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[5] # !G1_FCycle[1] & (G1_SP[5])) # !G1_FCycle[0] & (G1_SP[5]);


--G1L842 is T8052:inst|T51:core51|Int_AddrA~24569 at LC_X23_Y16_N6
--operation mode is normal

G1L842 = !A1L38 & !G1_ICall & !A1L40;


--G1L843 is T8052:inst|T51:core51|Int_AddrA~24570 at LC_X23_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[5]_qfbk = G1_Inst1[5];
G1L843 = G1L842 & (G1_Inst1[5]_qfbk # G1L1296 & !G1_Inst1[7]);

--G1_Inst1[5] is T8052:inst|T51:core51|Inst1[5] at LC_X23_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[5] = DFFEAS(G1L843, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L109, , , VCC);


--G1L844 is T8052:inst|T51:core51|Int_AddrA~24571 at LC_X22_Y15_N7
--operation mode is normal

G1L844 = A1L38 & (A1L32 & G1_SP[5] # !A1L32 & (G1_Inst1[5]));


--G1L845 is T8052:inst|T51:core51|Int_AddrA~24572 at LC_X23_Y16_N7
--operation mode is normal

G1L845 = !A1L38 & (G1_ICall # A1L40);


--G1L60 is T8052:inst|T51:core51|add~19982 at LC_X18_Y19_N5
--operation mode is arithmetic

G1L60_carry_eqn = (!G1L47 & GND) # (G1L47 & VCC);
G1L60 = G1_SP[5] $ G1L60_carry_eqn;

--G1L61 is T8052:inst|T51:core51|add~19984 at LC_X18_Y19_N5
--operation mode is arithmetic

G1L61_cout_0 = !G1L47 # !G1_SP[5];
G1L61 = CARRY(G1L61_cout_0);

--G1L62 is T8052:inst|T51:core51|add~19984COUT1_21172 at LC_X18_Y19_N5
--operation mode is arithmetic

G1L62_cout_1 = !G1L47 # !G1_SP[5];
G1L62 = CARRY(G1L62_cout_1);


--G1L63 is T8052:inst|T51:core51|add~19987 at LC_X17_Y17_N5
--operation mode is arithmetic

G1L63_carry_eqn = (!G1L51 & GND) # (G1L51 & VCC);
G1L63 = G1_SP[5] $ !G1L63_carry_eqn;

--G1L64 is T8052:inst|T51:core51|add~19989 at LC_X17_Y17_N5
--operation mode is arithmetic

G1L64_cout_0 = G1_SP[5] & !G1L51;
G1L64 = CARRY(G1L64_cout_0);

--G1L65 is T8052:inst|T51:core51|add~19989COUT1_21161 at LC_X17_Y17_N5
--operation mode is arithmetic

G1L65_cout_1 = G1_SP[5] & !G1L51;
G1L65 = CARRY(G1L65_cout_1);


--G1L846 is T8052:inst|T51:core51|Int_AddrA~24573 at LC_X23_Y15_N6
--operation mode is normal

G1L846 = G1L843 # G1L844 # G1L845 & G1L893;


--G1L798 is T8052:inst|T51:core51|Int_AddrA[5]~24574 at LC_X23_Y15_N1
--operation mode is normal

G1L798 = G1L797 & (A1L41 & G1L841 # !A1L41 & (G1L846));


--G1L799 is T8052:inst|T51:core51|Int_AddrA[5]~24575 at LC_X22_Y10_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[5]_qfbk = B1_IO_Addr_r[5];
G1L799 = G1_SP[5] & (G1L796 # !B1L85 & B1_IO_Addr_r[5]_qfbk) # !G1_SP[5] & !B1L85 & B1_IO_Addr_r[5]_qfbk;

--B1_IO_Addr_r[5] is T8052:inst|IO_Addr_r[5] at LC_X22_Y10_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[5] = DFFEAS(G1L799, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L802, , , VCC);


--G1L847 is T8052:inst|T51:core51|Int_AddrA~24576 at LC_X24_Y10_N5
--operation mode is normal

G1L847 = G1_Inst2[5] & A1L81 & A1L35 & A1L82;


--W1_q_a[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[5] at M4K_X33_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[5]_PORT_A_data_in = G1_ACC[5];
W1_q_a[5]_PORT_A_data_in_reg = DFFE(W1_q_a[5]_PORT_A_data_in, W1_q_a[5]_clock_0, , , );
W1_q_a[5]_PORT_B_data_in = R2_ram_rom_data_reg[5];
W1_q_a[5]_PORT_B_data_in_reg = DFFE(W1_q_a[5]_PORT_B_data_in, W1_q_a[5]_clock_1, , , );
W1_q_a[5]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[5]_PORT_A_address_reg = DFFE(W1_q_a[5]_PORT_A_address, W1_q_a[5]_clock_0, , , );
W1_q_a[5]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[5]_PORT_B_address_reg = DFFE(W1_q_a[5]_PORT_B_address, W1_q_a[5]_clock_1, , , );
W1_q_a[5]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[5]_PORT_A_write_enable_reg = DFFE(W1_q_a[5]_PORT_A_write_enable, W1_q_a[5]_clock_0, , , );
W1_q_a[5]_PORT_B_write_enable = R2L2;
W1_q_a[5]_PORT_B_write_enable_reg = DFFE(W1_q_a[5]_PORT_B_write_enable, W1_q_a[5]_clock_1, , , );
W1_q_a[5]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[5]_clock_1 = GLOBAL(A1L6);
W1_q_a[5]_PORT_A_data_out = MEMORY(W1_q_a[5]_PORT_A_data_in_reg, W1_q_a[5]_PORT_B_data_in_reg, W1_q_a[5]_PORT_A_address_reg, W1_q_a[5]_PORT_B_address_reg, W1_q_a[5]_PORT_A_write_enable_reg, W1_q_a[5]_PORT_B_write_enable_reg, , , W1_q_a[5]_clock_0, W1_q_a[5]_clock_1, , , , );
W1_q_a[5] = W1_q_a[5]_PORT_A_data_out[0];

--W1_q_b[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[5] at M4K_X33_Y9
W1_q_b[5]_PORT_A_data_in = G1_ACC[5];
W1_q_b[5]_PORT_A_data_in_reg = DFFE(W1_q_b[5]_PORT_A_data_in, W1_q_b[5]_clock_0, , , );
W1_q_b[5]_PORT_B_data_in = R2_ram_rom_data_reg[5];
W1_q_b[5]_PORT_B_data_in_reg = DFFE(W1_q_b[5]_PORT_B_data_in, W1_q_b[5]_clock_1, , , );
W1_q_b[5]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[5]_PORT_A_address_reg = DFFE(W1_q_b[5]_PORT_A_address, W1_q_b[5]_clock_0, , , );
W1_q_b[5]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[5]_PORT_B_address_reg = DFFE(W1_q_b[5]_PORT_B_address, W1_q_b[5]_clock_1, , , );
W1_q_b[5]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[5]_PORT_A_write_enable_reg = DFFE(W1_q_b[5]_PORT_A_write_enable, W1_q_b[5]_clock_0, , , );
W1_q_b[5]_PORT_B_write_enable = R2L2;
W1_q_b[5]_PORT_B_write_enable_reg = DFFE(W1_q_b[5]_PORT_B_write_enable, W1_q_b[5]_clock_1, , , );
W1_q_b[5]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[5]_clock_1 = GLOBAL(A1L6);
W1_q_b[5]_PORT_B_data_out = MEMORY(W1_q_b[5]_PORT_A_data_in_reg, W1_q_b[5]_PORT_B_data_in_reg, W1_q_b[5]_PORT_A_address_reg, W1_q_b[5]_PORT_B_address_reg, W1_q_b[5]_PORT_A_write_enable_reg, W1_q_b[5]_PORT_B_write_enable_reg, , , W1_q_b[5]_clock_0, W1_q_b[5]_clock_1, , , , );
W1_q_b[5] = W1_q_b[5]_PORT_B_data_out[0];


--Q1_ram_block3a13 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13 at M4K_X33_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a13_PORT_A_data_in = G1_ACC[5];
Q1_ram_block3a13_PORT_A_data_in_reg = DFFE(Q1_ram_block3a13_PORT_A_data_in, Q1_ram_block3a13_clock_0, , , Q1_ram_block3a13_clock_enable_0);
Q1_ram_block3a13_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1_ram_block3a13_PORT_B_data_in_reg = DFFE(Q1_ram_block3a13_PORT_B_data_in, Q1_ram_block3a13_clock_1, , , Q1_ram_block3a13_clock_enable_1);
Q1_ram_block3a13_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a13_PORT_A_address_reg = DFFE(Q1_ram_block3a13_PORT_A_address, Q1_ram_block3a13_clock_0, , , Q1_ram_block3a13_clock_enable_0);
Q1_ram_block3a13_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a13_PORT_B_address_reg = DFFE(Q1_ram_block3a13_PORT_B_address, Q1_ram_block3a13_clock_1, , , Q1_ram_block3a13_clock_enable_1);
Q1_ram_block3a13_PORT_A_write_enable = GND;
Q1_ram_block3a13_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a13_PORT_A_write_enable, Q1_ram_block3a13_clock_0, , , Q1_ram_block3a13_clock_enable_0);
Q1_ram_block3a13_PORT_B_write_enable = S2L2;
Q1_ram_block3a13_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a13_PORT_B_write_enable, Q1_ram_block3a13_clock_1, , , Q1_ram_block3a13_clock_enable_1);
Q1_ram_block3a13_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a13_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a13_clock_enable_0 = !G1L1563;
Q1_ram_block3a13_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a13_PORT_A_data_out = MEMORY(Q1_ram_block3a13_PORT_A_data_in_reg, Q1_ram_block3a13_PORT_B_data_in_reg, Q1_ram_block3a13_PORT_A_address_reg, Q1_ram_block3a13_PORT_B_address_reg, Q1_ram_block3a13_PORT_A_write_enable_reg, Q1_ram_block3a13_PORT_B_write_enable_reg, , , Q1_ram_block3a13_clock_0, Q1_ram_block3a13_clock_1, Q1_ram_block3a13_clock_enable_0, Q1_ram_block3a13_clock_enable_1, , );
Q1_ram_block3a13 = Q1_ram_block3a13_PORT_A_data_out[0];

--Q1M565 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~PORTBDATAOUT0 at M4K_X33_Y10
Q1M565_PORT_A_data_in = G1_ACC[5];
Q1M565_PORT_A_data_in_reg = DFFE(Q1M565_PORT_A_data_in, Q1M565_clock_0, , , Q1M565_clock_enable_0);
Q1M565_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1M565_PORT_B_data_in_reg = DFFE(Q1M565_PORT_B_data_in, Q1M565_clock_1, , , Q1M565_clock_enable_1);
Q1M565_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M565_PORT_A_address_reg = DFFE(Q1M565_PORT_A_address, Q1M565_clock_0, , , Q1M565_clock_enable_0);
Q1M565_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M565_PORT_B_address_reg = DFFE(Q1M565_PORT_B_address, Q1M565_clock_1, , , Q1M565_clock_enable_1);
Q1M565_PORT_A_write_enable = GND;
Q1M565_PORT_A_write_enable_reg = DFFE(Q1M565_PORT_A_write_enable, Q1M565_clock_0, , , Q1M565_clock_enable_0);
Q1M565_PORT_B_write_enable = S2L2;
Q1M565_PORT_B_write_enable_reg = DFFE(Q1M565_PORT_B_write_enable, Q1M565_clock_1, , , Q1M565_clock_enable_1);
Q1M565_clock_0 = GLOBAL(MB1__clk0);
Q1M565_clock_1 = GLOBAL(A1L6);
Q1M565_clock_enable_0 = !G1L1563;
Q1M565_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M565_PORT_B_data_out = MEMORY(Q1M565_PORT_A_data_in_reg, Q1M565_PORT_B_data_in_reg, Q1M565_PORT_A_address_reg, Q1M565_PORT_B_address_reg, Q1M565_PORT_A_write_enable_reg, Q1M565_PORT_B_write_enable_reg, , , Q1M565_clock_0, Q1M565_clock_1, Q1M565_clock_enable_0, Q1M565_clock_enable_1, , );
Q1M565 = Q1M565_PORT_B_data_out[0];


--Q1_ram_block3a5 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5 at M4K_X33_Y16
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a5_PORT_A_data_in = G1_ACC[5];
Q1_ram_block3a5_PORT_A_data_in_reg = DFFE(Q1_ram_block3a5_PORT_A_data_in, Q1_ram_block3a5_clock_0, , , Q1_ram_block3a5_clock_enable_0);
Q1_ram_block3a5_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1_ram_block3a5_PORT_B_data_in_reg = DFFE(Q1_ram_block3a5_PORT_B_data_in, Q1_ram_block3a5_clock_1, , , Q1_ram_block3a5_clock_enable_1);
Q1_ram_block3a5_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a5_PORT_A_address_reg = DFFE(Q1_ram_block3a5_PORT_A_address, Q1_ram_block3a5_clock_0, , , Q1_ram_block3a5_clock_enable_0);
Q1_ram_block3a5_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a5_PORT_B_address_reg = DFFE(Q1_ram_block3a5_PORT_B_address, Q1_ram_block3a5_clock_1, , , Q1_ram_block3a5_clock_enable_1);
Q1_ram_block3a5_PORT_A_write_enable = GND;
Q1_ram_block3a5_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a5_PORT_A_write_enable, Q1_ram_block3a5_clock_0, , , Q1_ram_block3a5_clock_enable_0);
Q1_ram_block3a5_PORT_B_write_enable = S2L1;
Q1_ram_block3a5_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a5_PORT_B_write_enable, Q1_ram_block3a5_clock_1, , , Q1_ram_block3a5_clock_enable_1);
Q1_ram_block3a5_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a5_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a5_clock_enable_0 = G1L1563;
Q1_ram_block3a5_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a5_PORT_A_data_out = MEMORY(Q1_ram_block3a5_PORT_A_data_in_reg, Q1_ram_block3a5_PORT_B_data_in_reg, Q1_ram_block3a5_PORT_A_address_reg, Q1_ram_block3a5_PORT_B_address_reg, Q1_ram_block3a5_PORT_A_write_enable_reg, Q1_ram_block3a5_PORT_B_write_enable_reg, , , Q1_ram_block3a5_clock_0, Q1_ram_block3a5_clock_1, Q1_ram_block3a5_clock_enable_0, Q1_ram_block3a5_clock_enable_1, , );
Q1_ram_block3a5 = Q1_ram_block3a5_PORT_A_data_out[0];

--Q1M245 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~PORTBDATAOUT0 at M4K_X33_Y16
Q1M245_PORT_A_data_in = G1_ACC[5];
Q1M245_PORT_A_data_in_reg = DFFE(Q1M245_PORT_A_data_in, Q1M245_clock_0, , , Q1M245_clock_enable_0);
Q1M245_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1M245_PORT_B_data_in_reg = DFFE(Q1M245_PORT_B_data_in, Q1M245_clock_1, , , Q1M245_clock_enable_1);
Q1M245_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M245_PORT_A_address_reg = DFFE(Q1M245_PORT_A_address, Q1M245_clock_0, , , Q1M245_clock_enable_0);
Q1M245_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M245_PORT_B_address_reg = DFFE(Q1M245_PORT_B_address, Q1M245_clock_1, , , Q1M245_clock_enable_1);
Q1M245_PORT_A_write_enable = GND;
Q1M245_PORT_A_write_enable_reg = DFFE(Q1M245_PORT_A_write_enable, Q1M245_clock_0, , , Q1M245_clock_enable_0);
Q1M245_PORT_B_write_enable = S2L1;
Q1M245_PORT_B_write_enable_reg = DFFE(Q1M245_PORT_B_write_enable, Q1M245_clock_1, , , Q1M245_clock_enable_1);
Q1M245_clock_0 = GLOBAL(MB1__clk0);
Q1M245_clock_1 = GLOBAL(A1L6);
Q1M245_clock_enable_0 = G1L1563;
Q1M245_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M245_PORT_B_data_out = MEMORY(Q1M245_PORT_A_data_in_reg, Q1M245_PORT_B_data_in_reg, Q1M245_PORT_A_address_reg, Q1M245_PORT_B_address_reg, Q1M245_PORT_A_write_enable_reg, Q1M245_PORT_B_write_enable_reg, , , Q1M245_clock_0, Q1M245_clock_1, Q1M245_clock_enable_0, Q1M245_clock_enable_1, , );
Q1M245 = Q1M245_PORT_B_data_out[0];


--B1L106 is T8052:inst|ROM_Data[5]~2747 at LC_X23_Y11_N7
--operation mode is normal

B1L106 = Q1_address_reg_a[0] & Q1_ram_block3a13 # !Q1_address_reg_a[0] & (Q1_ram_block3a5);


--B1L107 is T8052:inst|ROM_Data[5]~2748 at LC_X23_Y11_N8
--operation mode is normal

B1L107 = B1L57 & W1_q_a[5] & (!B1L58) # !B1L57 & (B1L106 & B1L58);


--G1L848 is T8052:inst|T51:core51|Int_AddrA~24577 at LC_X24_Y10_N4
--operation mode is normal

G1L848 = !A1L83 & (G1L847 # B1L109 & G1L892);


--G1L849 is T8052:inst|T51:core51|Int_AddrA~24578 at LC_X24_Y16_N1
--operation mode is normal

G1L849 = !A1L83 & A1L84 & (!A1L82 # !A1L32);


--X1L17 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[5]~72 at LC_X24_Y16_N5
--operation mode is normal

X1L17 = X1_wren_mux_b & (X1_wrdata_r[5]) # !X1_wren_mux_b & CB2_q_b[5];


--G1L850 is T8052:inst|T51:core51|Int_AddrA~24579 at LC_X24_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[5]_qfbk = G1_Old_Mem_B[5];
G1L850 = G1L849 & (A1L29 & X1L17 # !A1L29 & (G1_Old_Mem_B[5]_qfbk));

--G1_Old_Mem_B[5] is T8052:inst|T51:core51|Old_Mem_B[5] at LC_X24_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[5] = DFFEAS(G1L850, GLOBAL(MB1__clk0), VCC, , , X1L17, , , VCC);


--G1L851 is T8052:inst|T51:core51|Int_AddrA~24580 at LC_X24_Y16_N7
--operation mode is normal

G1L851 = G1L828 & (!G1L890 # !A1L82 # !A1L32);


--G1L852 is T8052:inst|T51:core51|Int_AddrA~24581 at LC_X24_Y16_N6
--operation mode is normal

G1L852 = G1L851 & G1L850 & G1L890 # !G1L851 & (G1_Inst1[5] # G1L850 & G1L890);


--G1L800 is T8052:inst|T51:core51|Int_AddrA[5]~24582 at LC_X23_Y15_N7
--operation mode is normal

G1L800 = A1L39 & G1L893 # !A1L39 & (G1L852 # G1L848);


--G1L801 is T8052:inst|T51:core51|Int_AddrA[5]~24583 at LC_X23_Y15_N2
--operation mode is normal

G1L801 = G1L799 # G1L800 & G1L803;


--G1L66 is T8052:inst|T51:core51|add~19992 at LC_X18_Y19_N7
--operation mode is normal

G1L66_carry_eqn = (!G1L47 & G1L81) # (G1L47 & G1L82);
G1L66 = G1L66_carry_eqn $ G1_SP[7];


--G1L67 is T8052:inst|T51:core51|add~19997 at LC_X17_Y17_N7
--operation mode is normal

G1L67_carry_eqn = (!G1L51 & G1L84) # (G1L51 & G1L85);
G1L67 = G1L67_carry_eqn $ !G1_SP[7];


--G1L853 is T8052:inst|T51:core51|Int_AddrA~24584 at LC_X24_Y15_N7
--operation mode is normal

G1L853 = !G1L895 & !G1L897 & G1L1293;


--G1L854 is T8052:inst|T51:core51|Int_AddrA~24585 at LC_X24_Y15_N0
--operation mode is normal

G1L854 = A1L38 & A1L32 # !A1L38 & (A1L40 # G1_ICall);


--G1L855 is T8052:inst|T51:core51|Int_AddrA~24586 at LC_X24_Y15_N8
--operation mode is normal

G1L855 = G1L853 & (A1L41 & (!A1L32) # !A1L41 & G1L854);


--G1L856 is T8052:inst|T51:core51|Int_AddrA~24587 at LC_X21_Y13_N1
--operation mode is normal

G1L856 = G1L894 & (G1L855 # !G1L1293 & A1L39);


--G1L857 is T8052:inst|T51:core51|Int_AddrA~24588 at LC_X21_Y17_N0
--operation mode is normal

G1L857 = A1L35 & A1L81 & A1L82 & G1_Inst2[7];


--Q1_ram_block3a15 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15 at M4K_X19_Y14
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a15_PORT_A_data_in = G1_ACC[7];
Q1_ram_block3a15_PORT_A_data_in_reg = DFFE(Q1_ram_block3a15_PORT_A_data_in, Q1_ram_block3a15_clock_0, , , Q1_ram_block3a15_clock_enable_0);
Q1_ram_block3a15_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1_ram_block3a15_PORT_B_data_in_reg = DFFE(Q1_ram_block3a15_PORT_B_data_in, Q1_ram_block3a15_clock_1, , , Q1_ram_block3a15_clock_enable_1);
Q1_ram_block3a15_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a15_PORT_A_address_reg = DFFE(Q1_ram_block3a15_PORT_A_address, Q1_ram_block3a15_clock_0, , , Q1_ram_block3a15_clock_enable_0);
Q1_ram_block3a15_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a15_PORT_B_address_reg = DFFE(Q1_ram_block3a15_PORT_B_address, Q1_ram_block3a15_clock_1, , , Q1_ram_block3a15_clock_enable_1);
Q1_ram_block3a15_PORT_A_write_enable = GND;
Q1_ram_block3a15_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a15_PORT_A_write_enable, Q1_ram_block3a15_clock_0, , , Q1_ram_block3a15_clock_enable_0);
Q1_ram_block3a15_PORT_B_write_enable = S2L2;
Q1_ram_block3a15_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a15_PORT_B_write_enable, Q1_ram_block3a15_clock_1, , , Q1_ram_block3a15_clock_enable_1);
Q1_ram_block3a15_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a15_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a15_clock_enable_0 = !G1L1563;
Q1_ram_block3a15_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a15_PORT_A_data_out = MEMORY(Q1_ram_block3a15_PORT_A_data_in_reg, Q1_ram_block3a15_PORT_B_data_in_reg, Q1_ram_block3a15_PORT_A_address_reg, Q1_ram_block3a15_PORT_B_address_reg, Q1_ram_block3a15_PORT_A_write_enable_reg, Q1_ram_block3a15_PORT_B_write_enable_reg, , , Q1_ram_block3a15_clock_0, Q1_ram_block3a15_clock_1, Q1_ram_block3a15_clock_enable_0, Q1_ram_block3a15_clock_enable_1, , );
Q1_ram_block3a15 = Q1_ram_block3a15_PORT_A_data_out[0];

--Q1M645 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~PORTBDATAOUT0 at M4K_X19_Y14
Q1M645_PORT_A_data_in = G1_ACC[7];
Q1M645_PORT_A_data_in_reg = DFFE(Q1M645_PORT_A_data_in, Q1M645_clock_0, , , Q1M645_clock_enable_0);
Q1M645_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1M645_PORT_B_data_in_reg = DFFE(Q1M645_PORT_B_data_in, Q1M645_clock_1, , , Q1M645_clock_enable_1);
Q1M645_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M645_PORT_A_address_reg = DFFE(Q1M645_PORT_A_address, Q1M645_clock_0, , , Q1M645_clock_enable_0);
Q1M645_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M645_PORT_B_address_reg = DFFE(Q1M645_PORT_B_address, Q1M645_clock_1, , , Q1M645_clock_enable_1);
Q1M645_PORT_A_write_enable = GND;
Q1M645_PORT_A_write_enable_reg = DFFE(Q1M645_PORT_A_write_enable, Q1M645_clock_0, , , Q1M645_clock_enable_0);
Q1M645_PORT_B_write_enable = S2L2;
Q1M645_PORT_B_write_enable_reg = DFFE(Q1M645_PORT_B_write_enable, Q1M645_clock_1, , , Q1M645_clock_enable_1);
Q1M645_clock_0 = GLOBAL(MB1__clk0);
Q1M645_clock_1 = GLOBAL(A1L6);
Q1M645_clock_enable_0 = !G1L1563;
Q1M645_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M645_PORT_B_data_out = MEMORY(Q1M645_PORT_A_data_in_reg, Q1M645_PORT_B_data_in_reg, Q1M645_PORT_A_address_reg, Q1M645_PORT_B_address_reg, Q1M645_PORT_A_write_enable_reg, Q1M645_PORT_B_write_enable_reg, , , Q1M645_clock_0, Q1M645_clock_1, Q1M645_clock_enable_0, Q1M645_clock_enable_1, , );
Q1M645 = Q1M645_PORT_B_data_out[0];


--Q1_ram_block3a7 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7 at M4K_X19_Y16
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a7_PORT_A_data_in = G1_ACC[7];
Q1_ram_block3a7_PORT_A_data_in_reg = DFFE(Q1_ram_block3a7_PORT_A_data_in, Q1_ram_block3a7_clock_0, , , Q1_ram_block3a7_clock_enable_0);
Q1_ram_block3a7_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1_ram_block3a7_PORT_B_data_in_reg = DFFE(Q1_ram_block3a7_PORT_B_data_in, Q1_ram_block3a7_clock_1, , , Q1_ram_block3a7_clock_enable_1);
Q1_ram_block3a7_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a7_PORT_A_address_reg = DFFE(Q1_ram_block3a7_PORT_A_address, Q1_ram_block3a7_clock_0, , , Q1_ram_block3a7_clock_enable_0);
Q1_ram_block3a7_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a7_PORT_B_address_reg = DFFE(Q1_ram_block3a7_PORT_B_address, Q1_ram_block3a7_clock_1, , , Q1_ram_block3a7_clock_enable_1);
Q1_ram_block3a7_PORT_A_write_enable = GND;
Q1_ram_block3a7_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a7_PORT_A_write_enable, Q1_ram_block3a7_clock_0, , , Q1_ram_block3a7_clock_enable_0);
Q1_ram_block3a7_PORT_B_write_enable = S2L1;
Q1_ram_block3a7_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a7_PORT_B_write_enable, Q1_ram_block3a7_clock_1, , , Q1_ram_block3a7_clock_enable_1);
Q1_ram_block3a7_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a7_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a7_clock_enable_0 = G1L1563;
Q1_ram_block3a7_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a7_PORT_A_data_out = MEMORY(Q1_ram_block3a7_PORT_A_data_in_reg, Q1_ram_block3a7_PORT_B_data_in_reg, Q1_ram_block3a7_PORT_A_address_reg, Q1_ram_block3a7_PORT_B_address_reg, Q1_ram_block3a7_PORT_A_write_enable_reg, Q1_ram_block3a7_PORT_B_write_enable_reg, , , Q1_ram_block3a7_clock_0, Q1_ram_block3a7_clock_1, Q1_ram_block3a7_clock_enable_0, Q1_ram_block3a7_clock_enable_1, , );
Q1_ram_block3a7 = Q1_ram_block3a7_PORT_A_data_out[0];

--Q1M325 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~PORTBDATAOUT0 at M4K_X19_Y16
Q1M325_PORT_A_data_in = G1_ACC[7];
Q1M325_PORT_A_data_in_reg = DFFE(Q1M325_PORT_A_data_in, Q1M325_clock_0, , , Q1M325_clock_enable_0);
Q1M325_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1M325_PORT_B_data_in_reg = DFFE(Q1M325_PORT_B_data_in, Q1M325_clock_1, , , Q1M325_clock_enable_1);
Q1M325_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M325_PORT_A_address_reg = DFFE(Q1M325_PORT_A_address, Q1M325_clock_0, , , Q1M325_clock_enable_0);
Q1M325_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M325_PORT_B_address_reg = DFFE(Q1M325_PORT_B_address, Q1M325_clock_1, , , Q1M325_clock_enable_1);
Q1M325_PORT_A_write_enable = GND;
Q1M325_PORT_A_write_enable_reg = DFFE(Q1M325_PORT_A_write_enable, Q1M325_clock_0, , , Q1M325_clock_enable_0);
Q1M325_PORT_B_write_enable = S2L1;
Q1M325_PORT_B_write_enable_reg = DFFE(Q1M325_PORT_B_write_enable, Q1M325_clock_1, , , Q1M325_clock_enable_1);
Q1M325_clock_0 = GLOBAL(MB1__clk0);
Q1M325_clock_1 = GLOBAL(A1L6);
Q1M325_clock_enable_0 = G1L1563;
Q1M325_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M325_PORT_B_data_out = MEMORY(Q1M325_PORT_A_data_in_reg, Q1M325_PORT_B_data_in_reg, Q1M325_PORT_A_address_reg, Q1M325_PORT_B_address_reg, Q1M325_PORT_A_write_enable_reg, Q1M325_PORT_B_write_enable_reg, , , Q1M325_clock_0, Q1M325_clock_1, Q1M325_clock_enable_0, Q1M325_clock_enable_1, , );
Q1M325 = Q1M325_PORT_B_data_out[0];


--B1L114 is T8052:inst|ROM_Data[7]~2749 at LC_X21_Y13_N8
--operation mode is normal

B1L114 = Q1_address_reg_a[0] & Q1_ram_block3a15 # !Q1_address_reg_a[0] & (Q1_ram_block3a7);


--B1L115 is T8052:inst|ROM_Data[7]~2750 at LC_X21_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[7]_qfbk = B1_rom_data_reg[7];
B1L115 = B1L57 & (B1_rom_data_reg[7]_qfbk & B1L58) # !B1L57 & (B1L58 & B1L114 # !B1L58 & (B1_rom_data_reg[7]_qfbk));

--B1_rom_data_reg[7] is T8052:inst|rom_data_reg[7] at LC_X21_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[7] = DFFEAS(B1L115, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L116, , , VCC);


--W1_q_a[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[7] at M4K_X19_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[7]_PORT_A_data_in = G1_ACC[7];
W1_q_a[7]_PORT_A_data_in_reg = DFFE(W1_q_a[7]_PORT_A_data_in, W1_q_a[7]_clock_0, , , );
W1_q_a[7]_PORT_B_data_in = R2_ram_rom_data_reg[7];
W1_q_a[7]_PORT_B_data_in_reg = DFFE(W1_q_a[7]_PORT_B_data_in, W1_q_a[7]_clock_1, , , );
W1_q_a[7]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[7]_PORT_A_address_reg = DFFE(W1_q_a[7]_PORT_A_address, W1_q_a[7]_clock_0, , , );
W1_q_a[7]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[7]_PORT_B_address_reg = DFFE(W1_q_a[7]_PORT_B_address, W1_q_a[7]_clock_1, , , );
W1_q_a[7]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[7]_PORT_A_write_enable_reg = DFFE(W1_q_a[7]_PORT_A_write_enable, W1_q_a[7]_clock_0, , , );
W1_q_a[7]_PORT_B_write_enable = R2L2;
W1_q_a[7]_PORT_B_write_enable_reg = DFFE(W1_q_a[7]_PORT_B_write_enable, W1_q_a[7]_clock_1, , , );
W1_q_a[7]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[7]_clock_1 = GLOBAL(A1L6);
W1_q_a[7]_PORT_A_data_out = MEMORY(W1_q_a[7]_PORT_A_data_in_reg, W1_q_a[7]_PORT_B_data_in_reg, W1_q_a[7]_PORT_A_address_reg, W1_q_a[7]_PORT_B_address_reg, W1_q_a[7]_PORT_A_write_enable_reg, W1_q_a[7]_PORT_B_write_enable_reg, , , W1_q_a[7]_clock_0, W1_q_a[7]_clock_1, , , , );
W1_q_a[7] = W1_q_a[7]_PORT_A_data_out[0];

--W1_q_b[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[7] at M4K_X19_Y9
W1_q_b[7]_PORT_A_data_in = G1_ACC[7];
W1_q_b[7]_PORT_A_data_in_reg = DFFE(W1_q_b[7]_PORT_A_data_in, W1_q_b[7]_clock_0, , , );
W1_q_b[7]_PORT_B_data_in = R2_ram_rom_data_reg[7];
W1_q_b[7]_PORT_B_data_in_reg = DFFE(W1_q_b[7]_PORT_B_data_in, W1_q_b[7]_clock_1, , , );
W1_q_b[7]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[7]_PORT_A_address_reg = DFFE(W1_q_b[7]_PORT_A_address, W1_q_b[7]_clock_0, , , );
W1_q_b[7]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[7]_PORT_B_address_reg = DFFE(W1_q_b[7]_PORT_B_address, W1_q_b[7]_clock_1, , , );
W1_q_b[7]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[7]_PORT_A_write_enable_reg = DFFE(W1_q_b[7]_PORT_A_write_enable, W1_q_b[7]_clock_0, , , );
W1_q_b[7]_PORT_B_write_enable = R2L2;
W1_q_b[7]_PORT_B_write_enable_reg = DFFE(W1_q_b[7]_PORT_B_write_enable, W1_q_b[7]_clock_1, , , );
W1_q_b[7]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[7]_clock_1 = GLOBAL(A1L6);
W1_q_b[7]_PORT_B_data_out = MEMORY(W1_q_b[7]_PORT_A_data_in_reg, W1_q_b[7]_PORT_B_data_in_reg, W1_q_b[7]_PORT_A_address_reg, W1_q_b[7]_PORT_B_address_reg, W1_q_b[7]_PORT_A_write_enable_reg, W1_q_b[7]_PORT_B_write_enable_reg, , , W1_q_b[7]_clock_0, W1_q_b[7]_clock_1, , , , );
W1_q_b[7] = W1_q_b[7]_PORT_B_data_out[0];


--B1L116 is T8052:inst|ROM_Data[7]~2751 at LC_X21_Y13_N2
--operation mode is normal

B1L116 = B1L115 # B1L57 & W1_q_a[7] & !B1L58;


--G1L858 is T8052:inst|T51:core51|Int_AddrA~24589 at LC_X21_Y13_N4
--operation mode is normal

G1L858 = !A1L83 & (G1L857 # G1L892 & B1L117);


--X1L19 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[7]~73 at LC_X24_Y16_N2
--operation mode is normal

X1L19 = X1_wren_mux_b & (X1_wrdata_r[7]) # !X1_wren_mux_b & CB2_q_b[7];


--G1L859 is T8052:inst|T51:core51|Int_AddrA~24590 at LC_X24_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[7]_qfbk = G1_Old_Mem_B[7];
G1L859 = G1L849 & (A1L29 & X1L19 # !A1L29 & (G1_Old_Mem_B[7]_qfbk));

--G1_Old_Mem_B[7] is T8052:inst|T51:core51|Old_Mem_B[7] at LC_X24_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[7] = DFFEAS(G1L859, GLOBAL(MB1__clk0), VCC, , , X1L19, , , VCC);


--G1L860 is T8052:inst|T51:core51|Int_AddrA~24591 at LC_X24_Y16_N4
--operation mode is normal

G1L860 = G1_Inst1[7] & (G1L890 & G1L859 # !G1L851) # !G1_Inst1[7] & G1L890 & (G1L859);


--G1L861 is T8052:inst|T51:core51|Int_AddrA~24592 at LC_X21_Y13_N5
--operation mode is normal

G1L861 = !G1L1293 & !A1L39 & (G1L860 # G1L858);


--G1L898 is T8052:inst|T51:core51|Int_AddrB[0]~533 at LC_X29_Y20_N9
--operation mode is normal

G1L898 = !G1_Inst[3] & G1_Inst[1] & G1_Inst[5] & !G1_Inst[2];


--G1L862 is T8052:inst|T51:core51|Int_AddrA~24593 at LC_X25_Y16_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[7]_qfbk = G1_Inst1[7];
G1L862 = G1_Inst1[7]_qfbk & (G1_Inst[0] # !G1L898 # !A1L73);

--G1_Inst1[7] is T8052:inst|T51:core51|Inst1[7] at LC_X25_Y16_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[7] = DFFEAS(G1L862, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L119, , , VCC);


--G1L863 is T8052:inst|T51:core51|Int_AddrA~24594 at LC_X24_Y15_N5
--operation mode is normal

G1L863 = G1L862 & (A1L41 & (A1L32) # !A1L41 & !G1L854);


--G1_SP[7] is T8052:inst|T51:core51|SP[7] at LC_X18_Y17_N6
--operation mode is normal

G1_SP[7]_lut_out = G1L1674 # G1_iReady & (!G1L1680);
G1_SP[7] = DFFEAS(G1_SP[7]_lut_out, GLOBAL(MB1__clk0), VCC, , , ~GND, GLOBAL(inst2), , );


--G1L864 is T8052:inst|T51:core51|Int_AddrA~24595 at LC_X24_Y15_N2
--operation mode is normal

G1L864 = G1L895 & (A1L41 & !A1L32 # !A1L41 & (G1L854));


--G1L865 is T8052:inst|T51:core51|Int_AddrA~24596 at LC_X18_Y15_N0
--operation mode is normal

G1L865 = G1L863 # G1_SP[7] & (G1L864 # G1L897);


--G1L866 is T8052:inst|T51:core51|Int_AddrA~24597 at LC_X21_Y13_N9
--operation mode is normal

G1L866 = G1L856 # G1L861 # G1L865 & G1L1293;


--G1L1691 is T8052:inst|T51:core51|Stall_pipe~814 at LC_X22_Y19_N2
--operation mode is normal

G1L1691 = !A1L38 & (A1L82 # !A1L84);


--A1L86 is rtl~5373 at LC_X27_Y20_N7
--operation mode is normal

A1L86 = !G1_Inst[1] & !G1_Inst[0];


--G1L973 is T8052:inst|T51:core51|MCode[3]~3809 at LC_X27_Y20_N8
--operation mode is normal

G1L973 = G1_Inst[2] & (G1_Inst[4] & !A1L86) # !G1_Inst[2] & G1L972 & !G1_Inst[4];


--G1L974 is T8052:inst|T51:core51|MCode[3]~3810 at LC_X24_Y20_N6
--operation mode is normal

G1L974 = G1_Inst[7] & (G1_Inst[4] & !G1_Inst[0] & !G1_Inst[2] # !G1_Inst[4] & (G1_Inst[2]));


--G1L975 is T8052:inst|T51:core51|MCode[3]~3811 at LC_X24_Y20_N7
--operation mode is normal

G1L975 = G1_Inst[6] & G1L973 # !G1_Inst[6] & (G1_Inst[1] & G1L974);


--G1L976 is T8052:inst|T51:core51|MCode[3]~3812 at LC_X24_Y20_N5
--operation mode is normal

G1L976 = G1_Inst[0] & (G1_Inst[6] & G1_Inst[7] # !G1_Inst[6] & (!G1_Inst[4] # !G1_Inst[7]));


--G1L977 is T8052:inst|T51:core51|MCode[3]~3813 at LC_X24_Y20_N0
--operation mode is normal

G1L977 = G1_Inst[7] & !G1_Inst[0] & (G1_Inst[6] # G1_Inst[4]) # !G1_Inst[7] & G1_Inst[6];


--G1L978 is T8052:inst|T51:core51|MCode[3]~3814 at LC_X27_Y20_N4
--operation mode is normal

G1L978 = !G1_Inst[0] & (G1_Inst[6] & (G1_Inst[7]) # !G1_Inst[6] & G1_Inst[4] & !G1_Inst[7]);


--G1L979 is T8052:inst|T51:core51|MCode[3]~3815 at LC_X24_Y20_N2
--operation mode is normal

G1L979 = G1_Inst[2] & (G1_Inst[1]) # !G1_Inst[2] & (G1_Inst[1] & (G1L977) # !G1_Inst[1] & G1L978);


--G1L980 is T8052:inst|T51:core51|MCode[3]~3816 at LC_X24_Y20_N1
--operation mode is normal

G1L980 = G1_Inst[6] & (G1_Inst[7]) # !G1_Inst[6] & (!G1_Inst[7] # !G1_Inst[4]);


--G1L981 is T8052:inst|T51:core51|MCode[3]~3817 at LC_X24_Y20_N8
--operation mode is normal

G1L981 = G1L979 & (G1L980 # !G1_Inst[2]) # !G1L979 & (G1L976 & G1_Inst[2]);


--G1L982 is T8052:inst|T51:core51|MCode[3]~3818 at LC_X24_Y20_N9
--operation mode is normal

G1L982 = G1_Inst[5] & (G1L975 # G1_Inst[3]) # !G1_Inst[5] & (!G1_Inst[3] & G1L981);


--G1L1321 is T8052:inst|T51:core51|process10~214 at LC_X23_Y13_N0
--operation mode is normal

G1L1321 = !G1_FCycle[0] & (G1_FCycle[1] & G1_ICall);


--G1L940 is T8052:inst|T51:core51|MCode[0]~3819 at LC_X31_Y20_N7
--operation mode is normal

G1L940 = G1_Inst[4] & G1_Inst[6] & (G1_Inst[5] $ G1_Inst[7]) # !G1_Inst[4] & !G1_Inst[6] & (G1_Inst[7]);


--G1L941 is T8052:inst|T51:core51|MCode[0]~3820 at LC_X32_Y20_N2
--operation mode is normal

G1L941 = G1_Inst[3] & !G1L940;


--G1L942 is T8052:inst|T51:core51|MCode[0]~3821 at LC_X31_Y20_N6
--operation mode is normal

G1L942 = G1_Inst[6] & (!G1_Inst[4] & !G1_Inst[7] # !G1_Inst[5]) # !G1_Inst[6] & G1_Inst[4] & (G1_Inst[7]);


--G1L943 is T8052:inst|T51:core51|MCode[0]~3822 at LC_X31_Y20_N1
--operation mode is normal

G1L943 = G1_Inst[4] & G1_Inst[6] & G1_Inst[5] & !G1_Inst[7] # !G1_Inst[4] & !G1_Inst[6] & (G1_Inst[7]);


--G1L944 is T8052:inst|T51:core51|MCode[0]~3823 at LC_X31_Y20_N0
--operation mode is normal

G1L944 = G1_Inst[2] & (G1L942 # !G1L943) # !G1_Inst[2] & (G1_Inst[0] # G1L943 $ !G1L942);


--G1L945 is T8052:inst|T51:core51|MCode[0]~3824 at LC_X28_Y20_N6
--operation mode is normal

G1L945 = G1_Inst[7] & !G1_Inst[5] & (G1_Inst[4] $ G1_Inst[6]) # !G1_Inst[7] & (G1_Inst[6]);


--G1L946 is T8052:inst|T51:core51|MCode[0]~3825 at LC_X27_Y20_N6
--operation mode is normal

G1L946 = G1_Inst[4] & (G1_Inst[5] $ (!G1_Inst[6] & G1_Inst[7])) # !G1_Inst[4] & G1_Inst[5] & (G1_Inst[6] $ !G1_Inst[7]);


--G1L947 is T8052:inst|T51:core51|MCode[0]~3826 at LC_X28_Y20_N0
--operation mode is normal

G1L947 = G1_Inst[7] & (G1L946 & G1_Inst[2] & G1L945 # !G1L946 & !G1_Inst[2]) # !G1_Inst[7] & (G1L945 # G1L946 & G1_Inst[2]);


--G1L948 is T8052:inst|T51:core51|MCode[0]~3827 at LC_X28_Y20_N7
--operation mode is normal

G1L948 = G1_Inst[2] & (G1L946 & !G1_Inst[7] & G1L945 # !G1L946 & G1_Inst[7] & !G1L945);


--G1L949 is T8052:inst|T51:core51|MCode[0]~3828 at LC_X31_Y20_N3
--operation mode is normal

G1L949 = G1_Inst[0] & G1L948 # !G1_Inst[0] & (!G1L947);


--G1L950 is T8052:inst|T51:core51|MCode[0]~3829 at LC_X31_Y20_N2
--operation mode is normal

G1L950 = !G1_Inst[3] & (G1_Inst[1] & G1L944 # !G1_Inst[1] & (G1L949));


--G1L935 is T8052:inst|T51:core51|Last~64 at LC_X23_Y13_N8
--operation mode is normal

G1L935 = !G1_ICall & (G1_FCycle[0] $ (G1L950 # G1L941));


--G1L1305 is T8052:inst|T51:core51|process4~156 at LC_X17_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[2]_qfbk = B1_IO_Addr_r[2];
G1L1305 = G1_SFR_Wr_i & !B1_IO_Addr_r[2]_qfbk & !B1_IO_Addr_r[1];

--B1_IO_Addr_r[2] is T8052:inst|IO_Addr_r[2] at LC_X17_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[2] = DFFEAS(G1L1305, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L768, , , VCC);


--A1L87 is rtl~5374 at LC_X17_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[6]_qfbk = B1_IO_Addr_r[6];
A1L87 = B1_IO_Addr_r[6]_qfbk & !B1_IO_Addr_r[0];

--B1_IO_Addr_r[6] is T8052:inst|IO_Addr_r[6] at LC_X17_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[6] = DFFEAS(A1L87, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L814, , , VCC);


--G1L1729 is T8052:inst|T51:core51|xxx_flag~124 at LC_X17_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_Int_AddrA_r_i[7]_qfbk = X1_Int_AddrA_r_i[7];
G1L1729 = A1L69 & A1L87 & X1_Int_AddrA_r_i[7]_qfbk & G1L1305;

--X1_Int_AddrA_r_i[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7] at LC_X17_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_Int_AddrA_r_i[7] = DFFEAS(G1L1729, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L826, , , VCC);


--W1_q_a[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[1] at M4K_X33_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[1]_PORT_A_data_in = G1_ACC[1];
W1_q_a[1]_PORT_A_data_in_reg = DFFE(W1_q_a[1]_PORT_A_data_in, W1_q_a[1]_clock_0, , , );
W1_q_a[1]_PORT_B_data_in = R2_ram_rom_data_reg[1];
W1_q_a[1]_PORT_B_data_in_reg = DFFE(W1_q_a[1]_PORT_B_data_in, W1_q_a[1]_clock_1, , , );
W1_q_a[1]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[1]_PORT_A_address_reg = DFFE(W1_q_a[1]_PORT_A_address, W1_q_a[1]_clock_0, , , );
W1_q_a[1]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[1]_PORT_B_address_reg = DFFE(W1_q_a[1]_PORT_B_address, W1_q_a[1]_clock_1, , , );
W1_q_a[1]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[1]_PORT_A_write_enable_reg = DFFE(W1_q_a[1]_PORT_A_write_enable, W1_q_a[1]_clock_0, , , );
W1_q_a[1]_PORT_B_write_enable = R2L2;
W1_q_a[1]_PORT_B_write_enable_reg = DFFE(W1_q_a[1]_PORT_B_write_enable, W1_q_a[1]_clock_1, , , );
W1_q_a[1]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[1]_clock_1 = GLOBAL(A1L6);
W1_q_a[1]_PORT_A_data_out = MEMORY(W1_q_a[1]_PORT_A_data_in_reg, W1_q_a[1]_PORT_B_data_in_reg, W1_q_a[1]_PORT_A_address_reg, W1_q_a[1]_PORT_B_address_reg, W1_q_a[1]_PORT_A_write_enable_reg, W1_q_a[1]_PORT_B_write_enable_reg, , , W1_q_a[1]_clock_0, W1_q_a[1]_clock_1, , , , );
W1_q_a[1] = W1_q_a[1]_PORT_A_data_out[0];

--W1_q_b[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[1] at M4K_X33_Y7
W1_q_b[1]_PORT_A_data_in = G1_ACC[1];
W1_q_b[1]_PORT_A_data_in_reg = DFFE(W1_q_b[1]_PORT_A_data_in, W1_q_b[1]_clock_0, , , );
W1_q_b[1]_PORT_B_data_in = R2_ram_rom_data_reg[1];
W1_q_b[1]_PORT_B_data_in_reg = DFFE(W1_q_b[1]_PORT_B_data_in, W1_q_b[1]_clock_1, , , );
W1_q_b[1]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[1]_PORT_A_address_reg = DFFE(W1_q_b[1]_PORT_A_address, W1_q_b[1]_clock_0, , , );
W1_q_b[1]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[1]_PORT_B_address_reg = DFFE(W1_q_b[1]_PORT_B_address, W1_q_b[1]_clock_1, , , );
W1_q_b[1]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[1]_PORT_A_write_enable_reg = DFFE(W1_q_b[1]_PORT_A_write_enable, W1_q_b[1]_clock_0, , , );
W1_q_b[1]_PORT_B_write_enable = R2L2;
W1_q_b[1]_PORT_B_write_enable_reg = DFFE(W1_q_b[1]_PORT_B_write_enable, W1_q_b[1]_clock_1, , , );
W1_q_b[1]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[1]_clock_1 = GLOBAL(A1L6);
W1_q_b[1]_PORT_B_data_out = MEMORY(W1_q_b[1]_PORT_A_data_in_reg, W1_q_b[1]_PORT_B_data_in_reg, W1_q_b[1]_PORT_A_address_reg, W1_q_b[1]_PORT_B_address_reg, W1_q_b[1]_PORT_A_write_enable_reg, W1_q_b[1]_PORT_B_write_enable_reg, , , W1_q_b[1]_clock_0, W1_q_b[1]_clock_1, , , , );
W1_q_b[1] = W1_q_b[1]_PORT_B_data_out[0];


--Q1_ram_block3a9 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9 at M4K_X19_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a9_PORT_A_data_in = G1_ACC[1];
Q1_ram_block3a9_PORT_A_data_in_reg = DFFE(Q1_ram_block3a9_PORT_A_data_in, Q1_ram_block3a9_clock_0, , , Q1_ram_block3a9_clock_enable_0);
Q1_ram_block3a9_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1_ram_block3a9_PORT_B_data_in_reg = DFFE(Q1_ram_block3a9_PORT_B_data_in, Q1_ram_block3a9_clock_1, , , Q1_ram_block3a9_clock_enable_1);
Q1_ram_block3a9_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a9_PORT_A_address_reg = DFFE(Q1_ram_block3a9_PORT_A_address, Q1_ram_block3a9_clock_0, , , Q1_ram_block3a9_clock_enable_0);
Q1_ram_block3a9_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a9_PORT_B_address_reg = DFFE(Q1_ram_block3a9_PORT_B_address, Q1_ram_block3a9_clock_1, , , Q1_ram_block3a9_clock_enable_1);
Q1_ram_block3a9_PORT_A_write_enable = GND;
Q1_ram_block3a9_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a9_PORT_A_write_enable, Q1_ram_block3a9_clock_0, , , Q1_ram_block3a9_clock_enable_0);
Q1_ram_block3a9_PORT_B_write_enable = S2L2;
Q1_ram_block3a9_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a9_PORT_B_write_enable, Q1_ram_block3a9_clock_1, , , Q1_ram_block3a9_clock_enable_1);
Q1_ram_block3a9_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a9_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a9_clock_enable_0 = !G1L1563;
Q1_ram_block3a9_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a9_PORT_A_data_out = MEMORY(Q1_ram_block3a9_PORT_A_data_in_reg, Q1_ram_block3a9_PORT_B_data_in_reg, Q1_ram_block3a9_PORT_A_address_reg, Q1_ram_block3a9_PORT_B_address_reg, Q1_ram_block3a9_PORT_A_write_enable_reg, Q1_ram_block3a9_PORT_B_write_enable_reg, , , Q1_ram_block3a9_clock_0, Q1_ram_block3a9_clock_1, Q1_ram_block3a9_clock_enable_0, Q1_ram_block3a9_clock_enable_1, , );
Q1_ram_block3a9 = Q1_ram_block3a9_PORT_A_data_out[0];

--Q1M405 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~PORTBDATAOUT0 at M4K_X19_Y10
Q1M405_PORT_A_data_in = G1_ACC[1];
Q1M405_PORT_A_data_in_reg = DFFE(Q1M405_PORT_A_data_in, Q1M405_clock_0, , , Q1M405_clock_enable_0);
Q1M405_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1M405_PORT_B_data_in_reg = DFFE(Q1M405_PORT_B_data_in, Q1M405_clock_1, , , Q1M405_clock_enable_1);
Q1M405_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M405_PORT_A_address_reg = DFFE(Q1M405_PORT_A_address, Q1M405_clock_0, , , Q1M405_clock_enable_0);
Q1M405_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M405_PORT_B_address_reg = DFFE(Q1M405_PORT_B_address, Q1M405_clock_1, , , Q1M405_clock_enable_1);
Q1M405_PORT_A_write_enable = GND;
Q1M405_PORT_A_write_enable_reg = DFFE(Q1M405_PORT_A_write_enable, Q1M405_clock_0, , , Q1M405_clock_enable_0);
Q1M405_PORT_B_write_enable = S2L2;
Q1M405_PORT_B_write_enable_reg = DFFE(Q1M405_PORT_B_write_enable, Q1M405_clock_1, , , Q1M405_clock_enable_1);
Q1M405_clock_0 = GLOBAL(MB1__clk0);
Q1M405_clock_1 = GLOBAL(A1L6);
Q1M405_clock_enable_0 = !G1L1563;
Q1M405_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M405_PORT_B_data_out = MEMORY(Q1M405_PORT_A_data_in_reg, Q1M405_PORT_B_data_in_reg, Q1M405_PORT_A_address_reg, Q1M405_PORT_B_address_reg, Q1M405_PORT_A_write_enable_reg, Q1M405_PORT_B_write_enable_reg, , , Q1M405_clock_0, Q1M405_clock_1, Q1M405_clock_enable_0, Q1M405_clock_enable_1, , );
Q1M405 = Q1M405_PORT_B_data_out[0];


--Q1_ram_block3a1 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a1 at M4K_X33_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a1_PORT_A_data_in = G1_ACC[1];
Q1_ram_block3a1_PORT_A_data_in_reg = DFFE(Q1_ram_block3a1_PORT_A_data_in, Q1_ram_block3a1_clock_0, , , Q1_ram_block3a1_clock_enable_0);
Q1_ram_block3a1_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1_ram_block3a1_PORT_B_data_in_reg = DFFE(Q1_ram_block3a1_PORT_B_data_in, Q1_ram_block3a1_clock_1, , , Q1_ram_block3a1_clock_enable_1);
Q1_ram_block3a1_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a1_PORT_A_address_reg = DFFE(Q1_ram_block3a1_PORT_A_address, Q1_ram_block3a1_clock_0, , , Q1_ram_block3a1_clock_enable_0);
Q1_ram_block3a1_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a1_PORT_B_address_reg = DFFE(Q1_ram_block3a1_PORT_B_address, Q1_ram_block3a1_clock_1, , , Q1_ram_block3a1_clock_enable_1);
Q1_ram_block3a1_PORT_A_write_enable = GND;
Q1_ram_block3a1_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a1_PORT_A_write_enable, Q1_ram_block3a1_clock_0, , , Q1_ram_block3a1_clock_enable_0);
Q1_ram_block3a1_PORT_B_write_enable = S2L1;
Q1_ram_block3a1_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a1_PORT_B_write_enable, Q1_ram_block3a1_clock_1, , , Q1_ram_block3a1_clock_enable_1);
Q1_ram_block3a1_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a1_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a1_clock_enable_0 = G1L1563;
Q1_ram_block3a1_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a1_PORT_A_data_out = MEMORY(Q1_ram_block3a1_PORT_A_data_in_reg, Q1_ram_block3a1_PORT_B_data_in_reg, Q1_ram_block3a1_PORT_A_address_reg, Q1_ram_block3a1_PORT_B_address_reg, Q1_ram_block3a1_PORT_A_write_enable_reg, Q1_ram_block3a1_PORT_B_write_enable_reg, , , Q1_ram_block3a1_clock_0, Q1_ram_block3a1_clock_1, Q1_ram_block3a1_clock_enable_0, Q1_ram_block3a1_clock_enable_1, , );
Q1_ram_block3a1 = Q1_ram_block3a1_PORT_A_data_out[0];

--Q1M85 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a1~PORTBDATAOUT0 at M4K_X33_Y12
Q1M85_PORT_A_data_in = G1_ACC[1];
Q1M85_PORT_A_data_in_reg = DFFE(Q1M85_PORT_A_data_in, Q1M85_clock_0, , , Q1M85_clock_enable_0);
Q1M85_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1M85_PORT_B_data_in_reg = DFFE(Q1M85_PORT_B_data_in, Q1M85_clock_1, , , Q1M85_clock_enable_1);
Q1M85_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M85_PORT_A_address_reg = DFFE(Q1M85_PORT_A_address, Q1M85_clock_0, , , Q1M85_clock_enable_0);
Q1M85_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M85_PORT_B_address_reg = DFFE(Q1M85_PORT_B_address, Q1M85_clock_1, , , Q1M85_clock_enable_1);
Q1M85_PORT_A_write_enable = GND;
Q1M85_PORT_A_write_enable_reg = DFFE(Q1M85_PORT_A_write_enable, Q1M85_clock_0, , , Q1M85_clock_enable_0);
Q1M85_PORT_B_write_enable = S2L1;
Q1M85_PORT_B_write_enable_reg = DFFE(Q1M85_PORT_B_write_enable, Q1M85_clock_1, , , Q1M85_clock_enable_1);
Q1M85_clock_0 = GLOBAL(MB1__clk0);
Q1M85_clock_1 = GLOBAL(A1L6);
Q1M85_clock_enable_0 = G1L1563;
Q1M85_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M85_PORT_B_data_out = MEMORY(Q1M85_PORT_A_data_in_reg, Q1M85_PORT_B_data_in_reg, Q1M85_PORT_A_address_reg, Q1M85_PORT_B_address_reg, Q1M85_PORT_A_write_enable_reg, Q1M85_PORT_B_write_enable_reg, , , Q1M85_clock_0, Q1M85_clock_1, Q1M85_clock_enable_0, Q1M85_clock_enable_1, , );
Q1M85 = Q1M85_PORT_B_data_out[0];


--B1L90 is T8052:inst|ROM_Data[1]~2752 at LC_X23_Y10_N6
--operation mode is normal

B1L90 = Q1_address_reg_a[0] & Q1_ram_block3a9 # !Q1_address_reg_a[0] & (Q1_ram_block3a1);


--B1L91 is T8052:inst|ROM_Data[1]~2753 at LC_X24_Y14_N1
--operation mode is normal

B1L91 = B1L57 & W1_q_a[1] & (!B1L58) # !B1L57 & (B1L90 & B1L58);


--B1L92 is T8052:inst|ROM_Data[1]~2754 at LC_X25_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[1]_qfbk = B1_rom_data_reg[1];
B1L92 = B1_rom_data_reg[1]_qfbk & (B1L57 $ !B1L58);

--B1_rom_data_reg[1] is T8052:inst|rom_data_reg[1] at LC_X25_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[1] = DFFEAS(B1L92, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L93, , , VCC);


--G1L1692 is T8052:inst|T51:core51|Stall_pipe~815 at LC_X23_Y11_N1
--operation mode is normal

G1L1692 = !B1L99 & !B1L100 & (B1L91 # B1L92);


--W1_q_a[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[2] at M4K_X19_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[2]_PORT_A_data_in = G1_ACC[2];
W1_q_a[2]_PORT_A_data_in_reg = DFFE(W1_q_a[2]_PORT_A_data_in, W1_q_a[2]_clock_0, , , );
W1_q_a[2]_PORT_B_data_in = R2_ram_rom_data_reg[2];
W1_q_a[2]_PORT_B_data_in_reg = DFFE(W1_q_a[2]_PORT_B_data_in, W1_q_a[2]_clock_1, , , );
W1_q_a[2]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[2]_PORT_A_address_reg = DFFE(W1_q_a[2]_PORT_A_address, W1_q_a[2]_clock_0, , , );
W1_q_a[2]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[2]_PORT_B_address_reg = DFFE(W1_q_a[2]_PORT_B_address, W1_q_a[2]_clock_1, , , );
W1_q_a[2]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[2]_PORT_A_write_enable_reg = DFFE(W1_q_a[2]_PORT_A_write_enable, W1_q_a[2]_clock_0, , , );
W1_q_a[2]_PORT_B_write_enable = R2L2;
W1_q_a[2]_PORT_B_write_enable_reg = DFFE(W1_q_a[2]_PORT_B_write_enable, W1_q_a[2]_clock_1, , , );
W1_q_a[2]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[2]_clock_1 = GLOBAL(A1L6);
W1_q_a[2]_PORT_A_data_out = MEMORY(W1_q_a[2]_PORT_A_data_in_reg, W1_q_a[2]_PORT_B_data_in_reg, W1_q_a[2]_PORT_A_address_reg, W1_q_a[2]_PORT_B_address_reg, W1_q_a[2]_PORT_A_write_enable_reg, W1_q_a[2]_PORT_B_write_enable_reg, , , W1_q_a[2]_clock_0, W1_q_a[2]_clock_1, , , , );
W1_q_a[2] = W1_q_a[2]_PORT_A_data_out[0];

--W1_q_b[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[2] at M4K_X19_Y6
W1_q_b[2]_PORT_A_data_in = G1_ACC[2];
W1_q_b[2]_PORT_A_data_in_reg = DFFE(W1_q_b[2]_PORT_A_data_in, W1_q_b[2]_clock_0, , , );
W1_q_b[2]_PORT_B_data_in = R2_ram_rom_data_reg[2];
W1_q_b[2]_PORT_B_data_in_reg = DFFE(W1_q_b[2]_PORT_B_data_in, W1_q_b[2]_clock_1, , , );
W1_q_b[2]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[2]_PORT_A_address_reg = DFFE(W1_q_b[2]_PORT_A_address, W1_q_b[2]_clock_0, , , );
W1_q_b[2]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[2]_PORT_B_address_reg = DFFE(W1_q_b[2]_PORT_B_address, W1_q_b[2]_clock_1, , , );
W1_q_b[2]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[2]_PORT_A_write_enable_reg = DFFE(W1_q_b[2]_PORT_A_write_enable, W1_q_b[2]_clock_0, , , );
W1_q_b[2]_PORT_B_write_enable = R2L2;
W1_q_b[2]_PORT_B_write_enable_reg = DFFE(W1_q_b[2]_PORT_B_write_enable, W1_q_b[2]_clock_1, , , );
W1_q_b[2]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[2]_clock_1 = GLOBAL(A1L6);
W1_q_b[2]_PORT_B_data_out = MEMORY(W1_q_b[2]_PORT_A_data_in_reg, W1_q_b[2]_PORT_B_data_in_reg, W1_q_b[2]_PORT_A_address_reg, W1_q_b[2]_PORT_B_address_reg, W1_q_b[2]_PORT_A_write_enable_reg, W1_q_b[2]_PORT_B_write_enable_reg, , , W1_q_b[2]_clock_0, W1_q_b[2]_clock_1, , , , );
W1_q_b[2] = W1_q_b[2]_PORT_B_data_out[0];


--Q1_ram_block3a10 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a10 at M4K_X33_Y17
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a10_PORT_A_data_in = G1_ACC[2];
Q1_ram_block3a10_PORT_A_data_in_reg = DFFE(Q1_ram_block3a10_PORT_A_data_in, Q1_ram_block3a10_clock_0, , , Q1_ram_block3a10_clock_enable_0);
Q1_ram_block3a10_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1_ram_block3a10_PORT_B_data_in_reg = DFFE(Q1_ram_block3a10_PORT_B_data_in, Q1_ram_block3a10_clock_1, , , Q1_ram_block3a10_clock_enable_1);
Q1_ram_block3a10_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a10_PORT_A_address_reg = DFFE(Q1_ram_block3a10_PORT_A_address, Q1_ram_block3a10_clock_0, , , Q1_ram_block3a10_clock_enable_0);
Q1_ram_block3a10_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a10_PORT_B_address_reg = DFFE(Q1_ram_block3a10_PORT_B_address, Q1_ram_block3a10_clock_1, , , Q1_ram_block3a10_clock_enable_1);
Q1_ram_block3a10_PORT_A_write_enable = GND;
Q1_ram_block3a10_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a10_PORT_A_write_enable, Q1_ram_block3a10_clock_0, , , Q1_ram_block3a10_clock_enable_0);
Q1_ram_block3a10_PORT_B_write_enable = S2L2;
Q1_ram_block3a10_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a10_PORT_B_write_enable, Q1_ram_block3a10_clock_1, , , Q1_ram_block3a10_clock_enable_1);
Q1_ram_block3a10_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a10_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a10_clock_enable_0 = !G1L1563;
Q1_ram_block3a10_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a10_PORT_A_data_out = MEMORY(Q1_ram_block3a10_PORT_A_data_in_reg, Q1_ram_block3a10_PORT_B_data_in_reg, Q1_ram_block3a10_PORT_A_address_reg, Q1_ram_block3a10_PORT_B_address_reg, Q1_ram_block3a10_PORT_A_write_enable_reg, Q1_ram_block3a10_PORT_B_write_enable_reg, , , Q1_ram_block3a10_clock_0, Q1_ram_block3a10_clock_1, Q1_ram_block3a10_clock_enable_0, Q1_ram_block3a10_clock_enable_1, , );
Q1_ram_block3a10 = Q1_ram_block3a10_PORT_A_data_out[0];

--Q1M445 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a10~PORTBDATAOUT0 at M4K_X33_Y17
Q1M445_PORT_A_data_in = G1_ACC[2];
Q1M445_PORT_A_data_in_reg = DFFE(Q1M445_PORT_A_data_in, Q1M445_clock_0, , , Q1M445_clock_enable_0);
Q1M445_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1M445_PORT_B_data_in_reg = DFFE(Q1M445_PORT_B_data_in, Q1M445_clock_1, , , Q1M445_clock_enable_1);
Q1M445_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M445_PORT_A_address_reg = DFFE(Q1M445_PORT_A_address, Q1M445_clock_0, , , Q1M445_clock_enable_0);
Q1M445_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M445_PORT_B_address_reg = DFFE(Q1M445_PORT_B_address, Q1M445_clock_1, , , Q1M445_clock_enable_1);
Q1M445_PORT_A_write_enable = GND;
Q1M445_PORT_A_write_enable_reg = DFFE(Q1M445_PORT_A_write_enable, Q1M445_clock_0, , , Q1M445_clock_enable_0);
Q1M445_PORT_B_write_enable = S2L2;
Q1M445_PORT_B_write_enable_reg = DFFE(Q1M445_PORT_B_write_enable, Q1M445_clock_1, , , Q1M445_clock_enable_1);
Q1M445_clock_0 = GLOBAL(MB1__clk0);
Q1M445_clock_1 = GLOBAL(A1L6);
Q1M445_clock_enable_0 = !G1L1563;
Q1M445_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M445_PORT_B_data_out = MEMORY(Q1M445_PORT_A_data_in_reg, Q1M445_PORT_B_data_in_reg, Q1M445_PORT_A_address_reg, Q1M445_PORT_B_address_reg, Q1M445_PORT_A_write_enable_reg, Q1M445_PORT_B_write_enable_reg, , , Q1M445_clock_0, Q1M445_clock_1, Q1M445_clock_enable_0, Q1M445_clock_enable_1, , );
Q1M445 = Q1M445_PORT_B_data_out[0];


--Q1_ram_block3a2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2 at M4K_X19_Y17
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a2_PORT_A_data_in = G1_ACC[2];
Q1_ram_block3a2_PORT_A_data_in_reg = DFFE(Q1_ram_block3a2_PORT_A_data_in, Q1_ram_block3a2_clock_0, , , Q1_ram_block3a2_clock_enable_0);
Q1_ram_block3a2_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1_ram_block3a2_PORT_B_data_in_reg = DFFE(Q1_ram_block3a2_PORT_B_data_in, Q1_ram_block3a2_clock_1, , , Q1_ram_block3a2_clock_enable_1);
Q1_ram_block3a2_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a2_PORT_A_address_reg = DFFE(Q1_ram_block3a2_PORT_A_address, Q1_ram_block3a2_clock_0, , , Q1_ram_block3a2_clock_enable_0);
Q1_ram_block3a2_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a2_PORT_B_address_reg = DFFE(Q1_ram_block3a2_PORT_B_address, Q1_ram_block3a2_clock_1, , , Q1_ram_block3a2_clock_enable_1);
Q1_ram_block3a2_PORT_A_write_enable = GND;
Q1_ram_block3a2_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a2_PORT_A_write_enable, Q1_ram_block3a2_clock_0, , , Q1_ram_block3a2_clock_enable_0);
Q1_ram_block3a2_PORT_B_write_enable = S2L1;
Q1_ram_block3a2_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a2_PORT_B_write_enable, Q1_ram_block3a2_clock_1, , , Q1_ram_block3a2_clock_enable_1);
Q1_ram_block3a2_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a2_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a2_clock_enable_0 = G1L1563;
Q1_ram_block3a2_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a2_PORT_A_data_out = MEMORY(Q1_ram_block3a2_PORT_A_data_in_reg, Q1_ram_block3a2_PORT_B_data_in_reg, Q1_ram_block3a2_PORT_A_address_reg, Q1_ram_block3a2_PORT_B_address_reg, Q1_ram_block3a2_PORT_A_write_enable_reg, Q1_ram_block3a2_PORT_B_write_enable_reg, , , Q1_ram_block3a2_clock_0, Q1_ram_block3a2_clock_1, Q1_ram_block3a2_clock_enable_0, Q1_ram_block3a2_clock_enable_1, , );
Q1_ram_block3a2 = Q1_ram_block3a2_PORT_A_data_out[0];

--Q1M125 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~PORTBDATAOUT0 at M4K_X19_Y17
Q1M125_PORT_A_data_in = G1_ACC[2];
Q1M125_PORT_A_data_in_reg = DFFE(Q1M125_PORT_A_data_in, Q1M125_clock_0, , , Q1M125_clock_enable_0);
Q1M125_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1M125_PORT_B_data_in_reg = DFFE(Q1M125_PORT_B_data_in, Q1M125_clock_1, , , Q1M125_clock_enable_1);
Q1M125_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M125_PORT_A_address_reg = DFFE(Q1M125_PORT_A_address, Q1M125_clock_0, , , Q1M125_clock_enable_0);
Q1M125_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M125_PORT_B_address_reg = DFFE(Q1M125_PORT_B_address, Q1M125_clock_1, , , Q1M125_clock_enable_1);
Q1M125_PORT_A_write_enable = GND;
Q1M125_PORT_A_write_enable_reg = DFFE(Q1M125_PORT_A_write_enable, Q1M125_clock_0, , , Q1M125_clock_enable_0);
Q1M125_PORT_B_write_enable = S2L1;
Q1M125_PORT_B_write_enable_reg = DFFE(Q1M125_PORT_B_write_enable, Q1M125_clock_1, , , Q1M125_clock_enable_1);
Q1M125_clock_0 = GLOBAL(MB1__clk0);
Q1M125_clock_1 = GLOBAL(A1L6);
Q1M125_clock_enable_0 = G1L1563;
Q1M125_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M125_PORT_B_data_out = MEMORY(Q1M125_PORT_A_data_in_reg, Q1M125_PORT_B_data_in_reg, Q1M125_PORT_A_address_reg, Q1M125_PORT_B_address_reg, Q1M125_PORT_A_write_enable_reg, Q1M125_PORT_B_write_enable_reg, , , Q1M125_clock_0, Q1M125_clock_1, Q1M125_clock_enable_0, Q1M125_clock_enable_1, , );
Q1M125 = Q1M125_PORT_B_data_out[0];


--B1L94 is T8052:inst|ROM_Data[2]~2755 at LC_X23_Y11_N0
--operation mode is normal

B1L94 = Q1_address_reg_a[0] & Q1_ram_block3a10 # !Q1_address_reg_a[0] & (Q1_ram_block3a2);


--B1L95 is T8052:inst|ROM_Data[2]~2756 at LC_X23_Y11_N5
--operation mode is normal

B1L95 = B1L57 & W1_q_a[2] & (!B1L58) # !B1L57 & (B1L94 & B1L58);


--B1L96 is T8052:inst|ROM_Data[2]~2757 at LC_X25_Y14_N3
--operation mode is normal

B1L96 = B1_rom_data_reg[2] & (B1L57 $ !B1L58);


--B1L108 is T8052:inst|ROM_Data[5]~2758 at LC_X24_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[5]_qfbk = B1_rom_data_reg[5];
B1L108 = B1_rom_data_reg[5]_qfbk & (B1L57 $ !B1L58);

--B1_rom_data_reg[5] is T8052:inst|rom_data_reg[5] at LC_X24_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[5] = DFFEAS(B1L108, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L109, , , VCC);


--W1_q_a[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[6] at M4K_X19_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[6]_PORT_A_data_in = G1_ACC[6];
W1_q_a[6]_PORT_A_data_in_reg = DFFE(W1_q_a[6]_PORT_A_data_in, W1_q_a[6]_clock_0, , , );
W1_q_a[6]_PORT_B_data_in = R2_ram_rom_data_reg[6];
W1_q_a[6]_PORT_B_data_in_reg = DFFE(W1_q_a[6]_PORT_B_data_in, W1_q_a[6]_clock_1, , , );
W1_q_a[6]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[6]_PORT_A_address_reg = DFFE(W1_q_a[6]_PORT_A_address, W1_q_a[6]_clock_0, , , );
W1_q_a[6]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[6]_PORT_B_address_reg = DFFE(W1_q_a[6]_PORT_B_address, W1_q_a[6]_clock_1, , , );
W1_q_a[6]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[6]_PORT_A_write_enable_reg = DFFE(W1_q_a[6]_PORT_A_write_enable, W1_q_a[6]_clock_0, , , );
W1_q_a[6]_PORT_B_write_enable = R2L2;
W1_q_a[6]_PORT_B_write_enable_reg = DFFE(W1_q_a[6]_PORT_B_write_enable, W1_q_a[6]_clock_1, , , );
W1_q_a[6]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[6]_clock_1 = GLOBAL(A1L6);
W1_q_a[6]_PORT_A_data_out = MEMORY(W1_q_a[6]_PORT_A_data_in_reg, W1_q_a[6]_PORT_B_data_in_reg, W1_q_a[6]_PORT_A_address_reg, W1_q_a[6]_PORT_B_address_reg, W1_q_a[6]_PORT_A_write_enable_reg, W1_q_a[6]_PORT_B_write_enable_reg, , , W1_q_a[6]_clock_0, W1_q_a[6]_clock_1, , , , );
W1_q_a[6] = W1_q_a[6]_PORT_A_data_out[0];

--W1_q_b[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[6] at M4K_X19_Y7
W1_q_b[6]_PORT_A_data_in = G1_ACC[6];
W1_q_b[6]_PORT_A_data_in_reg = DFFE(W1_q_b[6]_PORT_A_data_in, W1_q_b[6]_clock_0, , , );
W1_q_b[6]_PORT_B_data_in = R2_ram_rom_data_reg[6];
W1_q_b[6]_PORT_B_data_in_reg = DFFE(W1_q_b[6]_PORT_B_data_in, W1_q_b[6]_clock_1, , , );
W1_q_b[6]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[6]_PORT_A_address_reg = DFFE(W1_q_b[6]_PORT_A_address, W1_q_b[6]_clock_0, , , );
W1_q_b[6]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[6]_PORT_B_address_reg = DFFE(W1_q_b[6]_PORT_B_address, W1_q_b[6]_clock_1, , , );
W1_q_b[6]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[6]_PORT_A_write_enable_reg = DFFE(W1_q_b[6]_PORT_A_write_enable, W1_q_b[6]_clock_0, , , );
W1_q_b[6]_PORT_B_write_enable = R2L2;
W1_q_b[6]_PORT_B_write_enable_reg = DFFE(W1_q_b[6]_PORT_B_write_enable, W1_q_b[6]_clock_1, , , );
W1_q_b[6]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[6]_clock_1 = GLOBAL(A1L6);
W1_q_b[6]_PORT_B_data_out = MEMORY(W1_q_b[6]_PORT_A_data_in_reg, W1_q_b[6]_PORT_B_data_in_reg, W1_q_b[6]_PORT_A_address_reg, W1_q_b[6]_PORT_B_address_reg, W1_q_b[6]_PORT_A_write_enable_reg, W1_q_b[6]_PORT_B_write_enable_reg, , , W1_q_b[6]_clock_0, W1_q_b[6]_clock_1, , , , );
W1_q_b[6] = W1_q_b[6]_PORT_B_data_out[0];


--Q1_ram_block3a14 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14 at M4K_X19_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a14_PORT_A_data_in = G1_ACC[6];
Q1_ram_block3a14_PORT_A_data_in_reg = DFFE(Q1_ram_block3a14_PORT_A_data_in, Q1_ram_block3a14_clock_0, , , Q1_ram_block3a14_clock_enable_0);
Q1_ram_block3a14_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1_ram_block3a14_PORT_B_data_in_reg = DFFE(Q1_ram_block3a14_PORT_B_data_in, Q1_ram_block3a14_clock_1, , , Q1_ram_block3a14_clock_enable_1);
Q1_ram_block3a14_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a14_PORT_A_address_reg = DFFE(Q1_ram_block3a14_PORT_A_address, Q1_ram_block3a14_clock_0, , , Q1_ram_block3a14_clock_enable_0);
Q1_ram_block3a14_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a14_PORT_B_address_reg = DFFE(Q1_ram_block3a14_PORT_B_address, Q1_ram_block3a14_clock_1, , , Q1_ram_block3a14_clock_enable_1);
Q1_ram_block3a14_PORT_A_write_enable = GND;
Q1_ram_block3a14_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a14_PORT_A_write_enable, Q1_ram_block3a14_clock_0, , , Q1_ram_block3a14_clock_enable_0);
Q1_ram_block3a14_PORT_B_write_enable = S2L2;
Q1_ram_block3a14_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a14_PORT_B_write_enable, Q1_ram_block3a14_clock_1, , , Q1_ram_block3a14_clock_enable_1);
Q1_ram_block3a14_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a14_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a14_clock_enable_0 = !G1L1563;
Q1_ram_block3a14_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a14_PORT_A_data_out = MEMORY(Q1_ram_block3a14_PORT_A_data_in_reg, Q1_ram_block3a14_PORT_B_data_in_reg, Q1_ram_block3a14_PORT_A_address_reg, Q1_ram_block3a14_PORT_B_address_reg, Q1_ram_block3a14_PORT_A_write_enable_reg, Q1_ram_block3a14_PORT_B_write_enable_reg, , , Q1_ram_block3a14_clock_0, Q1_ram_block3a14_clock_1, Q1_ram_block3a14_clock_enable_0, Q1_ram_block3a14_clock_enable_1, , );
Q1_ram_block3a14 = Q1_ram_block3a14_PORT_A_data_out[0];

--Q1M605 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~PORTBDATAOUT0 at M4K_X19_Y11
Q1M605_PORT_A_data_in = G1_ACC[6];
Q1M605_PORT_A_data_in_reg = DFFE(Q1M605_PORT_A_data_in, Q1M605_clock_0, , , Q1M605_clock_enable_0);
Q1M605_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1M605_PORT_B_data_in_reg = DFFE(Q1M605_PORT_B_data_in, Q1M605_clock_1, , , Q1M605_clock_enable_1);
Q1M605_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M605_PORT_A_address_reg = DFFE(Q1M605_PORT_A_address, Q1M605_clock_0, , , Q1M605_clock_enable_0);
Q1M605_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M605_PORT_B_address_reg = DFFE(Q1M605_PORT_B_address, Q1M605_clock_1, , , Q1M605_clock_enable_1);
Q1M605_PORT_A_write_enable = GND;
Q1M605_PORT_A_write_enable_reg = DFFE(Q1M605_PORT_A_write_enable, Q1M605_clock_0, , , Q1M605_clock_enable_0);
Q1M605_PORT_B_write_enable = S2L2;
Q1M605_PORT_B_write_enable_reg = DFFE(Q1M605_PORT_B_write_enable, Q1M605_clock_1, , , Q1M605_clock_enable_1);
Q1M605_clock_0 = GLOBAL(MB1__clk0);
Q1M605_clock_1 = GLOBAL(A1L6);
Q1M605_clock_enable_0 = !G1L1563;
Q1M605_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M605_PORT_B_data_out = MEMORY(Q1M605_PORT_A_data_in_reg, Q1M605_PORT_B_data_in_reg, Q1M605_PORT_A_address_reg, Q1M605_PORT_B_address_reg, Q1M605_PORT_A_write_enable_reg, Q1M605_PORT_B_write_enable_reg, , , Q1M605_clock_0, Q1M605_clock_1, Q1M605_clock_enable_0, Q1M605_clock_enable_1, , );
Q1M605 = Q1M605_PORT_B_data_out[0];


--Q1_ram_block3a6 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a6 at M4K_X33_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a6_PORT_A_data_in = G1_ACC[6];
Q1_ram_block3a6_PORT_A_data_in_reg = DFFE(Q1_ram_block3a6_PORT_A_data_in, Q1_ram_block3a6_clock_0, , , Q1_ram_block3a6_clock_enable_0);
Q1_ram_block3a6_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1_ram_block3a6_PORT_B_data_in_reg = DFFE(Q1_ram_block3a6_PORT_B_data_in, Q1_ram_block3a6_clock_1, , , Q1_ram_block3a6_clock_enable_1);
Q1_ram_block3a6_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a6_PORT_A_address_reg = DFFE(Q1_ram_block3a6_PORT_A_address, Q1_ram_block3a6_clock_0, , , Q1_ram_block3a6_clock_enable_0);
Q1_ram_block3a6_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a6_PORT_B_address_reg = DFFE(Q1_ram_block3a6_PORT_B_address, Q1_ram_block3a6_clock_1, , , Q1_ram_block3a6_clock_enable_1);
Q1_ram_block3a6_PORT_A_write_enable = GND;
Q1_ram_block3a6_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a6_PORT_A_write_enable, Q1_ram_block3a6_clock_0, , , Q1_ram_block3a6_clock_enable_0);
Q1_ram_block3a6_PORT_B_write_enable = S2L1;
Q1_ram_block3a6_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a6_PORT_B_write_enable, Q1_ram_block3a6_clock_1, , , Q1_ram_block3a6_clock_enable_1);
Q1_ram_block3a6_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a6_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a6_clock_enable_0 = G1L1563;
Q1_ram_block3a6_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a6_PORT_A_data_out = MEMORY(Q1_ram_block3a6_PORT_A_data_in_reg, Q1_ram_block3a6_PORT_B_data_in_reg, Q1_ram_block3a6_PORT_A_address_reg, Q1_ram_block3a6_PORT_B_address_reg, Q1_ram_block3a6_PORT_A_write_enable_reg, Q1_ram_block3a6_PORT_B_write_enable_reg, , , Q1_ram_block3a6_clock_0, Q1_ram_block3a6_clock_1, Q1_ram_block3a6_clock_enable_0, Q1_ram_block3a6_clock_enable_1, , );
Q1_ram_block3a6 = Q1_ram_block3a6_PORT_A_data_out[0];

--Q1M285 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a6~PORTBDATAOUT0 at M4K_X33_Y11
Q1M285_PORT_A_data_in = G1_ACC[6];
Q1M285_PORT_A_data_in_reg = DFFE(Q1M285_PORT_A_data_in, Q1M285_clock_0, , , Q1M285_clock_enable_0);
Q1M285_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1M285_PORT_B_data_in_reg = DFFE(Q1M285_PORT_B_data_in, Q1M285_clock_1, , , Q1M285_clock_enable_1);
Q1M285_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M285_PORT_A_address_reg = DFFE(Q1M285_PORT_A_address, Q1M285_clock_0, , , Q1M285_clock_enable_0);
Q1M285_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M285_PORT_B_address_reg = DFFE(Q1M285_PORT_B_address, Q1M285_clock_1, , , Q1M285_clock_enable_1);
Q1M285_PORT_A_write_enable = GND;
Q1M285_PORT_A_write_enable_reg = DFFE(Q1M285_PORT_A_write_enable, Q1M285_clock_0, , , Q1M285_clock_enable_0);
Q1M285_PORT_B_write_enable = S2L1;
Q1M285_PORT_B_write_enable_reg = DFFE(Q1M285_PORT_B_write_enable, Q1M285_clock_1, , , Q1M285_clock_enable_1);
Q1M285_clock_0 = GLOBAL(MB1__clk0);
Q1M285_clock_1 = GLOBAL(A1L6);
Q1M285_clock_enable_0 = G1L1563;
Q1M285_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M285_PORT_B_data_out = MEMORY(Q1M285_PORT_A_data_in_reg, Q1M285_PORT_B_data_in_reg, Q1M285_PORT_A_address_reg, Q1M285_PORT_B_address_reg, Q1M285_PORT_A_write_enable_reg, Q1M285_PORT_B_write_enable_reg, , , Q1M285_clock_0, Q1M285_clock_1, Q1M285_clock_enable_0, Q1M285_clock_enable_1, , );
Q1M285 = Q1M285_PORT_B_data_out[0];


--B1L110 is T8052:inst|ROM_Data[6]~2759 at LC_X23_Y11_N9
--operation mode is normal

B1L110 = Q1_address_reg_a[0] & (Q1_ram_block3a14) # !Q1_address_reg_a[0] & Q1_ram_block3a6;


--B1L111 is T8052:inst|ROM_Data[6]~2760 at LC_X23_Y11_N4
--operation mode is normal

B1L111 = B1L57 & (W1_q_a[6] & !B1L58) # !B1L57 & B1L110 & (B1L58);


--B1L112 is T8052:inst|ROM_Data[6]~2761 at LC_X24_Y10_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[6]_qfbk = B1_rom_data_reg[6];
B1L112 = B1_rom_data_reg[6]_qfbk & (B1L57 $ !B1L58);

--B1_rom_data_reg[6] is T8052:inst|rom_data_reg[6] at LC_X24_Y10_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[6] = DFFEAS(B1L112, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L113, , , VCC);


--G1L1693 is T8052:inst|T51:core51|Stall_pipe~816 at LC_X23_Y11_N3
--operation mode is normal

G1L1693 = B1L112 & (B1L107 # B1L108) # !B1L112 & B1L111 & (B1L107 # B1L108);


--G1L1694 is T8052:inst|T51:core51|Stall_pipe~817 at LC_X23_Y11_N6
--operation mode is normal

G1L1694 = G1L1692 & (B1L97 # B1L117 & G1L1693);


--G1L1725 is T8052:inst|T51:core51|xxx_flag~2 at LC_X25_Y13_N6
--operation mode is normal

G1L1725 = G1L1729 & !G1L897 & (A1L84 # G1L1694);


--Y1L616 is T8052:inst|T51:core51|T51_ALU:alu|process0~2023 at LC_X29_Y20_N7
--operation mode is normal

Y1L616 = G1_Inst[3] # G1_Inst[2] & G1_Inst[1];


--G1_RAM_Wr_i is T8052:inst|T51:core51|RAM_Wr_i at LC_X25_Y20_N7
--operation mode is normal

G1_RAM_Wr_i_lut_out = G1L1728 & G1_Inst[7] & A1L85;
G1_RAM_Wr_i = DFFEAS(G1_RAM_Wr_i_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, , , , );


--G1L928 is T8052:inst|T51:core51|iReady~58 at LC_X22_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_rd_flag_r_qfbk = G1_rd_flag_r;
G1L928 = G1_RAM_Wr_i & (!G1_rd_flag_r_qfbk & G1L1405 # !G1_ramrw_r) # !G1_RAM_Wr_i & (!G1_rd_flag_r_qfbk & G1L1405);

--G1_rd_flag_r is T8052:inst|T51:core51|rd_flag_r at LC_X22_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_rd_flag_r = DFFEAS(G1L928, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1405, , , VCC);


--G1L1726 is T8052:inst|T51:core51|xxx_flag~4 at LC_X26_Y9_N4
--operation mode is normal

G1L1726 = G1L1727 & G1L1728 & !G1_Inst[4] & G1_Inst[7];


--G1L929 is T8052:inst|T51:core51|iReady~59 at LC_X22_Y10_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_ramc_r_qfbk = G1_ramc_r;
G1L929 = G1L928 # G1L1726 & !G1_ramc_r_qfbk # !B1L85;

--G1_ramc_r is T8052:inst|T51:core51|ramc_r at LC_X22_Y10_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_ramc_r = DFFEAS(G1L929, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1399, , , VCC);


--A1L88 is rtl~5375 at LC_X26_Y20_N8
--operation mode is normal

A1L88 = G1_Inst[1] & !G1_Inst[0];


--G1L951 is T8052:inst|T51:core51|MCode[1]~3830 at LC_X26_Y20_N9
--operation mode is normal

G1L951 = A1L88 & (G1_Inst[6] $ G1_Inst[7] # !G1_Inst[5]);


--G1L952 is T8052:inst|T51:core51|MCode[1]~3831 at LC_X26_Y20_N4
--operation mode is normal

G1L952 = G1_Inst[5] & !G1_Inst[4] & !G1_Inst[7] & G1_Inst[6] # !G1_Inst[5] & (G1_Inst[7] $ G1_Inst[6]);


--G1L953 is T8052:inst|T51:core51|MCode[1]~3832 at LC_X26_Y20_N6
--operation mode is normal

G1L953 = !G1_Inst[2] & (G1L951 # G1_Inst[0] & G1L952);


--G1L954 is T8052:inst|T51:core51|MCode[1]~3833 at LC_X26_Y20_N1
--operation mode is normal

G1L954 = G1_Inst[4] & G1_Inst[5] & (G1_Inst[7] $ G1_Inst[6]) # !G1_Inst[4] & (G1_Inst[7] & !G1_Inst[6]);


--G1L955 is T8052:inst|T51:core51|MCode[1]~3834 at LC_X26_Y20_N2
--operation mode is normal

G1L955 = G1_Inst[2] & G1_Inst[1] & G1L954;


--G1L956 is T8052:inst|T51:core51|MCode[1]~3835 at LC_X27_Y20_N1
--operation mode is normal

G1L956 = G1_Inst[6] & (!G1_Inst[7]) # !G1_Inst[6] & (G1_Inst[7] & (G1_Inst[4]) # !G1_Inst[7] & G1_Inst[5]);


--G1L957 is T8052:inst|T51:core51|MCode[1]~3836 at LC_X27_Y20_N3
--operation mode is normal

G1L957 = G1_Inst[5] & (!G1_Inst[6] & G1_Inst[7]) # !G1_Inst[5] & (G1_Inst[7] # G1_Inst[4] & !G1_Inst[6]);


--G1L958 is T8052:inst|T51:core51|MCode[1]~3837 at LC_X26_Y20_N7
--operation mode is normal

G1L958 = G1_Inst[2] & (A1L80 # !G1_Inst[0]);


--G1L959 is T8052:inst|T51:core51|MCode[1]~3838 at LC_X26_Y20_N5
--operation mode is normal

G1L959 = G1L956 & (!G1L957 # !G1L958 # !G1_Inst[0]) # !G1L956 & !G1L958 & (G1_Inst[0] # G1L957);


--G1L960 is T8052:inst|T51:core51|MCode[1]~3839 at LC_X26_Y20_N3
--operation mode is normal

G1L960 = G1L953 # G1L955 # G1L959 & !G1_Inst[1];


--G1L961 is T8052:inst|T51:core51|MCode[1]~3840 at LC_X28_Y19_N5
--operation mode is normal

G1L961 = G1_Inst[6] & G1_Inst[4] & (G1_Inst[5] $ G1_Inst[7]) # !G1_Inst[6] & G1_Inst[7] & (G1_Inst[5] # !G1_Inst[4]);


--G1L661 is T8052:inst|T51:core51|Equal~1498 at LC_X26_Y20_N0
--operation mode is normal

G1L661 = G1_FCycle[1] $ (G1_Inst[3] & G1L961 # !G1_Inst[3] & (G1L960));


--G1L936 is T8052:inst|T51:core51|Last~65 at LC_X23_Y13_N4
--operation mode is normal

G1L936 = !G1L661 & !G1L929 & G1L935 & !G1L1725;


--G1L1008 is T8052:inst|T51:core51|next_Mem_Wr~0 at LC_X23_Y13_N5
--operation mode is normal

G1L1008 = G1L984 & (G1L1321 # G1L936);


--G1L1631 is T8052:inst|T51:core51|SFR_Wr_i~39 at LC_X26_Y11_N3
--operation mode is normal

G1L1631 = G1L826 & (G1L1691 & G1L1008);


--G1L1327 is T8052:inst|T51:core51|process12~1482 at LC_X31_Y20_N9
--operation mode is normal

G1L1327 = A1L74 & !G1_Inst[7] & !G1_Inst[5] & G1_Inst[6];


--G1L1328 is T8052:inst|T51:core51|process12~1483 at LC_X28_Y6_N8
--operation mode is normal

G1L1328 = G1_Inst[4] $ (Y1_Do_I_INC & (Y1L105) # !Y1_Do_I_INC & Y1L534);


--Y1_Do_B_C_BA is T8052:inst|T51:core51|T51_ALU:alu|Do_B_C_BA at LC_X27_Y20_N9
--operation mode is normal

Y1_Do_B_C_BA_lut_out = G1L1293 & (Y1L625 # A1L82 & G1_Inst[1]);
Y1_Do_B_C_BA = DFFEAS(Y1_Do_B_C_BA_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_B_C_Dir is T8052:inst|T51:core51|T51_ALU:alu|Do_B_C_Dir at LC_X28_Y19_N2
--operation mode is normal

Y1_Do_B_C_Dir_lut_out = A1L72 & (G1_Inst[0] & Y1L617);
Y1_Do_B_C_Dir = DFFEAS(Y1_Do_B_C_Dir_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L462 is T8052:inst|T51:core51|T51_ALU:alu|CY_Wr~72 at LC_X32_Y19_N4
--operation mode is normal

Y1L462 = Y1_Do_B_C_BA # Y1_Do_B_C_Dir;


--Y1_Do_A_DA is T8052:inst|T51:core51|T51_ALU:alu|Do_A_DA at LC_X32_Y17_N7
--operation mode is normal

Y1_Do_A_DA_lut_out = A1L75 & A1L125;
Y1_Do_A_DA = DFFEAS(Y1_Do_A_DA_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_SUBB is T8052:inst|T51:core51|T51_ALU:alu|Do_A_SUBB at LC_X30_Y19_N8
--operation mode is normal

Y1_Do_A_SUBB_lut_out = A1L128 & (A1L142 & A1L141 # !G1L1727) # !A1L128 & A1L142 & (A1L141);
Y1_Do_A_SUBB = DFFEAS(Y1_Do_A_SUBB_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_ADD is T8052:inst|T51:core51|T51_ALU:alu|Do_A_ADD at LC_X32_Y17_N3
--operation mode is normal

Y1_Do_A_ADD_lut_out = G1_Inst[5] & !G1L1727 & !G1_Inst[7] & !G1_Inst[6];
Y1_Do_A_ADD = DFFEAS(Y1_Do_A_ADD_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L79 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20594 at LC_X32_Y17_N5
--operation mode is normal

Y1L79 = !Y1_Do_A_DA & !Y1_Do_A_SUBB & (!Y1_Do_A_ADD);


--Y1_Do_I_CJNE is T8052:inst|T51:core51|T51_ALU:alu|Do_I_CJNE at LC_X29_Y20_N2
--operation mode is normal

Y1_Do_I_CJNE_lut_out = A1L141 & (G1_Inst[3] # G1_Inst[2] & G1_Inst[1]);
Y1_Do_I_CJNE = DFFEAS(Y1_Do_I_CJNE_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_RRC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RRC at LC_X29_Y20_N0
--operation mode is normal

Y1_Do_A_RRC_lut_out = A1L78 & G1_Inst[0] & !G1_Inst[6] & A1L79;
Y1_Do_A_RRC = DFFEAS(Y1_Do_A_RRC_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_RLC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RLC at LC_X26_Y9_N6
--operation mode is normal

Y1_Do_A_RLC_lut_out = A1L79 & A1L143 & G1_Inst[0] & !G1_Inst[6];
Y1_Do_A_RLC = DFFEAS(Y1_Do_A_RLC_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1L1009 is T8052:inst|T51:core51|Next_PSW7~435 at LC_X32_Y16_N5
--operation mode is normal

G1L1009 = !Y1_Do_I_CJNE & !Y1_Do_A_RRC & (!Y1_Do_A_RLC);


--G1L1010 is T8052:inst|T51:core51|Next_PSW7~436 at LC_X25_Y18_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_A_DIV_qfbk = Y1_Do_A_DIV;
G1L1010 = G1L1009 & !Y1_Do_A_MUL & !Y1_Do_A_DIV_qfbk & Y1L79;

--Y1_Do_A_DIV is T8052:inst|T51:core51|T51_ALU:alu|Do_A_DIV at LC_X25_Y18_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_A_DIV = DFFEAS(G1L1010, GLOBAL(MB1__clk0), VCC, , , A1L30, , , VCC);


--G1L1329 is T8052:inst|T51:core51|process12~1484 at LC_X32_Y19_N5
--operation mode is normal

G1L1329 = Y1_Last_r & (Y1L462 # !G1L1010) # !G1_PSW[7];


--Y1L107 is T8052:inst|T51:core51|T51_ALU:alu|add~7782 at LC_X29_Y11_N8
--operation mode is normal

Y1L107_carry_eqn = (!Y1L296 & Y1L281) # (Y1L296 & Y1L282);
Y1L107 = Y1L107_carry_eqn;


--G1_ACC[0] is T8052:inst|T51:core51|ACC[0] at LC_X24_Y13_N9
--operation mode is normal

G1_ACC[0]_lut_out = A1L35 & B1L89 # !A1L35 & (G1L17);
G1_ACC[0] = DFFEAS(G1_ACC[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L17, , , G1L1324);


--G1L1011 is T8052:inst|T51:core51|Next_PSW7~437 at LC_X32_Y16_N6
--operation mode is normal

G1L1011 = Y1_Do_A_RRC & (G1_ACC[0]) # !Y1_Do_A_RRC & G1_ACC[7] & (Y1_Do_A_RLC);


--Y1L108 is T8052:inst|T51:core51|T51_ALU:alu|add~7787 at LC_X35_Y14_N7
--operation mode is normal

Y1L108_carry_eqn = (!Y1L240 & Y1L275) # (Y1L240 & Y1L276);
Y1L108 = Y1L108_carry_eqn;


--G1L1012 is T8052:inst|T51:core51|Next_PSW7~438 at LC_X32_Y16_N7
--operation mode is normal

G1L1012 = Y1_Do_A_DA & (G1_PSW[7] # Y1L108) # !Y1_Do_A_DA & (G1L1011);


--G1L1013 is T8052:inst|T51:core51|Next_PSW7~439 at LC_X29_Y11_N9
--operation mode is normal

G1L1013 = Y1_Last_r & (Y1_Do_I_CJNE & (Y1L107) # !Y1_Do_I_CJNE & G1L1012);


--Y1L463 is T8052:inst|T51:core51|T51_ALU:alu|CY_Wr~73 at LC_X25_Y18_N8
--operation mode is normal

Y1L463 = Y1_Last_r & (Y1_Do_B_C_BA # Y1_Do_B_C_Dir # !G1L1010);


--Y1L448 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~890 at LC_X32_Y19_N7
--operation mode is normal

Y1L448 = Y1_MOV_Op[1] & (Y1_Do_B_C_BA);


--G1_Bit_Pattern[1] is T8052:inst|T51:core51|Bit_Pattern[1] at LC_X35_Y11_N5
--operation mode is normal

G1_Bit_Pattern[1]_lut_out = G1L1682 & !B1L97;
G1_Bit_Pattern[1] = DFFEAS(G1_Bit_Pattern[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--G1_SFR_RData_r[1] is T8052:inst|T51:core51|SFR_RData_r[1] at LC_X18_Y10_N3
--operation mode is normal

G1_SFR_RData_r[1]_lut_out = A1L50 & G1_ACC[1] # !A1L50 & (G1L1593);
G1_SFR_RData_r[1] = DFFEAS(G1_SFR_RData_r[1]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW[1], , , A1L43);


--G1L1043 is T8052:inst|T51:core51|Op_A[1]~655 at LC_X28_Y12_N0
--operation mode is normal

G1L1043 = G1_AMux_SFR & (G1_SFR_RData_r[1]);


--G1L1044 is T8052:inst|T51:core51|Op_A[1]~656 at LC_X28_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[1]_qfbk = X1_wrdata_r[1];
G1L1044 = !G1_AMux_SFR & (X1_wren_mux_a & (X1_wrdata_r[1]_qfbk) # !X1_wren_mux_a & CB1_q_b[1]);

--X1_wrdata_r[1] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1] at LC_X28_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[1] = DFFEAS(G1L1044, GLOBAL(MB1__clk0), VCC, , !inst2, G1L988, , , VCC);


--A1L89 is rtl~5376 at LC_X27_Y11_N6
--operation mode is normal

A1L89 = G1_Bit_Pattern[7] & !G1L1064 & (!G1_Bit_Pattern[1] # !G1L1045) # !G1_Bit_Pattern[7] & (!G1_Bit_Pattern[1] # !G1L1045);


--G1_Bit_Pattern[0] is T8052:inst|T51:core51|Bit_Pattern[0] at LC_X26_Y13_N9
--operation mode is normal

G1_Bit_Pattern[0]_lut_out = !B1L89 & (!B1L97 & !B1L93);
G1_Bit_Pattern[0] = DFFEAS(G1_Bit_Pattern[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--G1_SFR_RData_r[0] is T8052:inst|T51:core51|SFR_RData_r[0] at LC_X16_Y10_N9
--operation mode is normal

G1_SFR_RData_r[0]_lut_out = A1L50 & G1_ACC[0] # !A1L50 & (G1L1599);
G1_SFR_RData_r[0] = DFFEAS(G1_SFR_RData_r[0]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW0, , , A1L43);


--G1L1040 is T8052:inst|T51:core51|Op_A[0]~657 at LC_X26_Y10_N5
--operation mode is normal

G1L1040 = G1_AMux_SFR & (G1_SFR_RData_r[0]);


--G1L1041 is T8052:inst|T51:core51|Op_A[0]~658 at LC_X30_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[0]_qfbk = X1_wrdata_r[0];
G1L1041 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[0]_qfbk # !X1_wren_mux_a & (CB1_q_b[0]));

--X1_wrdata_r[0] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0] at LC_X30_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[0] = DFFEAS(G1L1041, GLOBAL(MB1__clk0), VCC, , !inst2, G1L986, , , VCC);


--G1_Bit_Pattern[5] is T8052:inst|T51:core51|Bit_Pattern[5] at LC_X35_Y11_N4
--operation mode is normal

G1_Bit_Pattern[5]_lut_out = G1L1682 & B1L97;
G1_Bit_Pattern[5] = DFFEAS(G1_Bit_Pattern[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--G1_SFR_RData_r[5] is T8052:inst|T51:core51|SFR_RData_r[5] at LC_X16_Y7_N2
--operation mode is normal

G1_SFR_RData_r[5]_lut_out = A1L50 & G1_ACC[5] # !A1L50 & (G1L1605);
G1_SFR_RData_r[5] = DFFEAS(G1_SFR_RData_r[5]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW[5], , , A1L43);


--G1L1055 is T8052:inst|T51:core51|Op_A[5]~659 at LC_X29_Y12_N2
--operation mode is normal

G1L1055 = G1_AMux_SFR & G1_SFR_RData_r[5];


--G1L1056 is T8052:inst|T51:core51|Op_A[5]~660 at LC_X29_Y12_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[5]_qfbk = X1_wrdata_r[5];
G1L1056 = !G1_AMux_SFR & (X1_wren_mux_a & (X1_wrdata_r[5]_qfbk) # !X1_wren_mux_a & CB1_q_b[5]);

--X1_wrdata_r[5] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5] at LC_X29_Y12_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[5] = DFFEAS(G1L1056, GLOBAL(MB1__clk0), VCC, , !inst2, G1L996, , , VCC);


--A1L90 is rtl~5377 at LC_X29_Y12_N9
--operation mode is normal

A1L90 = G1_Bit_Pattern[5] & !G1L1057 & (!G1L1042 # !G1_Bit_Pattern[0]) # !G1_Bit_Pattern[5] & (!G1L1042 # !G1_Bit_Pattern[0]);


--G1_Bit_Pattern[3] is T8052:inst|T51:core51|Bit_Pattern[3] at LC_X35_Y11_N2
--operation mode is normal

G1_Bit_Pattern[3]_lut_out = G1L625 & !B1L97;
G1_Bit_Pattern[3] = DFFEAS(G1_Bit_Pattern[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--G1_SFR_RData_r[3] is T8052:inst|T51:core51|SFR_RData_r[3] at LC_X16_Y9_N7
--operation mode is normal

G1_SFR_RData_r[3]_lut_out = A1L50 & (G1_ACC[3]) # !A1L50 & G1L1611;
G1_SFR_RData_r[3] = DFFEAS(G1_SFR_RData_r[3]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW[3], , , A1L43);


--G1L1049 is T8052:inst|T51:core51|Op_A[3]~661 at LC_X27_Y12_N2
--operation mode is normal

G1L1049 = G1_SFR_RData_r[3] & (G1_AMux_SFR);


--G1L1050 is T8052:inst|T51:core51|Op_A[3]~662 at LC_X27_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[3]_qfbk = X1_wrdata_r[3];
G1L1050 = !G1_AMux_SFR & (X1_wren_mux_a & (X1_wrdata_r[3]_qfbk) # !X1_wren_mux_a & CB1_q_b[3]);

--X1_wrdata_r[3] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3] at LC_X27_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[3] = DFFEAS(G1L1050, GLOBAL(MB1__clk0), VCC, , !inst2, G1L992, , , VCC);


--G1_Bit_Pattern[4] is T8052:inst|T51:core51|Bit_Pattern[4] at LC_X26_Y13_N8
--operation mode is normal

G1_Bit_Pattern[4]_lut_out = !B1L89 & (B1L97 & !B1L93);
G1_Bit_Pattern[4] = DFFEAS(G1_Bit_Pattern[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--G1_SFR_RData_r[4] is T8052:inst|T51:core51|SFR_RData_r[4] at LC_X17_Y8_N7
--operation mode is normal

G1_SFR_RData_r[4]_lut_out = A1L50 & G1_ACC[4] # !A1L50 & (G1L1617);
G1_SFR_RData_r[4] = DFFEAS(G1_SFR_RData_r[4]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW[4], , , A1L43);


--G1L1052 is T8052:inst|T51:core51|Op_A[4]~663 at LC_X26_Y10_N8
--operation mode is normal

G1L1052 = G1_AMux_SFR & G1_SFR_RData_r[4];


--G1L1053 is T8052:inst|T51:core51|Op_A[4]~664 at LC_X26_Y10_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[4]_qfbk = X1_wrdata_r[4];
G1L1053 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[4]_qfbk # !X1_wren_mux_a & (CB1_q_b[4]));

--X1_wrdata_r[4] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4] at LC_X26_Y10_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[4] = DFFEAS(G1L1053, GLOBAL(MB1__clk0), VCC, , !inst2, G1L994, , , VCC);


--A1L91 is rtl~5378 at LC_X27_Y12_N0
--operation mode is normal

A1L91 = G1_Bit_Pattern[4] & !G1L1054 & (!G1L1051 # !G1_Bit_Pattern[3]) # !G1_Bit_Pattern[4] & (!G1L1051 # !G1_Bit_Pattern[3]);


--G1_Bit_Pattern[6] is T8052:inst|T51:core51|Bit_Pattern[6] at LC_X26_Y13_N1
--operation mode is normal

G1_Bit_Pattern[6]_lut_out = !B1L89 & (B1L97 & B1L93);
G1_Bit_Pattern[6] = DFFEAS(G1_Bit_Pattern[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--G1L1058 is T8052:inst|T51:core51|Op_A[6]~665 at LC_X29_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[6]_qfbk = X1_wrdata_r[6];
G1L1058 = !G1_AMux_SFR & (X1_wren_mux_a & (X1_wrdata_r[6]_qfbk) # !X1_wren_mux_a & CB1_q_b[6]);

--X1_wrdata_r[6] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6] at LC_X29_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[6] = DFFEAS(G1L1058, GLOBAL(MB1__clk0), VCC, , !inst2, G1L998, , , VCC);


--G1_SFR_RData_r[6] is T8052:inst|T51:core51|SFR_RData_r[6] at LC_X17_Y10_N4
--operation mode is normal

G1_SFR_RData_r[6]_lut_out = A1L50 & G1_ACC[6] # !A1L50 & (G1L1623);
G1_SFR_RData_r[6] = DFFEAS(G1_SFR_RData_r[6]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW[6], , , A1L43);


--G1L1059 is T8052:inst|T51:core51|Op_A[6]~666 at LC_X29_Y13_N3
--operation mode is normal

G1L1059 = G1_AMux_SFR & (G1_SFR_RData_r[6]);


--G1_Bit_Pattern[2] is T8052:inst|T51:core51|Bit_Pattern[2] at LC_X26_Y13_N4
--operation mode is normal

G1_Bit_Pattern[2]_lut_out = !B1L97 & G1L626;
G1_Bit_Pattern[2] = DFFEAS(G1_Bit_Pattern[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L29, , , , );


--G1_SFR_RData_r[2] is T8052:inst|T51:core51|SFR_RData_r[2] at LC_X18_Y7_N6
--operation mode is normal

G1_SFR_RData_r[2]_lut_out = A1L50 & G1_ACC[2] # !A1L50 & (G1L1629);
G1_SFR_RData_r[2] = DFFEAS(G1_SFR_RData_r[2]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_PSW[2], , , A1L43);


--G1L1046 is T8052:inst|T51:core51|Op_A[2]~667 at LC_X26_Y10_N0
--operation mode is normal

G1L1046 = G1_AMux_SFR & (G1_SFR_RData_r[2]);


--G1L1047 is T8052:inst|T51:core51|Op_A[2]~668 at LC_X29_Y8_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[2]_qfbk = X1_wrdata_r[2];
G1L1047 = !G1_AMux_SFR & (X1_wren_mux_a & (X1_wrdata_r[2]_qfbk) # !X1_wren_mux_a & CB1_q_b[2]);

--X1_wrdata_r[2] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2] at LC_X29_Y8_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1_wrdata_r[2] = DFFEAS(G1L1047, GLOBAL(MB1__clk0), VCC, , !inst2, G1L990, , , VCC);


--A1L92 is rtl~5379 at LC_X26_Y13_N2
--operation mode is normal

A1L92 = G1_Bit_Pattern[6] & !G1L1060 & (!G1L1048 # !G1_Bit_Pattern[2]) # !G1_Bit_Pattern[6] & (!G1L1048 # !G1_Bit_Pattern[2]);


--A1L93 is rtl~5380 at LC_X27_Y12_N8
--operation mode is normal

A1L93 = A1L90 & A1L92 & A1L89 & A1L91;


--Y1_Do_B_Inv is T8052:inst|T51:core51|T51_ALU:alu|Do_B_Inv at LC_X27_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_B_Inv_qfbk = Y1_Do_B_Inv;
Y1_Do_B_Inv_lut_out = Y1_Do_B_Inv_qfbk & !Y1L436 & (G1L1048 # !G1_Bit_Pattern[2]);
Y1_Do_B_Inv = DFFEAS(Y1_Do_B_Inv_lut_out, GLOBAL(MB1__clk0), VCC, , , A1L86, , , VCC);


--A1L96 is rtl~5383 at LC_X29_Y12_N6
--operation mode is normal

A1L96 = G1_Bit_Pattern[5] & G1L1057 & (G1L1060 # !G1_Bit_Pattern[6]) # !G1_Bit_Pattern[5] & (G1L1060 # !G1_Bit_Pattern[6]);


--A1L97 is rtl~5384 at LC_X28_Y13_N9
--operation mode is normal

A1L97 = G1_Bit_Pattern[4] & G1L1054 & (G1L1064 # !G1_Bit_Pattern[7]) # !G1_Bit_Pattern[4] & (G1L1064 # !G1_Bit_Pattern[7]);


--Y1L450 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~892 at LC_X32_Y19_N3
--operation mode is normal

Y1L450 = Y1_Do_B_Op[0] & (G1_PSW[7] $ Y1_Do_B_Inv) # !Y1_Do_B_Op[0] & G1_PSW[7] & Y1_Do_B_Inv;


--Y1L451 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~893 at LC_X31_Y17_N9
--operation mode is normal

Y1L451 = Y1L453 & (Y1L455 # !A1L93) # !Y1L453 & (!Y1L461 & Y1L455);


--Y1L408 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[7]~688 at LC_X28_Y13_N1
--operation mode is normal

Y1L408 = Y1_Do_A_Imm & G1L1073 # !Y1_Do_A_Imm & (G1L1061 # G1L1062);


--Y1L109 is T8052:inst|T51:core51|T51_ALU:alu|add~7792 at LC_X31_Y12_N4
--operation mode is normal

Y1L109 = !Y1L269;


--G1L1016 is T8052:inst|T51:core51|Next_PSW7~442 at LC_X32_Y17_N9
--operation mode is normal

G1L1016 = !Y1_Do_A_DA & (Y1_Do_A_SUBB # Y1_Do_A_ADD);


--G1L1017 is T8052:inst|T51:core51|Next_PSW7~443 at LC_X31_Y17_N3
--operation mode is normal

G1L1017 = Y1L463 & (G1L1026 # G1L1024 & G1L1018);


--G1L1330 is T8052:inst|T51:core51|process12~1485 at LC_X31_Y17_N8
--operation mode is normal

G1L1330 = G1_Inst[4] $ (G1L1013 # G1L1017 # !G1L1329);


--G1L1331 is T8052:inst|T51:core51|process12~1486 at LC_X31_Y17_N7
--operation mode is normal

G1L1331 = G1L1327 & (G1L1729 & G1L1328 # !G1L1729 & (G1L1330));


--Y1L110 is T8052:inst|T51:core51|T51_ALU:alu|add~7797 at LC_X29_Y8_N6
--operation mode is arithmetic

Y1L110_carry_eqn = (!Y1L117 & Y1L114) # (Y1L117 & Y1L115);
Y1L110 = G1L1060 $ Y1L110_carry_eqn;

--Y1L111 is T8052:inst|T51:core51|T51_ALU:alu|add~7799 at LC_X29_Y8_N6
--operation mode is arithmetic

Y1L111_cout_0 = G1L1060 # !Y1L114;
Y1L111 = CARRY(Y1L111_cout_0);

--Y1L112 is T8052:inst|T51:core51|T51_ALU:alu|add~7799COUT1_8265 at LC_X29_Y8_N6
--operation mode is arithmetic

Y1L112_cout_1 = G1L1060 # !Y1L115;
Y1L112 = CARRY(Y1L112_cout_1);


--Y1L113 is T8052:inst|T51:core51|T51_ALU:alu|add~7802 at LC_X29_Y8_N5
--operation mode is arithmetic

Y1L113_carry_eqn = (!Y1L117 & GND) # (Y1L117 & VCC);
Y1L113 = G1L1057 $ (!Y1L113_carry_eqn);

--Y1L114 is T8052:inst|T51:core51|T51_ALU:alu|add~7804 at LC_X29_Y8_N5
--operation mode is arithmetic

Y1L114_cout_0 = !G1L1057 & (!Y1L117);
Y1L114 = CARRY(Y1L114_cout_0);

--Y1L115 is T8052:inst|T51:core51|T51_ALU:alu|add~7804COUT1_8263 at LC_X29_Y8_N5
--operation mode is arithmetic

Y1L115_cout_1 = !G1L1057 & (!Y1L117);
Y1L115 = CARRY(Y1L115_cout_1);


--Y1L116 is T8052:inst|T51:core51|T51_ALU:alu|add~7807 at LC_X29_Y8_N4
--operation mode is arithmetic

Y1L116 = G1L1054 $ Y1L121;

--Y1L117 is T8052:inst|T51:core51|T51_ALU:alu|add~7809 at LC_X29_Y8_N4
--operation mode is arithmetic

Y1L117 = Y1L118;


--A1L98 is rtl~5385 at LC_X30_Y9_N3
--operation mode is normal

A1L98 = !Y1L113 & !Y1L106 & !Y1L110 & !Y1L116;


--Y1L120 is T8052:inst|T51:core51|T51_ALU:alu|add~7812 at LC_X29_Y8_N3
--operation mode is arithmetic

Y1L120 = G1L1051 $ !Y1L124;

--Y1L121 is T8052:inst|T51:core51|T51_ALU:alu|add~7814 at LC_X29_Y8_N3
--operation mode is arithmetic

Y1L121_cout_0 = !G1L1051 & !Y1L124;
Y1L121 = CARRY(Y1L121_cout_0);

--Y1L122 is T8052:inst|T51:core51|T51_ALU:alu|add~7814COUT1_8261 at LC_X29_Y8_N3
--operation mode is arithmetic

Y1L122_cout_1 = !G1L1051 & !Y1L125;
Y1L122 = CARRY(Y1L122_cout_1);


--Y1L123 is T8052:inst|T51:core51|T51_ALU:alu|add~7817 at LC_X29_Y8_N2
--operation mode is arithmetic

Y1L123 = G1L1048 $ Y1L127;

--Y1L124 is T8052:inst|T51:core51|T51_ALU:alu|add~7819 at LC_X29_Y8_N2
--operation mode is arithmetic

Y1L124_cout_0 = G1L1048 # !Y1L127;
Y1L124 = CARRY(Y1L124_cout_0);

--Y1L125 is T8052:inst|T51:core51|T51_ALU:alu|add~7819COUT1_8260 at LC_X29_Y8_N2
--operation mode is arithmetic

Y1L125_cout_1 = G1L1048 # !Y1L128;
Y1L125 = CARRY(Y1L125_cout_1);


--Y1L126 is T8052:inst|T51:core51|T51_ALU:alu|add~7822 at LC_X29_Y8_N1
--operation mode is arithmetic

Y1L126 = G1L1045 $ !Y1L322;

--Y1L127 is T8052:inst|T51:core51|T51_ALU:alu|add~7824 at LC_X29_Y8_N1
--operation mode is arithmetic

Y1L127_cout_0 = !G1L1045 & !Y1L322;
Y1L127 = CARRY(Y1L127_cout_0);

--Y1L128 is T8052:inst|T51:core51|T51_ALU:alu|add~7824COUT1_8258 at LC_X29_Y8_N1
--operation mode is arithmetic

Y1L128_cout_1 = !G1L1045 & !Y1L323;
Y1L128 = CARRY(Y1L128_cout_1);


--A1L99 is rtl~5386 at LC_X30_Y9_N5
--operation mode is normal

A1L99 = !Y1L126 & !Y1L123 & !Y1L120;


--G1L1332 is T8052:inst|T51:core51|process12~1487 at LC_X30_Y9_N0
--operation mode is normal

G1L1332 = G1L1042 & A1L98 & (A1L99);


--G1L1333 is T8052:inst|T51:core51|process12~1488 at LC_X30_Y9_N2
--operation mode is normal

G1L1333 = A1L76 & (G1_Inst[4] & (G1_Inst[6]) # !G1_Inst[4] & A1L74 & !G1_Inst[6]);


--A1L100 is rtl~5387 at LC_X32_Y10_N5
--operation mode is normal

A1L100 = G1_Inst[6] & G1_Inst[5];


--G1_ACC[6] is T8052:inst|T51:core51|ACC[6] at LC_X18_Y12_N1
--operation mode is normal

G1_ACC[6]_lut_out = A1L35 & B1L113 # !A1L35 & (G1L20);
G1_ACC[6] = DFFEAS(G1_ACC[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L20, , , G1L1324);


--G1_ACC[5] is T8052:inst|T51:core51|ACC[5] at LC_X18_Y12_N2
--operation mode is normal

G1_ACC[5]_lut_out = A1L35 & B1L109 # !A1L35 & (G1L23);
G1_ACC[5] = DFFEAS(G1_ACC[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L23, , , G1L1324);


--A1L101 is rtl~5388 at LC_X18_Y12_N6
--operation mode is normal

A1L101 = !G1_ACC[5] & !G1_ACC[6];


--G1_ACC[3] is T8052:inst|T51:core51|ACC[3] at LC_X23_Y10_N5
--operation mode is normal

G1_ACC[3]_lut_out = A1L35 & B1L101 # !A1L35 & (G1L26);
G1_ACC[3] = DFFEAS(G1_ACC[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L26, , , G1L1324);


--G1_ACC[4] is T8052:inst|T51:core51|ACC[4] at LC_X18_Y12_N5
--operation mode is normal

G1_ACC[4]_lut_out = A1L35 & (B1L104) # !A1L35 & G1L31;
G1_ACC[4] = DFFEAS(G1_ACC[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L31, , , G1L1324);


--A1L102 is rtl~5389 at LC_X26_Y15_N0
--operation mode is normal

A1L102 = !G1_ACC[7] & !G1_ACC[3] & !G1_ACC[0] & !G1_ACC[4];


--G1_ACC[1] is T8052:inst|T51:core51|ACC[1] at LC_X23_Y10_N3
--operation mode is normal

G1_ACC[1]_lut_out = A1L35 & B1L93 # !A1L35 & (G1L34);
G1_ACC[1] = DFFEAS(G1_ACC[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L34, , , G1L1324);


--G1_ACC[2] is T8052:inst|T51:core51|ACC[2] at LC_X18_Y12_N9
--operation mode is normal

G1_ACC[2]_lut_out = A1L35 & (B1L97) # !A1L35 & G1L39;
G1_ACC[2] = DFFEAS(G1_ACC[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L39, , , G1L1324);


--A1L33 is rtl~17 at LC_X18_Y12_N4
--operation mode is normal

A1L33 = !G1_ACC[1] & A1L102 & !G1_ACC[2] & A1L101;


--Y1_Do_A_CLR is T8052:inst|T51:core51|T51_ALU:alu|Do_A_CLR at LC_X32_Y10_N4
--operation mode is normal

Y1_Do_A_CLR_lut_out = G1_Inst[7] & A1L100 & A1L125 & !G1_Inst[4];
Y1_Do_A_CLR = DFFEAS(Y1_Do_A_CLR_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_RR is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RR at LC_X26_Y9_N7
--operation mode is normal

Y1_Do_A_RR_lut_out = A1L79 & G1_Inst[0] & A1L109 & !G1_Inst[6];
Y1_Do_A_RR = DFFEAS(Y1_Do_A_RR_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L2 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20595 at LC_X32_Y15_N6
--operation mode is normal

Y1L2 = !Y1_Do_A_RRC & !Y1_Do_A_RR & !Y1_Do_A_CLR;


--Y1_Do_A_RL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RL at LC_X32_Y17_N1
--operation mode is normal

Y1_Do_A_RL_lut_out = A1L144 & A1L79 & G1_Inst[0] & !G1_Inst[6];
Y1_Do_A_RL = DFFEAS(Y1_Do_A_RL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L80 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20596 at LC_X32_Y15_N2
--operation mode is normal

Y1L80 = Y1_Do_A_RL # Y1_Do_A_RLC;


--Y1_Do_A_CPL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_CPL at LC_X32_Y9_N3
--operation mode is normal

Y1_Do_A_CPL_lut_out = A1L125 & (G1_Inst[7] & A1L77);
Y1_Do_A_CPL = DFFEAS(Y1_Do_A_CPL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_DEC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_DEC at LC_X32_Y9_N2
--operation mode is normal

Y1_Do_A_DEC_lut_out = A1L125 & A1L78 & !G1_Inst[7] & !G1_Inst[6];
Y1_Do_A_DEC = DFFEAS(Y1_Do_A_DEC_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_INC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_INC at LC_X32_Y9_N4
--operation mode is normal

Y1_Do_A_INC_lut_out = !G1_Inst[6] & A1L125 & !G1_Inst[7] & A1L109;
Y1_Do_A_INC = DFFEAS(Y1_Do_A_INC_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L129 is T8052:inst|T51:core51|T51_ALU:alu|add~7827 at LC_X32_Y9_N9
--operation mode is normal

Y1L129 = !Y1_Do_A_DEC & (!Y1_Do_A_INC & !Y1_Do_A_CPL);


--Y1_Do_A_ORL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_ORL at LC_X32_Y9_N1
--operation mode is normal

Y1_Do_A_ORL_lut_out = G1_Inst[6] & !G1L1727 & !G1_Inst[7] & A1L109;
Y1_Do_A_ORL = DFFEAS(Y1_Do_A_ORL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_ANL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_ANL at LC_X32_Y17_N6
--operation mode is normal

Y1_Do_A_ANL_lut_out = G1_Inst[6] & !G1L1727 & !G1_Inst[7] & A1L78;
Y1_Do_A_ANL = DFFEAS(Y1_Do_A_ANL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L130 is T8052:inst|T51:core51|T51_ALU:alu|add~7828 at LC_X31_Y8_N8
--operation mode is normal

Y1L130 = Y1L129 & (Y1_Do_A_ORL # G1_ACC[2] & Y1_Do_A_ANL);


--Y1_Do_A_XRL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_XRL at LC_X32_Y17_N0
--operation mode is normal

Y1_Do_A_XRL_lut_out = A1L144 & !G1L1727 & !G1_Inst[7] & G1_Inst[6];
Y1_Do_A_XRL = DFFEAS(Y1_Do_A_XRL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L44 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20597 at LC_X31_Y7_N1
--operation mode is normal

Y1L44 = !Y1_Do_A_ANL & !Y1_Do_A_ORL;


--G1L1068 is T8052:inst|T51:core51|Op_B[2]~65 at LC_X23_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[2]_qfbk = G1_Inst2[2];
G1L1068 = G1_BMux_Inst2 & (G1_Inst2[2]_qfbk) # !G1_BMux_Inst2 & G1_Inst1[2];

--G1_Inst2[2] is T8052:inst|T51:core51|Inst2[2] at LC_X23_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[2] = DFFEAS(G1L1068, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L97, , , VCC);


--Y1L403 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[2]~689 at LC_X31_Y8_N7
--operation mode is normal

Y1L403 = Y1_Do_A_Imm & G1L1068 # !Y1_Do_A_Imm & (G1L1046 # G1L1047);


--Y1L131 is T8052:inst|T51:core51|T51_ALU:alu|add~7829 at LC_X31_Y8_N2
--operation mode is normal

Y1L131 = Y1L403 & (Y1L130 # Y1L335 & !G1_ACC[2]) # !Y1L403 & Y1L335 & (G1_ACC[2]);


--Y1L132 is T8052:inst|T51:core51|T51_ALU:alu|add~7830 at LC_X35_Y12_N2
--operation mode is arithmetic

Y1L132 = G1_ACC[2] $ !Y1L209;

--Y1L133 is T8052:inst|T51:core51|T51_ALU:alu|add~7832 at LC_X35_Y12_N2
--operation mode is arithmetic

Y1L133_cout_0 = G1_ACC[2] & !Y1L209;
Y1L133 = CARRY(Y1L133_cout_0);

--Y1L134 is T8052:inst|T51:core51|T51_ALU:alu|add~7832COUT1_8214 at LC_X35_Y12_N2
--operation mode is arithmetic

Y1L134_cout_1 = G1_ACC[2] & !Y1L210;
Y1L134 = CARRY(Y1L134_cout_1);


--Y1L135 is T8052:inst|T51:core51|T51_ALU:alu|add~7835 at LC_X35_Y13_N2
--operation mode is arithmetic

Y1L135 = G1_ACC[2] $ Y1L212;

--Y1L136 is T8052:inst|T51:core51|T51_ALU:alu|add~7837 at LC_X35_Y13_N2
--operation mode is arithmetic

Y1L136_cout_0 = G1_ACC[2] # !Y1L212;
Y1L136 = CARRY(Y1L136_cout_0);

--Y1L137 is T8052:inst|T51:core51|T51_ALU:alu|add~7837COUT1_8225 at LC_X35_Y13_N2
--operation mode is arithmetic

Y1L137_cout_1 = G1_ACC[2] # !Y1L213;
Y1L137 = CARRY(Y1L137_cout_1);


--Y1L138 is T8052:inst|T51:core51|T51_ALU:alu|add~7840 at LC_X35_Y13_N9
--operation mode is normal

Y1L138 = Y1_Do_A_INC & (Y1L132) # !Y1_Do_A_INC & Y1L135 & Y1_Do_A_DEC;


--Y1L139 is T8052:inst|T51:core51|T51_ALU:alu|add~7841 at LC_X32_Y11_N2
--operation mode is normal

Y1L139 = !Y1_Do_A_INC & !Y1_Do_A_CPL & !Y1_Do_A_DEC & Y1_Do_A_ORL;


--Y1L140 is T8052:inst|T51:core51|T51_ALU:alu|add~7842 at LC_X32_Y11_N8
--operation mode is normal

Y1L140 = !Y1_Do_A_INC & (!Y1_Do_A_DEC & Y1_Do_A_CPL);


--Y1L141 is T8052:inst|T51:core51|T51_ALU:alu|add~7843 at LC_X32_Y12_N1
--operation mode is normal

Y1L141 = Y1L138 # G1_ACC[2] & (Y1L139) # !G1_ACC[2] & Y1L140;


--Y1_Do_A_MOV is T8052:inst|T51:core51|T51_ALU:alu|Do_A_MOV at LC_X32_Y14_N7
--operation mode is normal

Y1_Do_A_MOV_lut_out = G1_Inst[5] & G1_Inst[6] & (Y1L626);
Y1_Do_A_MOV = DFFEAS(Y1_Do_A_MOV_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1_Do_A_SWAP is T8052:inst|T51:core51|T51_ALU:alu|Do_A_SWAP at LC_X26_Y9_N3
--operation mode is normal

Y1_Do_A_SWAP_lut_out = G1_Inst[2] & A1L76 & !G1_Inst[4] & G1L827;
Y1_Do_A_SWAP = DFFEAS(Y1_Do_A_SWAP_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L81 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20598 at LC_X32_Y11_N7
--operation mode is normal

Y1L81 = !Y1_Do_A_XCH & !Y1_Do_A_MOV & !Y1_Do_A_SWAP & !Y1_Do_A_XCHD;


--Y1L142 is T8052:inst|T51:core51|T51_ALU:alu|add~7844 at LC_X31_Y14_N9
--operation mode is normal

Y1L142 = Y1L81 & (!Y1_Do_A_DA);


--Y1L143 is T8052:inst|T51:core51|T51_ALU:alu|add~7845 at LC_X30_Y12_N4
--operation mode is arithmetic

Y1L143 = G1_ACC[2] $ Y1L409 $ Y1L198;

--Y1L144 is T8052:inst|T51:core51|T51_ALU:alu|add~7847 at LC_X30_Y12_N4
--operation mode is arithmetic

Y1L144 = Y1L145;


--LB17L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82 at LC_X23_Y12_N0
--operation mode is arithmetic

LB17L2_cout_0 = LB11L4 & GB1L16;
LB17L2 = CARRY(LB17L2_cout_0);

--LB17L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82COUT1_140 at LC_X23_Y12_N0
--operation mode is arithmetic

LB17L3_cout_1 = LB11L4 & GB1L16;
LB17L3 = CARRY(LB17L3_cout_1);


--DB1_Div_Q[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[2] at LC_X13_Y12_N4
--operation mode is normal

DB1_Div_Q[2]_lut_out = !DB1L63 & DB1L52 & !A1L149;
DB1_Div_Q[2] = DFFEAS(DB1_Div_Q[2]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L78 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~8 at LC_X31_Y10_N5
--operation mode is normal

Y1L78 = Y1_Do_A_SUBB # Y1_Do_A_ADD;


--Y1L149 is T8052:inst|T51:core51|T51_ALU:alu|add~7852 at LC_X28_Y8_N5
--operation mode is normal

Y1L149 = !Y1_Do_A_SWAP & (Y1_Do_A_XCHD # Y1_Do_A_XCH);


--Y1L150 is T8052:inst|T51:core51|T51_ALU:alu|add~7853 at LC_X35_Y14_N1
--operation mode is arithmetic

Y1L150 = Y1L464 $ G1_ACC[2] $ Y1L203;

--Y1L151 is T8052:inst|T51:core51|T51_ALU:alu|add~7855 at LC_X35_Y14_N1
--operation mode is arithmetic

Y1L151_cout_0 = Y1L464 & !G1_ACC[2] & !Y1L203 # !Y1L464 & (!Y1L203 # !G1_ACC[2]);
Y1L151 = CARRY(Y1L151_cout_0);

--Y1L152 is T8052:inst|T51:core51|T51_ALU:alu|add~7855COUT1_8234 at LC_X35_Y14_N1
--operation mode is arithmetic

Y1L152_cout_1 = Y1L464 & !G1_ACC[2] & !Y1L204 # !Y1L464 & (!Y1L204 # !G1_ACC[2]);
Y1L152 = CARRY(Y1L152_cout_1);


--Y1L153 is T8052:inst|T51:core51|T51_ALU:alu|add~7858 at LC_X25_Y8_N5
--operation mode is normal

Y1L153 = Y1L81 & Y1_Do_A_DA;


--Y1L154 is T8052:inst|T51:core51|T51_ALU:alu|add~7859 at LC_X31_Y8_N3
--operation mode is normal

Y1L154 = Y1L153 & (Y1L150 # G1_ACC[6] & Y1_Do_A_SWAP) # !Y1L153 & G1_ACC[6] & (Y1_Do_A_SWAP);


--Y1L82 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20599 at LC_X32_Y14_N8
--operation mode is normal

Y1L82 = Y1_Do_A_MOV & !Y1_Do_A_XCHD & !Y1_Do_A_XCH & !Y1_Do_A_SWAP;


--Y1L156 is T8052:inst|T51:core51|T51_ALU:alu|add~7861 at LC_X31_Y14_N5
--operation mode is normal

Y1L156 = Y1L357 # Y1L363 # Y1L361 & Y1L143;


--Y1L157 is T8052:inst|T51:core51|T51_ALU:alu|add~7862 at LC_X31_Y14_N6
--operation mode is normal

Y1L157 = Y1L141 # Y1L131 # Y1L336 & Y1L156;


--Y1L3 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20600 at LC_X32_Y16_N0
--operation mode is normal

Y1L3 = !Y1_Do_A_CLR & (Y1_Do_A_RRC # Y1_Do_A_RR);


--Y1L4 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20601 at LC_X32_Y16_N3
--operation mode is normal

Y1L4 = G1_ACC[1] & (Y1L3 # Y1_Do_A_RL & Y1L7) # !G1_ACC[1] & (Y1_Do_A_RL & Y1L7);


--Y1L158 is T8052:inst|T51:core51|T51_ALU:alu|add~7863 at LC_X32_Y9_N0
--operation mode is normal

Y1L158 = Y1L129 & (Y1_Do_A_ORL # G1_ACC[0] & Y1_Do_A_ANL);


--G1L1066 is T8052:inst|T51:core51|Op_B[0]~66 at LC_X23_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[0]_qfbk = G1_Inst2[0];
G1L1066 = G1_BMux_Inst2 & (G1_Inst2[0]_qfbk) # !G1_BMux_Inst2 & G1_Inst1[0];

--G1_Inst2[0] is T8052:inst|T51:core51|Inst2[0] at LC_X23_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[0] = DFFEAS(G1L1066, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L89, , , VCC);


--Y1L401 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[0]~690 at LC_X30_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_A_Imm_qfbk = Y1_Do_A_Imm;
Y1L401 = Y1_Do_A_Imm_qfbk & G1L1066 # !Y1_Do_A_Imm_qfbk & (G1L1041 # G1L1040);

--Y1_Do_A_Imm is T8052:inst|T51:core51|T51_ALU:alu|Do_A_Imm at LC_X30_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_A_Imm = DFFEAS(Y1L401, GLOBAL(MB1__clk0), VCC, , , A1L125, , , VCC);


--Y1L160 is T8052:inst|T51:core51|T51_ALU:alu|add~7865 at LC_X30_Y12_N2
--operation mode is arithmetic

Y1L160 = Y1L410 $ G1_ACC[0] $ Y1L326;

--Y1L161 is T8052:inst|T51:core51|T51_ALU:alu|add~7867 at LC_X30_Y12_N2
--operation mode is arithmetic

Y1L161_cout_0 = Y1L410 & !G1_ACC[0] & !Y1L326 # !Y1L410 & (!Y1L326 # !G1_ACC[0]);
Y1L161 = CARRY(Y1L161_cout_0);

--Y1L162 is T8052:inst|T51:core51|T51_ALU:alu|add~7867COUT1_8269 at LC_X30_Y12_N2
--operation mode is arithmetic

Y1L162_cout_1 = Y1L410 & !G1_ACC[0] & !Y1L327 # !Y1L410 & (!Y1L327 # !G1_ACC[0]);
Y1L162 = CARRY(Y1L162_cout_1);


--DB1_Div_Q[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[0] at LC_X12_Y12_N2
--operation mode is normal

DB1_Div_Q[0]_lut_out = A1L149 # !DB1L63 & (DB1L53);
DB1_Div_Q[0] = DFFEAS(DB1_Div_Q[0]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1_B[0] is T8052:inst|T51:core51|B[0] at LC_X22_Y8_N0
--operation mode is normal

G1_B[0]_lut_out = G1_B_Wr & Y1L428 # !G1_B_Wr & (G1_B[0]);
G1_B[0] = DFFEAS(G1_B[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L303, , , G1L1303);


--Y1L163 is T8052:inst|T51:core51|T51_ALU:alu|add~7870 at LC_X25_Y10_N7
--operation mode is normal

Y1L163 = G1_ACC[0] & (G1_B[0] # Y1_Do_A_DA);


--Y1L164 is T8052:inst|T51:core51|T51_ALU:alu|add~7871 at LC_X25_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_A_MUL_qfbk = Y1_Do_A_MUL;
Y1L164 = Y1_Do_A_DA & (Y1L163) # !Y1_Do_A_DA & (Y1_Do_A_MUL_qfbk & (Y1L163) # !Y1_Do_A_MUL_qfbk & DB1_Div_Q[0]);

--Y1_Do_A_MUL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_MUL at LC_X25_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_Do_A_MUL = DFFEAS(Y1L164, GLOBAL(MB1__clk0), VCC, , , A1L55, , , VCC);


--Y1L169 is T8052:inst|T51:core51|T51_ALU:alu|add~7877 at LC_X35_Y12_N0
--operation mode is arithmetic

Y1L169_cout_0 = G1_ACC[0];
Y1L169 = CARRY(Y1L169_cout_0);

--Y1L170 is T8052:inst|T51:core51|T51_ALU:alu|add~7877COUT1_8210 at LC_X35_Y12_N0
--operation mode is arithmetic

Y1L170_cout_1 = G1_ACC[0];
Y1L170 = CARRY(Y1L170_cout_1);


--Y1L172 is T8052:inst|T51:core51|T51_ALU:alu|add~7882 at LC_X35_Y13_N0
--operation mode is arithmetic

Y1L172_cout_0 = G1_ACC[0];
Y1L172 = CARRY(Y1L172_cout_0);

--Y1L173 is T8052:inst|T51:core51|T51_ALU:alu|add~7882COUT1_8221 at LC_X35_Y13_N0
--operation mode is arithmetic

Y1L173_cout_1 = G1_ACC[0];
Y1L173 = CARRY(Y1L173_cout_1);


--Y1L174 is T8052:inst|T51:core51|T51_ALU:alu|add~7885 at LC_X16_Y12_N6
--operation mode is normal

Y1L174 = !G1_ACC[0] & (Y1_Do_A_INC # Y1_Do_A_DEC);


--Y1L175 is T8052:inst|T51:core51|T51_ALU:alu|add~7886 at LC_X16_Y12_N7
--operation mode is normal

Y1L175 = Y1L174 # G1_ACC[0] & Y1L139 # !G1_ACC[0] & (Y1L140);


--Y1L6 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20603 at LC_X31_Y14_N4
--operation mode is normal

Y1L6 = Y1L9 & (Y1L175 # !Y1L15) # !Y1L17;


--Y1L22 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[2]~20604 at LC_X25_Y8_N1
--operation mode is normal

Y1L22 = G1_ACC[1] & (Y1L21 # G1_ACC[3] & Y1L3) # !G1_ACC[1] & (G1_ACC[3] & Y1L3);


--G1L1003 is T8052:inst|T51:core51|Next_ACC_Z~85 at LC_X31_Y14_N7
--operation mode is normal

G1L1003 = !Y1L6 & !Y1L22 & (!Y1L20 # !Y1L157);


--Y1L176 is T8052:inst|T51:core51|T51_ALU:alu|add~7887 at LC_X32_Y9_N5
--operation mode is normal

Y1L176 = Y1L129 & (Y1_Do_A_ORL # Y1_Do_A_ANL & G1_ACC[4]);


--G1L1070 is T8052:inst|T51:core51|Op_B[4]~67 at LC_X25_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[4]_qfbk = G1_Inst2[4];
G1L1070 = G1_BMux_Inst2 & (G1_Inst2[4]_qfbk) # !G1_BMux_Inst2 & G1_Inst1[4];

--G1_Inst2[4] is T8052:inst|T51:core51|Inst2[4] at LC_X25_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[4] = DFFEAS(G1L1070, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L104, , , VCC);


--Y1L405 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[4]~691 at LC_X26_Y10_N9
--operation mode is normal

Y1L405 = Y1_Do_A_Imm & (G1L1070) # !Y1_Do_A_Imm & (G1L1053 # G1L1052);


--Y1L178 is T8052:inst|T51:core51|T51_ALU:alu|add~7889 at LC_X35_Y12_N4
--operation mode is arithmetic

Y1L178 = G1_ACC[4] $ (!Y1L230);

--Y1L179 is T8052:inst|T51:core51|T51_ALU:alu|add~7891 at LC_X35_Y12_N4
--operation mode is arithmetic

Y1L179 = Y1L180;


--Y1L182 is T8052:inst|T51:core51|T51_ALU:alu|add~7894 at LC_X35_Y13_N4
--operation mode is arithmetic

Y1L182 = G1_ACC[4] $ Y1L233;

--Y1L183 is T8052:inst|T51:core51|T51_ALU:alu|add~7896 at LC_X35_Y13_N4
--operation mode is arithmetic

Y1L183 = Y1L184;


--Y1L186 is T8052:inst|T51:core51|T51_ALU:alu|add~7899 at LC_X32_Y11_N1
--operation mode is normal

Y1L186 = Y1_Do_A_INC & (Y1L178) # !Y1_Do_A_INC & Y1L182 & Y1_Do_A_DEC;


--Y1L187 is T8052:inst|T51:core51|T51_ALU:alu|add~7900 at LC_X32_Y11_N3
--operation mode is normal

Y1L187 = Y1L186 # G1_ACC[4] & (Y1L139) # !G1_ACC[4] & Y1L140;


--LB20L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~168 at LC_X24_Y12_N4
--operation mode is arithmetic

LB20L1 = GB1L32 $ LB17L7;

--LB20L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170 at LC_X24_Y12_N4
--operation mode is arithmetic

LB20L2 = CARRY(GB1L32 & LB17L7);


--DB1_Div_Q[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4] at LC_X12_Y12_N3
--operation mode is normal

DB1_Div_Q[4]_lut_out = !A1L149 & !DB1L63 & (DB1L54);
DB1_Div_Q[4] = DFFEAS(DB1_Div_Q[4]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L83 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20605 at LC_X31_Y11_N5
--operation mode is normal

Y1L83 = Y1L79 & (Y1_Do_A_MUL & LB20L1 # !Y1_Do_A_MUL & (DB1_Div_Q[4]));


--Y1L84 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20606 at LC_X32_Y14_N5
--operation mode is normal

Y1L84 = !Y1_Do_A_SWAP & (Y1_Do_A_XCH);


--Y1L535 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33757 at LC_X32_Y11_N6
--operation mode is normal

Y1L535 = !Y1_Do_A_XCH & Y1_Do_A_XCHD;


--Y1L85 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20607 at LC_X32_Y11_N5
--operation mode is normal

Y1L85 = Y1_Do_A_SWAP & (G1_ACC[0]) # !Y1_Do_A_SWAP & Y1L535 & (G1_ACC[4]);


--Y1L188 is T8052:inst|T51:core51|T51_ALU:alu|add~7901 at LC_X35_Y14_N3
--operation mode is arithmetic

Y1L188 = G1_ACC[4] $ (Y1L224);

--Y1L189 is T8052:inst|T51:core51|T51_ALU:alu|add~7903 at LC_X35_Y14_N3
--operation mode is arithmetic

Y1L189_cout_0 = !Y1L224 # !G1_ACC[4];
Y1L189 = CARRY(Y1L189_cout_0);

--Y1L190 is T8052:inst|T51:core51|T51_ALU:alu|add~7903COUT1_8237 at LC_X35_Y14_N3
--operation mode is arithmetic

Y1L190_cout_1 = !Y1L225 # !G1_ACC[4];
Y1L190 = CARRY(Y1L190_cout_1);


--Y1L191 is T8052:inst|T51:core51|T51_ALU:alu|add~7906 at LC_X31_Y12_N1
--operation mode is arithmetic

Y1L191 = G1_ACC[4] $ Y1L411 $ Y1L329;

--Y1L192 is T8052:inst|T51:core51|T51_ALU:alu|add~7908 at LC_X31_Y12_N1
--operation mode is arithmetic

Y1L192_cout_0 = G1_ACC[4] & !Y1L411 & !Y1L329 # !G1_ACC[4] & (!Y1L329 # !Y1L411);
Y1L192 = CARRY(Y1L192_cout_0);

--Y1L193 is T8052:inst|T51:core51|T51_ALU:alu|add~7908COUT1_8275 at LC_X31_Y12_N1
--operation mode is arithmetic

Y1L193_cout_1 = G1_ACC[4] & !Y1L411 & !Y1L330 # !G1_ACC[4] & (!Y1L330 # !Y1L411);
Y1L193 = CARRY(Y1L193_cout_1);


--Y1L194 is T8052:inst|T51:core51|T51_ALU:alu|add~7911 at LC_X31_Y11_N6
--operation mode is normal

Y1L194 = Y1L400 & Y1L191 & (G1L1016) # !Y1L400 & (!Y1L398);


--Y1L18 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20611 at LC_X32_Y8_N4
--operation mode is normal

Y1L18 = G1_ACC[2] & (Y1L3 # Y1L21 & G1_ACC[0]) # !G1_ACC[2] & (Y1L21 & G1_ACC[0]);


--Y1L195 is T8052:inst|T51:core51|T51_ALU:alu|add~7912 at LC_X31_Y7_N2
--operation mode is normal

Y1L195 = Y1L129 & (Y1_Do_A_ORL # G1_ACC[1] & Y1_Do_A_ANL);


--G1L1067 is T8052:inst|T51:core51|Op_B[1]~68 at LC_X26_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[1]_qfbk = G1_Inst2[1];
G1L1067 = G1_BMux_Inst2 & (G1_Inst2[1]_qfbk) # !G1_BMux_Inst2 & (G1_Inst1[1]);

--G1_Inst2[1] is T8052:inst|T51:core51|Inst2[1] at LC_X26_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[1] = DFFEAS(G1L1067, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L93, , , VCC);


--Y1L402 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[1]~692 at LC_X28_Y12_N6
--operation mode is normal

Y1L402 = Y1_Do_A_Imm & (G1L1067) # !Y1_Do_A_Imm & (G1L1043 # G1L1044);


--Y1L196 is T8052:inst|T51:core51|T51_ALU:alu|add~7913 at LC_X28_Y12_N2
--operation mode is normal

Y1L196 = Y1L402 & (Y1L195 # !G1_ACC[1] & Y1L335) # !Y1L402 & G1_ACC[1] & Y1L335;


--Y1L197 is T8052:inst|T51:core51|T51_ALU:alu|add~7914 at LC_X30_Y12_N3
--operation mode is arithmetic

Y1L197 = Y1L412 $ G1_ACC[1] $ !Y1L161;

--Y1L198 is T8052:inst|T51:core51|T51_ALU:alu|add~7916 at LC_X30_Y12_N3
--operation mode is arithmetic

Y1L198_cout_0 = Y1L412 & (G1_ACC[1] # !Y1L161) # !Y1L412 & G1_ACC[1] & !Y1L161;
Y1L198 = CARRY(Y1L198_cout_0);

--Y1L199 is T8052:inst|T51:core51|T51_ALU:alu|add~7916COUT1_8270 at LC_X30_Y12_N3
--operation mode is arithmetic

Y1L199_cout_1 = Y1L412 & (G1_ACC[1] # !Y1L162) # !Y1L412 & G1_ACC[1] & !Y1L162;
Y1L199 = CARRY(Y1L199_cout_1);


--LB11L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72 at LC_X22_Y12_N0
--operation mode is arithmetic

LB11L2_cout_0 = GB1L8 & GB1L1;
LB11L2 = CARRY(LB11L2_cout_0);

--LB11L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72COUT1_123 at LC_X22_Y12_N0
--operation mode is arithmetic

LB11L3_cout_1 = GB1L8 & GB1L1;
LB11L3 = CARRY(LB11L3_cout_1);


--DB1_Div_Q[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[1] at LC_X12_Y12_N4
--operation mode is normal

DB1_Div_Q[1]_lut_out = !A1L149 & !DB1L63 & DB1L55;
DB1_Div_Q[1] = DFFEAS(DB1_Div_Q[1]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L200 is T8052:inst|T51:core51|T51_ALU:alu|add~7919 at LC_X22_Y8_N4
--operation mode is normal

Y1L200 = Y1_Do_A_MUL & (GB1L8 $ GB1L1) # !Y1_Do_A_MUL & DB1_Div_Q[1];


--Y1L201 is T8052:inst|T51:core51|T51_ALU:alu|add~7920 at LC_X28_Y12_N3
--operation mode is normal

Y1L201 = Y1L142 & (Y1L337 # Y1L82 & Y1L402) # !Y1L142 & (Y1L82 & Y1L402);


--Y1L202 is T8052:inst|T51:core51|T51_ALU:alu|add~7921 at LC_X35_Y14_N0
--operation mode is arithmetic

Y1L202 = Y1L464 $ G1_ACC[1];

--Y1L203 is T8052:inst|T51:core51|T51_ALU:alu|add~7923 at LC_X35_Y14_N0
--operation mode is arithmetic

Y1L203_cout_0 = Y1L464 & G1_ACC[1];
Y1L203 = CARRY(Y1L203_cout_0);

--Y1L204 is T8052:inst|T51:core51|T51_ALU:alu|add~7923COUT1_8232 at LC_X35_Y14_N0
--operation mode is arithmetic

Y1L204_cout_1 = Y1L464 & G1_ACC[1];
Y1L204 = CARRY(Y1L204_cout_1);


--Y1L206 is T8052:inst|T51:core51|T51_ALU:alu|add~7927 at LC_X28_Y12_N8
--operation mode is normal

Y1L206 = Y1L343 # G1L1045 & Y1L149;


--Y1L207 is T8052:inst|T51:core51|T51_ALU:alu|add~7928 at LC_X28_Y12_N7
--operation mode is normal

Y1L207 = Y1L196 # Y1L336 & (Y1L206 # Y1L201);


--Y1L208 is T8052:inst|T51:core51|T51_ALU:alu|add~7929 at LC_X35_Y12_N1
--operation mode is arithmetic

Y1L208 = G1_ACC[1] $ Y1L169;

--Y1L209 is T8052:inst|T51:core51|T51_ALU:alu|add~7931 at LC_X35_Y12_N1
--operation mode is arithmetic

Y1L209_cout_0 = !Y1L169 # !G1_ACC[1];
Y1L209 = CARRY(Y1L209_cout_0);

--Y1L210 is T8052:inst|T51:core51|T51_ALU:alu|add~7931COUT1_8212 at LC_X35_Y12_N1
--operation mode is arithmetic

Y1L210_cout_1 = !Y1L170 # !G1_ACC[1];
Y1L210 = CARRY(Y1L210_cout_1);


--Y1L211 is T8052:inst|T51:core51|T51_ALU:alu|add~7934 at LC_X35_Y13_N1
--operation mode is arithmetic

Y1L211 = G1_ACC[1] $ (!Y1L172);

--Y1L212 is T8052:inst|T51:core51|T51_ALU:alu|add~7936 at LC_X35_Y13_N1
--operation mode is arithmetic

Y1L212_cout_0 = !G1_ACC[1] & (!Y1L172);
Y1L212 = CARRY(Y1L212_cout_0);

--Y1L213 is T8052:inst|T51:core51|T51_ALU:alu|add~7936COUT1_8223 at LC_X35_Y13_N1
--operation mode is arithmetic

Y1L213_cout_1 = !G1_ACC[1] & (!Y1L173);
Y1L213 = CARRY(Y1L213_cout_1);


--Y1L214 is T8052:inst|T51:core51|T51_ALU:alu|add~7939 at LC_X16_Y12_N1
--operation mode is normal

Y1L214 = Y1_Do_A_INC & Y1L208 # !Y1_Do_A_INC & (Y1L211 & Y1_Do_A_DEC);


--Y1L215 is T8052:inst|T51:core51|T51_ALU:alu|add~7940 at LC_X16_Y12_N4
--operation mode is normal

Y1L215 = Y1L214 # G1_ACC[1] & Y1L139 # !G1_ACC[1] & (Y1L140);


--Y1L19 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20612 at LC_X31_Y11_N1
--operation mode is normal

Y1L19 = Y1L18 # Y1L20 & (Y1L215 # Y1L207);


--Y1L25 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[4]~20613 at LC_X25_Y8_N9
--operation mode is normal

Y1L25 = Y1L21 & (G1_ACC[3] # G1_ACC[5] & Y1L3) # !Y1L21 & G1_ACC[5] & (Y1L3);


--G1L1004 is T8052:inst|T51:core51|Next_ACC_Z~86 at LC_X31_Y11_N8
--operation mode is normal

G1L1004 = !Y1L19 & !Y1L25 & (!Y1L194 # !Y1L20);


--Y1L23 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[3]~20614 at LC_X32_Y8_N8
--operation mode is normal

Y1L23 = G1_ACC[4] & (Y1L3 # G1_ACC[2] & Y1L21) # !G1_ACC[4] & (G1_ACC[2] & Y1L21);


--Y1L216 is T8052:inst|T51:core51|T51_ALU:alu|add~7941 at LC_X31_Y7_N4
--operation mode is normal

Y1L216 = Y1L129 & (Y1_Do_A_ORL # G1_ACC[3] & Y1_Do_A_ANL);


--G1L1069 is T8052:inst|T51:core51|Op_B[3]~69 at LC_X27_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[3]_qfbk = G1_Inst2[3];
G1L1069 = G1_BMux_Inst2 & G1_Inst2[3]_qfbk # !G1_BMux_Inst2 & (G1_Inst1[3]);

--G1_Inst2[3] is T8052:inst|T51:core51|Inst2[3] at LC_X27_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[3] = DFFEAS(G1L1069, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L101, , , VCC);


--Y1L404 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[3]~693 at LC_X31_Y10_N1
--operation mode is normal

Y1L404 = Y1_Do_A_Imm & (G1L1069) # !Y1_Do_A_Imm & (G1L1050 # G1L1049);


--Y1L217 is T8052:inst|T51:core51|T51_ALU:alu|add~7942 at LC_X31_Y10_N2
--operation mode is normal

Y1L217 = Y1L404 & (Y1L216 # !G1_ACC[3] & Y1L335) # !Y1L404 & G1_ACC[3] & Y1L335;


--Y1L218 is T8052:inst|T51:core51|T51_ALU:alu|add~7943 at LC_X30_Y12_N5
--operation mode is arithmetic

Y1L218_carry_eqn = (!Y1L144 & GND) # (Y1L144 & VCC);
Y1L218 = G1_ACC[3] $ Y1L413 $ !Y1L218_carry_eqn;

--Y1L219 is T8052:inst|T51:core51|T51_ALU:alu|add~7945 at LC_X30_Y12_N5
--operation mode is arithmetic

Y1L219_cout_0 = G1_ACC[3] & (Y1L413 # !Y1L144) # !G1_ACC[3] & Y1L413 & !Y1L144;
Y1L219 = CARRY(Y1L219_cout_0);

--Y1L220 is T8052:inst|T51:core51|T51_ALU:alu|add~7945COUT1_8272 at LC_X30_Y12_N5
--operation mode is arithmetic

Y1L220_cout_1 = G1_ACC[3] & (Y1L413 # !Y1L144) # !G1_ACC[3] & Y1L413 & !Y1L144;
Y1L220 = CARRY(Y1L220_cout_1);


--LB17L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85 at LC_X23_Y12_N1
--operation mode is arithmetic

LB17L4 = LB11L7 $ LB8L1 $ LB17L2;

--LB17L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87 at LC_X23_Y12_N1
--operation mode is arithmetic

LB17L5_cout_0 = LB11L7 & !LB8L1 & !LB17L2 # !LB11L7 & (!LB17L2 # !LB8L1);
LB17L5 = CARRY(LB17L5_cout_0);

--LB17L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87COUT1_142 at LC_X23_Y12_N1
--operation mode is arithmetic

LB17L6_cout_1 = LB11L7 & !LB8L1 & !LB17L3 # !LB11L7 & (!LB17L3 # !LB8L1);
LB17L6 = CARRY(LB17L6_cout_1);


--DB1_Div_Q[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[3] at LC_X12_Y12_N5
--operation mode is normal

DB1_Div_Q[3]_lut_out = !A1L149 & !DB1L63 & (DB1L56);
DB1_Div_Q[3] = DFFEAS(DB1_Div_Q[3]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L221 is T8052:inst|T51:core51|T51_ALU:alu|add~7948 at LC_X31_Y10_N6
--operation mode is normal

Y1L221 = Y1_Do_A_MUL & (LB17L4) # !Y1_Do_A_MUL & DB1_Div_Q[3];


--Y1L222 is T8052:inst|T51:core51|T51_ALU:alu|add~7949 at LC_X31_Y10_N3
--operation mode is normal

Y1L222 = Y1L404 & (Y1L82 # Y1L338 & Y1L142) # !Y1L404 & (Y1L338 & Y1L142);


--Y1L223 is T8052:inst|T51:core51|T51_ALU:alu|add~7950 at LC_X35_Y14_N2
--operation mode is arithmetic

Y1L223 = G1_ACC[3] $ !Y1L151;

--Y1L224 is T8052:inst|T51:core51|T51_ALU:alu|add~7952 at LC_X35_Y14_N2
--operation mode is arithmetic

Y1L224_cout_0 = G1_ACC[3] & !Y1L151;
Y1L224 = CARRY(Y1L224_cout_0);

--Y1L225 is T8052:inst|T51:core51|T51_ALU:alu|add~7952COUT1_8236 at LC_X35_Y14_N2
--operation mode is arithmetic

Y1L225_cout_1 = G1_ACC[3] & !Y1L152;
Y1L225 = CARRY(Y1L225_cout_1);


--Y1L226 is T8052:inst|T51:core51|T51_ALU:alu|add~7955 at LC_X31_Y7_N0
--operation mode is normal

Y1L226 = Y1_Do_A_SWAP & (G1_ACC[7] # Y1L223 & Y1L153) # !Y1_Do_A_SWAP & Y1L223 & (Y1L153);


--Y1L227 is T8052:inst|T51:core51|T51_ALU:alu|add~7956 at LC_X31_Y7_N7
--operation mode is normal

Y1L227 = Y1L226 # Y1L149 & (G1L1049 # G1L1050);


--Y1L228 is T8052:inst|T51:core51|T51_ALU:alu|add~7957 at LC_X31_Y10_N8
--operation mode is normal

Y1L228 = Y1L217 # Y1L336 & (Y1L222 # Y1L227);


--Y1L229 is T8052:inst|T51:core51|T51_ALU:alu|add~7958 at LC_X35_Y12_N3
--operation mode is arithmetic

Y1L229 = G1_ACC[3] $ Y1L133;

--Y1L230 is T8052:inst|T51:core51|T51_ALU:alu|add~7960 at LC_X35_Y12_N3
--operation mode is arithmetic

Y1L230_cout_0 = !Y1L133 # !G1_ACC[3];
Y1L230 = CARRY(Y1L230_cout_0);

--Y1L231 is T8052:inst|T51:core51|T51_ALU:alu|add~7960COUT1_8215 at LC_X35_Y12_N3
--operation mode is arithmetic

Y1L231_cout_1 = !Y1L134 # !G1_ACC[3];
Y1L231 = CARRY(Y1L231_cout_1);


--Y1L232 is T8052:inst|T51:core51|T51_ALU:alu|add~7963 at LC_X35_Y13_N3
--operation mode is arithmetic

Y1L232 = G1_ACC[3] $ !Y1L136;

--Y1L233 is T8052:inst|T51:core51|T51_ALU:alu|add~7965 at LC_X35_Y13_N3
--operation mode is arithmetic

Y1L233_cout_0 = !G1_ACC[3] & !Y1L136;
Y1L233 = CARRY(Y1L233_cout_0);

--Y1L234 is T8052:inst|T51:core51|T51_ALU:alu|add~7965COUT1_8226 at LC_X35_Y13_N3
--operation mode is arithmetic

Y1L234_cout_1 = !G1_ACC[3] & !Y1L137;
Y1L234 = CARRY(Y1L234_cout_1);


--Y1L235 is T8052:inst|T51:core51|T51_ALU:alu|add~7968 at LC_X35_Y13_N8
--operation mode is normal

Y1L235 = Y1_Do_A_INC & (Y1L229) # !Y1_Do_A_INC & Y1L232 & (Y1_Do_A_DEC);


--Y1L236 is T8052:inst|T51:core51|T51_ALU:alu|add~7969 at LC_X16_Y12_N9
--operation mode is normal

Y1L236 = Y1L235 # G1_ACC[3] & (Y1L139) # !G1_ACC[3] & Y1L140;


--Y1L24 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[3]~20615 at LC_X31_Y10_N9
--operation mode is normal

Y1L24 = Y1L23 # Y1L20 & (Y1L236 # Y1L228);


--Y1L26 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20616 at LC_X32_Y8_N0
--operation mode is normal

Y1L26 = Y1L21 & (G1_ACC[4] # Y1L3 & G1_ACC[6]) # !Y1L21 & Y1L3 & (G1_ACC[6]);


--Y1L237 is T8052:inst|T51:core51|T51_ALU:alu|add~7970 at LC_X31_Y7_N6
--operation mode is normal

Y1L237 = Y1L129 & (Y1_Do_A_ORL # G1_ACC[5] & Y1_Do_A_ANL);


--G1L1071 is T8052:inst|T51:core51|Op_B[5]~70 at LC_X23_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[5]_qfbk = G1_Inst2[5];
G1L1071 = G1_BMux_Inst2 & (G1_Inst2[5]_qfbk) # !G1_BMux_Inst2 & G1_Inst1[5];

--G1_Inst2[5] is T8052:inst|T51:core51|Inst2[5] at LC_X23_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[5] = DFFEAS(G1L1071, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L109, , , VCC);


--Y1L406 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[5]~694 at LC_X29_Y12_N3
--operation mode is normal

Y1L406 = Y1_Do_A_Imm & G1L1071 # !Y1_Do_A_Imm & (G1L1055 # G1L1056);


--Y1L238 is T8052:inst|T51:core51|T51_ALU:alu|add~7971 at LC_X31_Y9_N6
--operation mode is normal

Y1L238 = Y1L406 & (Y1L237 # !G1_ACC[5] & Y1L335) # !Y1L406 & (G1_ACC[5] & Y1L335);


--Y1L89 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20617 at LC_X31_Y9_N2
--operation mode is normal

Y1L89 = Y1L406 & Y1L82;


--LB20L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~173 at LC_X24_Y12_N5
--operation mode is arithmetic

LB20L3_carry_eqn = LB20L2;
LB20L3 = LB17L10 $ LB5L1 $ LB20L3_carry_eqn;

--LB20L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175 at LC_X24_Y12_N5
--operation mode is arithmetic

LB20L4_cout_0 = LB17L10 & !LB5L1 & !LB20L2 # !LB17L10 & (!LB20L2 # !LB5L1);
LB20L4 = CARRY(LB20L4_cout_0);

--LB20L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175COUT1_238 at LC_X24_Y12_N5
--operation mode is arithmetic

LB20L5_cout_1 = LB17L10 & !LB5L1 & !LB20L2 # !LB17L10 & (!LB20L2 # !LB5L1);
LB20L5 = CARRY(LB20L5_cout_1);


--DB1_Div_Q[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[5] at LC_X12_Y12_N9
--operation mode is normal

DB1_Div_Q[5]_lut_out = !A1L149 & !DB1L63 & (DB1L57);
DB1_Div_Q[5] = DFFEAS(DB1_Div_Q[5]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L90 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20618 at LC_X31_Y9_N5
--operation mode is normal

Y1L90 = Y1L79 & (Y1_Do_A_MUL & LB20L3 # !Y1_Do_A_MUL & (DB1_Div_Q[5]));


--Y1L239 is T8052:inst|T51:core51|T51_ALU:alu|add~7972 at LC_X35_Y14_N4
--operation mode is arithmetic

Y1L239 = Y1L466 $ G1_ACC[5] $ !Y1L189;

--Y1L240 is T8052:inst|T51:core51|T51_ALU:alu|add~7974 at LC_X35_Y14_N4
--operation mode is arithmetic

Y1L240 = Y1L241;


--Y1L243 is T8052:inst|T51:core51|T51_ALU:alu|add~7977 at LC_X31_Y12_N2
--operation mode is arithmetic

Y1L243 = Y1L414 $ G1_ACC[5] $ !Y1L192;

--Y1L244 is T8052:inst|T51:core51|T51_ALU:alu|add~7979 at LC_X31_Y12_N2
--operation mode is arithmetic

Y1L244_cout_0 = Y1L414 & (G1_ACC[5] # !Y1L192) # !Y1L414 & G1_ACC[5] & !Y1L192;
Y1L244 = CARRY(Y1L244_cout_0);

--Y1L245 is T8052:inst|T51:core51|T51_ALU:alu|add~7979COUT1_8277 at LC_X31_Y12_N2
--operation mode is arithmetic

Y1L245_cout_1 = Y1L414 & (G1_ACC[5] # !Y1L193) # !Y1L414 & G1_ACC[5] & !Y1L193;
Y1L245 = CARRY(Y1L245_cout_1);


--Y1L93 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20621 at LC_X31_Y7_N3
--operation mode is normal

Y1L93 = Y1_Do_A_SWAP & (G1_ACC[1]) # !Y1_Do_A_SWAP & G1_ACC[5] & (Y1L535);


--Y1L247 is T8052:inst|T51:core51|T51_ALU:alu|add~7983 at LC_X35_Y12_N5
--operation mode is arithmetic

Y1L247_carry_eqn = (!Y1L179 & GND) # (Y1L179 & VCC);
Y1L247 = G1_ACC[5] $ (Y1L247_carry_eqn);

--Y1L248 is T8052:inst|T51:core51|T51_ALU:alu|add~7985 at LC_X35_Y12_N5
--operation mode is arithmetic

Y1L248_cout_0 = !Y1L179 # !G1_ACC[5];
Y1L248 = CARRY(Y1L248_cout_0);

--Y1L249 is T8052:inst|T51:core51|T51_ALU:alu|add~7985COUT1_8217 at LC_X35_Y12_N5
--operation mode is arithmetic

Y1L249_cout_1 = !Y1L179 # !G1_ACC[5];
Y1L249 = CARRY(Y1L249_cout_1);


--Y1L250 is T8052:inst|T51:core51|T51_ALU:alu|add~7988 at LC_X35_Y13_N5
--operation mode is arithmetic

Y1L250_carry_eqn = (!Y1L183 & GND) # (Y1L183 & VCC);
Y1L250 = G1_ACC[5] $ !Y1L250_carry_eqn;

--Y1L251 is T8052:inst|T51:core51|T51_ALU:alu|add~7990 at LC_X35_Y13_N5
--operation mode is arithmetic

Y1L251_cout_0 = !G1_ACC[5] & !Y1L183;
Y1L251 = CARRY(Y1L251_cout_0);

--Y1L252 is T8052:inst|T51:core51|T51_ALU:alu|add~7990COUT1_8228 at LC_X35_Y13_N5
--operation mode is arithmetic

Y1L252_cout_1 = !G1_ACC[5] & !Y1L183;
Y1L252 = CARRY(Y1L252_cout_1);


--Y1L253 is T8052:inst|T51:core51|T51_ALU:alu|add~7993 at LC_X35_Y12_N8
--operation mode is normal

Y1L253 = Y1_Do_A_INC & Y1L247 # !Y1_Do_A_INC & (Y1L250 & Y1_Do_A_DEC);


--Y1L254 is T8052:inst|T51:core51|T51_ALU:alu|add~7994 at LC_X35_Y12_N9
--operation mode is normal

Y1L254 = Y1L253 # G1_ACC[5] & (Y1L139) # !G1_ACC[5] & Y1L140;


--Y1L27 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20622 at LC_X31_Y9_N1
--operation mode is normal

Y1L27 = Y1L41 & (Y1L39 & Y1L37 # !Y1L39 & (!Y1L33)) # !Y1L41 & (!Y1L39);


--G1_ACC_Wr is T8052:inst|T51:core51|ACC_Wr at LC_X25_Y10_N3
--operation mode is normal

G1_ACC_Wr_lut_out = G1L1308 # G1L971 & (G1L1321 # G1L936);
G1_ACC_Wr = DFFEAS(G1_ACC_Wr_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--Y1L255 is T8052:inst|T51:core51|T51_ALU:alu|add~7995 at LC_X31_Y8_N1
--operation mode is normal

Y1L255 = Y1L129 & (Y1_Do_A_ORL # G1_ACC[6] & Y1_Do_A_ANL);


--G1L1072 is T8052:inst|T51:core51|Op_B[6]~71 at LC_X22_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[6]_qfbk = G1_Inst2[6];
G1L1072 = G1_BMux_Inst2 & (G1_Inst2[6]_qfbk) # !G1_BMux_Inst2 & G1_Inst1[6];

--G1_Inst2[6] is T8052:inst|T51:core51|Inst2[6] at LC_X22_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst2[6] = DFFEAS(G1L1072, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L699, B1L113, , , VCC);


--Y1L407 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[6]~695 at LC_X29_Y13_N8
--operation mode is normal

Y1L407 = Y1_Do_A_Imm & (G1L1072) # !Y1_Do_A_Imm & (G1L1058 # G1L1059);


--Y1L256 is T8052:inst|T51:core51|T51_ALU:alu|add~7996 at LC_X29_Y13_N9
--operation mode is normal

Y1L256 = Y1L407 & (Y1L255 # !G1_ACC[6] & Y1L335) # !Y1L407 & (G1_ACC[6] & Y1L335);


--Y1L257 is T8052:inst|T51:core51|T51_ALU:alu|add~7997 at LC_X35_Y12_N6
--operation mode is arithmetic

Y1L257_carry_eqn = (!Y1L179 & Y1L248) # (Y1L179 & Y1L249);
Y1L257 = G1_ACC[6] $ (!Y1L257_carry_eqn);

--Y1L258 is T8052:inst|T51:core51|T51_ALU:alu|add~7999 at LC_X35_Y12_N6
--operation mode is arithmetic

Y1L258_cout_0 = G1_ACC[6] & (!Y1L248);
Y1L258 = CARRY(Y1L258_cout_0);

--Y1L259 is T8052:inst|T51:core51|T51_ALU:alu|add~7999COUT1_8219 at LC_X35_Y12_N6
--operation mode is arithmetic

Y1L259_cout_1 = G1_ACC[6] & (!Y1L249);
Y1L259 = CARRY(Y1L259_cout_1);


--Y1L260 is T8052:inst|T51:core51|T51_ALU:alu|add~8002 at LC_X35_Y13_N6
--operation mode is arithmetic

Y1L260_carry_eqn = (!Y1L183 & Y1L251) # (Y1L183 & Y1L252);
Y1L260 = G1_ACC[6] $ Y1L260_carry_eqn;

--Y1L261 is T8052:inst|T51:core51|T51_ALU:alu|add~8004 at LC_X35_Y13_N6
--operation mode is arithmetic

Y1L261_cout_0 = G1_ACC[6] # !Y1L251;
Y1L261 = CARRY(Y1L261_cout_0);

--Y1L262 is T8052:inst|T51:core51|T51_ALU:alu|add~8004COUT1_8230 at LC_X35_Y13_N6
--operation mode is arithmetic

Y1L262_cout_1 = G1_ACC[6] # !Y1L252;
Y1L262 = CARRY(Y1L262_cout_1);


--Y1L263 is T8052:inst|T51:core51|T51_ALU:alu|add~8007 at LC_X32_Y12_N6
--operation mode is normal

Y1L263 = Y1_Do_A_INC & Y1L257 # !Y1_Do_A_INC & (Y1L260 & Y1_Do_A_DEC);


--Y1L264 is T8052:inst|T51:core51|T51_ALU:alu|add~8008 at LC_X32_Y12_N0
--operation mode is normal

Y1L264 = Y1L263 # G1_ACC[6] & (Y1L139) # !G1_ACC[6] & Y1L140;


--Y1L94 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20623 at LC_X29_Y13_N2
--operation mode is normal

Y1L94 = Y1L407 & Y1L82;


--Y1L95 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20624 at LC_X32_Y12_N4
--operation mode is normal

Y1L95 = Y1_Do_A_SWAP & G1_ACC[2] # !Y1_Do_A_SWAP & (G1_ACC[6] & Y1L535);


--LB20L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~178 at LC_X24_Y12_N6
--operation mode is arithmetic

LB20L6_carry_eqn = (!LB20L2 & LB20L4) # (LB20L2 & LB20L5);
LB20L6 = LB14L1 $ LB17L13 $ !LB20L6_carry_eqn;

--LB20L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180 at LC_X24_Y12_N6
--operation mode is arithmetic

LB20L7_cout_0 = LB14L1 & (LB17L13 # !LB20L4) # !LB14L1 & LB17L13 & !LB20L4;
LB20L7 = CARRY(LB20L7_cout_0);

--LB20L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180COUT1_240 at LC_X24_Y12_N6
--operation mode is arithmetic

LB20L8_cout_1 = LB14L1 & (LB17L13 # !LB20L5) # !LB14L1 & LB17L13 & !LB20L5;
LB20L8 = CARRY(LB20L8_cout_1);


--DB1_Div_Q[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6] at LC_X12_Y12_N6
--operation mode is normal

DB1_Div_Q[6]_lut_out = !A1L149 & !DB1L63 & (DB1L58);
DB1_Div_Q[6] = DFFEAS(DB1_Div_Q[6]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L96 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20625 at LC_X29_Y13_N6
--operation mode is normal

Y1L96 = Y1L79 & (Y1_Do_A_MUL & LB20L6 # !Y1_Do_A_MUL & (DB1_Div_Q[6]));


--Y1L265 is T8052:inst|T51:core51|T51_ALU:alu|add~8009 at LC_X35_Y14_N5
--operation mode is arithmetic

Y1L265_carry_eqn = (!Y1L240 & GND) # (Y1L240 & VCC);
Y1L265 = Y1L466 $ G1_ACC[6] $ Y1L265_carry_eqn;

--Y1L266 is T8052:inst|T51:core51|T51_ALU:alu|add~8011 at LC_X35_Y14_N5
--operation mode is arithmetic

Y1L266_cout_0 = Y1L466 & !G1_ACC[6] & !Y1L240 # !Y1L466 & (!Y1L240 # !G1_ACC[6]);
Y1L266 = CARRY(Y1L266_cout_0);

--Y1L267 is T8052:inst|T51:core51|T51_ALU:alu|add~8011COUT1_8239 at LC_X35_Y14_N5
--operation mode is arithmetic

Y1L267_cout_1 = Y1L466 & !G1_ACC[6] & !Y1L240 # !Y1L466 & (!Y1L240 # !G1_ACC[6]);
Y1L267 = CARRY(Y1L267_cout_1);


--Y1L268 is T8052:inst|T51:core51|T51_ALU:alu|add~8014 at LC_X31_Y12_N3
--operation mode is arithmetic

Y1L268 = G1_ACC[6] $ Y1L415 $ Y1L244;

--Y1L269 is T8052:inst|T51:core51|T51_ALU:alu|add~8016 at LC_X31_Y12_N3
--operation mode is arithmetic

Y1L269_cout_0 = G1_ACC[6] & !Y1L415 & !Y1L244 # !G1_ACC[6] & (!Y1L244 # !Y1L415);
Y1L269 = CARRY(Y1L269_cout_0);

--Y1L270 is T8052:inst|T51:core51|T51_ALU:alu|add~8016COUT1_8279 at LC_X31_Y12_N3
--operation mode is arithmetic

Y1L270_cout_1 = G1_ACC[6] & !Y1L415 & !Y1L245 # !G1_ACC[6] & (!Y1L245 # !Y1L415);
Y1L270 = CARRY(Y1L270_cout_1);


--Y1L271 is T8052:inst|T51:core51|T51_ALU:alu|add~8019 at LC_X30_Y13_N7
--operation mode is normal

Y1L271 = Y1L376 & (!Y1L384) # !Y1L376 & !Y1L374;


--Y1L42 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~20629 at LC_X32_Y8_N5
--operation mode is normal

Y1L42 = G1_ACC[5] & (Y1L21 # Y1L3 & G1_ACC[7]) # !G1_ACC[5] & Y1L3 & (G1_ACC[7]);


--G1L1006 is T8052:inst|T51:core51|Next_ACC_Z~88 at LC_X30_Y13_N5
--operation mode is normal

G1L1006 = !Y1L42 & G1_ACC_Wr & (!Y1L271 # !Y1L20);


--Y1L45 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20630 at LC_X32_Y15_N5
--operation mode is normal

Y1L45 = Y1_Do_A_RRC & G1_PSW[7] # !Y1_Do_A_RRC & (G1_ACC[6] & Y1L80);


--Y1L46 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20631 at LC_X32_Y15_N9
--operation mode is normal

Y1L46 = Y1_Do_A_RR & G1_ACC[0] # !Y1_Do_A_RR & (Y1L45);


--Y1L272 is T8052:inst|T51:core51|T51_ALU:alu|add~8020 at LC_X35_Y12_N7
--operation mode is normal

Y1L272_carry_eqn = (!Y1L179 & Y1L258) # (Y1L179 & Y1L259);
Y1L272 = Y1L272_carry_eqn $ G1_ACC[7];


--Y1L273 is T8052:inst|T51:core51|T51_ALU:alu|add~8025 at LC_X35_Y13_N7
--operation mode is normal

Y1L273_carry_eqn = (!Y1L183 & Y1L261) # (Y1L183 & Y1L262);
Y1L273 = Y1L273_carry_eqn $ !G1_ACC[7];


--Y1L47 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20632 at LC_X28_Y13_N2
--operation mode is normal

Y1L47 = Y1_Do_A_CPL # Y1_Do_A_XRL & Y1L44 & Y1L408;


--Y1L48 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20633 at LC_X28_Y13_N3
--operation mode is normal

Y1L48 = Y1_Do_A_DEC & (Y1L273) # !Y1_Do_A_DEC & !G1_ACC[7] & (Y1L47);


--Y1L50 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20635 at LC_X31_Y7_N8
--operation mode is normal

Y1L50 = !Y1_Do_A_ORL & !Y1_Do_A_XRL & !Y1_Do_A_ANL & Y1L81;


--LB20L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183 at LC_X24_Y12_N7
--operation mode is arithmetic

LB20L9_carry_eqn = (!LB20L2 & LB20L7) # (LB20L2 & LB20L8);
LB20L9 = LB14L4 $ LB17L15 $ LB20L9_carry_eqn;

--LB20L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185 at LC_X24_Y12_N7
--operation mode is arithmetic

LB20L10_cout_0 = LB14L4 & !LB17L15 & !LB20L7 # !LB14L4 & (!LB20L7 # !LB17L15);
LB20L10 = CARRY(LB20L10_cout_0);

--LB20L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185COUT1_242 at LC_X24_Y12_N7
--operation mode is arithmetic

LB20L11_cout_1 = LB14L4 & !LB17L15 & !LB20L8 # !LB14L4 & (!LB20L8 # !LB17L15);
LB20L11 = CARRY(LB20L11_cout_1);


--DB1_Div_Q[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[7] at LC_X12_Y13_N2
--operation mode is normal

DB1_Div_Q[7]_lut_out = !A1L149 & !DB1L63 & DB1L59;
DB1_Div_Q[7] = DFFEAS(DB1_Div_Q[7]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L51 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20636 at LC_X24_Y12_N1
--operation mode is normal

Y1L51 = Y1L79 & (Y1_Do_A_MUL & (LB20L9) # !Y1_Do_A_MUL & DB1_Div_Q[7]);


--Y1L53 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20638 at LC_X31_Y7_N5
--operation mode is normal

Y1L53 = Y1_Do_A_XRL & (!Y1L408) # !Y1_Do_A_XRL & Y1L535 & !Y1_Do_A_SWAP;


--Y1L54 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20639 at LC_X31_Y7_N9
--operation mode is normal

Y1L54 = G1_ACC[7] & (Y1_Do_A_ORL # Y1L53 & !Y1_Do_A_ANL);


--Y1L274 is T8052:inst|T51:core51|T51_ALU:alu|add~8030 at LC_X35_Y14_N6
--operation mode is arithmetic

Y1L274_carry_eqn = (!Y1L240 & Y1L266) # (Y1L240 & Y1L267);
Y1L274 = G1_ACC[7] $ (!Y1L274_carry_eqn);

--Y1L275 is T8052:inst|T51:core51|T51_ALU:alu|add~8032 at LC_X35_Y14_N6
--operation mode is arithmetic

Y1L275_cout_0 = G1_ACC[7] & (!Y1L266);
Y1L275 = CARRY(Y1L275_cout_0);

--Y1L276 is T8052:inst|T51:core51|T51_ALU:alu|add~8032COUT1_8241 at LC_X35_Y14_N6
--operation mode is arithmetic

Y1L276_cout_1 = G1_ACC[7] & (!Y1L267);
Y1L276 = CARRY(Y1L276_cout_1);


--Y1L55 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20640 at LC_X25_Y8_N2
--operation mode is normal

Y1L55 = Y1L274 & (Y1L153 # G1_ACC[3] & Y1_Do_A_SWAP) # !Y1L274 & (G1_ACC[3] & Y1_Do_A_SWAP);


--Y1L56 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20641 at LC_X32_Y14_N0
--operation mode is normal

Y1L56 = Y1L55 # Y1L84 & (G1L1061 # G1L1062);


--Y1L57 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20642 at LC_X32_Y14_N6
--operation mode is normal

Y1L57 = !Y1_Do_A_ORL & Y1L56 & !Y1_Do_A_ANL & !Y1_Do_A_XRL;


--Y1L58 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20643 at LC_X32_Y14_N4
--operation mode is normal

Y1L58 = Y1_Do_A_ORL # G1_ACC[7] & Y1_Do_A_ANL;


--Y1L59 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20644 at LC_X32_Y14_N2
--operation mode is normal

Y1L59 = Y1L58 # Y1L82 & !Y1_Do_A_ANL & !Y1_Do_A_XRL;


--Y1L62 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20647 at LC_X32_Y15_N0
--operation mode is normal

Y1L62 = !Y1_Do_A_RLC & !Y1_Do_A_RR & !Y1_Do_A_RL & !Y1_Do_A_RRC;


--Y1L63 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20648 at LC_X31_Y12_N8
--operation mode is normal

Y1L63 = Y1L77 & (Y1L69 # !Y1L73) # !Y1L77 & (Y1L75);


--G1L1335 is T8052:inst|T51:core51|process12~1490 at LC_X30_Y13_N1
--operation mode is normal

G1L1335 = G1L1358 $ (G1L1350 & G1L1348 # !G1L1360);


--G1L933 is T8052:inst|T51:core51|J_Skip~189 at LC_X31_Y13_N0
--operation mode is normal

G1L933 = G1_FCycle[0] & G1_FCycle[1] & (G1L1331 # G1L1335);


--A1L52 is rtl~79 at LC_X26_Y11_N2
--operation mode is normal

A1L52 = G1_Inst[4] & A1L74 & A1L73 & !G1_Inst[5];


--A1L31 is rtl~9 at LC_X26_Y18_N9
--operation mode is normal

A1L31 = G1_Inst[0] & A1L77 & A1L79;


--G1L1336 is T8052:inst|T51:core51|process12~1491 at LC_X25_Y20_N2
--operation mode is normal

G1L1336 = !G1_Inst[2] & !G1_Inst[3] & G1_Inst[0] & !G1_Inst[1];


--G1L930 is T8052:inst|T51:core51|IStart~98 at LC_X22_Y18_N1
--operation mode is normal

G1L930 = !G1L897 & !G1L934 & !A1L31 & !G1L1726;


--A1L103 is rtl~5390 at LC_X28_Y19_N4
--operation mode is normal

A1L103 = !G1_Inst[5] & (!G1_Inst[6] & G1_Inst[7]);


--G1L68 is T8052:inst|T51:core51|add~20002 at LC_X31_Y20_N5
--operation mode is normal

G1L68 = !G1_Inst[6] & A1L74 & !G1_Inst[7];


--G1L69 is T8052:inst|T51:core51|add~20003 at LC_X31_Y20_N4
--operation mode is normal

G1L69 = G1L68 & (A1L93 & G1_Inst[5] & G1_Inst[4] # !A1L93 & (G1_Inst[5] $ G1_Inst[4]));


--A1L36 is rtl~30 at LC_X28_Y17_N0
--operation mode is normal

A1L36 = A1L75 & (A1L81);


--G1L1326 is T8052:inst|T51:core51|process12~33 at LC_X30_Y9_N6
--operation mode is normal

G1L1326 = A1L36 & (!A1L99 # !A1L98 # !G1L1042);


--Y1L277 is T8052:inst|T51:core51|T51_ALU:alu|add~8035 at LC_X29_Y11_N6
--operation mode is arithmetic

Y1L277_carry_eqn = (!Y1L296 & Y1L300) # (Y1L296 & Y1L301);
Y1L277 = G1L1060 $ G1L1072 $ Y1L277_carry_eqn;

--Y1L278 is T8052:inst|T51:core51|T51_ALU:alu|add~8037 at LC_X29_Y11_N6
--operation mode is arithmetic

Y1L278_cout_0 = G1L1060 & (!Y1L300 # !G1L1072) # !G1L1060 & !G1L1072 & !Y1L300;
Y1L278 = CARRY(Y1L278_cout_0);

--Y1L279 is T8052:inst|T51:core51|T51_ALU:alu|add~8037COUT1_8252 at LC_X29_Y11_N6
--operation mode is arithmetic

Y1L279_cout_1 = G1L1060 & (!Y1L301 # !G1L1072) # !G1L1060 & !G1L1072 & !Y1L301;
Y1L279 = CARRY(Y1L279_cout_1);


--Y1L280 is T8052:inst|T51:core51|T51_ALU:alu|add~8040 at LC_X29_Y11_N7
--operation mode is arithmetic

Y1L280_carry_eqn = (!Y1L296 & Y1L278) # (Y1L296 & Y1L279);
Y1L280 = G1L1064 $ G1L1073 $ !Y1L280_carry_eqn;

--Y1L281 is T8052:inst|T51:core51|T51_ALU:alu|add~8042 at LC_X29_Y11_N7
--operation mode is arithmetic

Y1L281_cout_0 = G1L1064 & G1L1073 & !Y1L278 # !G1L1064 & (G1L1073 # !Y1L278);
Y1L281 = CARRY(Y1L281_cout_0);

--Y1L282 is T8052:inst|T51:core51|T51_ALU:alu|add~8042COUT1_8254 at LC_X29_Y11_N7
--operation mode is arithmetic

Y1L282_cout_1 = G1L1064 & G1L1073 & !Y1L279 # !G1L1064 & (G1L1073 # !Y1L279);
Y1L282 = CARRY(Y1L282_cout_1);


--Y1L283 is T8052:inst|T51:core51|T51_ALU:alu|add~8045 at LC_X29_Y11_N0
--operation mode is arithmetic

Y1L283 = G1L1042 $ G1L1066;

--Y1L284 is T8052:inst|T51:core51|T51_ALU:alu|add~8047 at LC_X29_Y11_N0
--operation mode is arithmetic

Y1L284_cout_0 = G1L1042 # !G1L1066;
Y1L284 = CARRY(Y1L284_cout_0);

--Y1L285 is T8052:inst|T51:core51|T51_ALU:alu|add~8047COUT1_8243 at LC_X29_Y11_N0
--operation mode is arithmetic

Y1L285_cout_1 = G1L1042 # !G1L1066;
Y1L285 = CARRY(Y1L285_cout_1);


--Y1L286 is T8052:inst|T51:core51|T51_ALU:alu|add~8050 at LC_X29_Y11_N1
--operation mode is arithmetic

Y1L286 = G1L1045 $ G1L1067 $ !Y1L284;

--Y1L287 is T8052:inst|T51:core51|T51_ALU:alu|add~8052 at LC_X29_Y11_N1
--operation mode is arithmetic

Y1L287_cout_0 = G1L1045 & G1L1067 & !Y1L284 # !G1L1045 & (G1L1067 # !Y1L284);
Y1L287 = CARRY(Y1L287_cout_0);

--Y1L288 is T8052:inst|T51:core51|T51_ALU:alu|add~8052COUT1_8245 at LC_X29_Y11_N1
--operation mode is arithmetic

Y1L288_cout_1 = G1L1045 & G1L1067 & !Y1L285 # !G1L1045 & (G1L1067 # !Y1L285);
Y1L288 = CARRY(Y1L288_cout_1);


--Y1L289 is T8052:inst|T51:core51|T51_ALU:alu|add~8055 at LC_X29_Y11_N2
--operation mode is arithmetic

Y1L289 = G1L1048 $ G1L1068 $ Y1L287;

--Y1L290 is T8052:inst|T51:core51|T51_ALU:alu|add~8057 at LC_X29_Y11_N2
--operation mode is arithmetic

Y1L290_cout_0 = G1L1048 & (!Y1L287 # !G1L1068) # !G1L1048 & !G1L1068 & !Y1L287;
Y1L290 = CARRY(Y1L290_cout_0);

--Y1L291 is T8052:inst|T51:core51|T51_ALU:alu|add~8057COUT1_8247 at LC_X29_Y11_N2
--operation mode is arithmetic

Y1L291_cout_1 = G1L1048 & (!Y1L288 # !G1L1068) # !G1L1048 & !G1L1068 & !Y1L288;
Y1L291 = CARRY(Y1L291_cout_1);


--Y1L292 is T8052:inst|T51:core51|T51_ALU:alu|add~8060 at LC_X29_Y11_N3
--operation mode is arithmetic

Y1L292 = G1L1069 $ G1L1051 $ !Y1L290;

--Y1L293 is T8052:inst|T51:core51|T51_ALU:alu|add~8062 at LC_X29_Y11_N3
--operation mode is arithmetic

Y1L293_cout_0 = G1L1069 & (!Y1L290 # !G1L1051) # !G1L1069 & !G1L1051 & !Y1L290;
Y1L293 = CARRY(Y1L293_cout_0);

--Y1L294 is T8052:inst|T51:core51|T51_ALU:alu|add~8062COUT1_8248 at LC_X29_Y11_N3
--operation mode is arithmetic

Y1L294_cout_1 = G1L1069 & (!Y1L291 # !G1L1051) # !G1L1069 & !G1L1051 & !Y1L291;
Y1L294 = CARRY(Y1L294_cout_1);


--A1L104 is rtl~5391 at LC_X30_Y11_N5
--operation mode is normal

A1L104 = Y1L292 # Y1L289 # Y1L283 # Y1L286;


--Y1L295 is T8052:inst|T51:core51|T51_ALU:alu|add~8065 at LC_X29_Y11_N4
--operation mode is arithmetic

Y1L295 = G1L1070 $ G1L1054 $ Y1L293;

--Y1L296 is T8052:inst|T51:core51|T51_ALU:alu|add~8067 at LC_X29_Y11_N4
--operation mode is arithmetic

Y1L296 = Y1L297;


--Y1L299 is T8052:inst|T51:core51|T51_ALU:alu|add~8070 at LC_X29_Y11_N5
--operation mode is arithmetic

Y1L299_carry_eqn = (!Y1L296 & GND) # (Y1L296 & VCC);
Y1L299 = G1L1057 $ G1L1071 $ !Y1L299_carry_eqn;

--Y1L300 is T8052:inst|T51:core51|T51_ALU:alu|add~8072 at LC_X29_Y11_N5
--operation mode is arithmetic

Y1L300_cout_0 = G1L1057 & G1L1071 & !Y1L296 # !G1L1057 & (G1L1071 # !Y1L296);
Y1L300 = CARRY(Y1L300_cout_0);

--Y1L301 is T8052:inst|T51:core51|T51_ALU:alu|add~8072COUT1_8250 at LC_X29_Y11_N5
--operation mode is arithmetic

Y1L301_cout_1 = G1L1057 & G1L1071 & !Y1L296 # !G1L1057 & (G1L1071 # !Y1L296);
Y1L301 = CARRY(Y1L301_cout_1);


--A1L105 is rtl~5392 at LC_X30_Y11_N2
--operation mode is normal

A1L105 = Y1L299 # Y1L295;


--A1L37 is rtl~32 at LC_X30_Y11_N1
--operation mode is normal

A1L37 = Y1L277 # Y1L280 # A1L105 # A1L104;


--A1L107 is rtl~5394 at LC_X31_Y12_N9
--operation mode is normal

A1L107 = Y1L268 # Y1L243 # Y1L191 # !A1L196;


--G1L1337 is T8052:inst|T51:core51|process12~1492 at LC_X31_Y12_N6
--operation mode is normal

G1L1337 = Y1_Do_I_CJNE & A1L37 # !Y1_Do_I_CJNE & (Y1L339 # A1L107);


--G1L1338 is T8052:inst|T51:core51|process12~1493 at LC_X30_Y19_N1
--operation mode is normal

G1L1338 = G1_Inst[5] & !G1_Inst[6];


--G1L1339 is T8052:inst|T51:core51|process12~1494 at LC_X30_Y19_N3
--operation mode is normal

G1L1339 = G1_Inst[4] & G1_Inst[7] & !G1L1727 & G1L1338;


--G1L70 is T8052:inst|T51:core51|add~20004 at LC_X32_Y13_N2
--operation mode is normal

G1L70 = G1L69 # G1L1326 # G1L1339 & G1L1337;


--G1L931 is T8052:inst|T51:core51|IStart~99 at LC_X32_Y13_N4
--operation mode is normal

G1L931 = G1L930 & (!G1L70 & G1L1324 # !A1L35);


--G1_SP[0] is T8052:inst|T51:core51|SP[0] at LC_X18_Y18_N0
--operation mode is normal

G1_SP[0]_lut_out = G1L929 & (!G1L1688) # !G1L929 & (G1L1725 & (!G1L1688) # !G1L1725 & !G1L1690);
G1_SP[0] = DFFEAS(G1_SP[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L867 is T8052:inst|T51:core51|Int_AddrA~24598 at LC_X21_Y19_N8
--operation mode is normal

G1L867 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[0] # !G1_FCycle[1] & (!G1_SP[0])) # !G1_FCycle[0] & (!G1_SP[0]);


--G1L868 is T8052:inst|T51:core51|Int_AddrA~24599 at LC_X21_Y19_N2
--operation mode is normal

G1L868 = G1_SP[0] $ (G1_FCycle[1] # G1_FCycle[0]);


--G1L869 is T8052:inst|T51:core51|Int_AddrA~24600 at LC_X21_Y19_N3
--operation mode is normal

G1L869 = !A1L38 & G1L868 & (G1_ICall # A1L40);


--G1L870 is T8052:inst|T51:core51|Int_AddrA~24601 at LC_X23_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[0]_qfbk = G1_Inst1[0];
G1L870 = A1L38 & (A1L32 & !G1_SP[0] # !A1L32 & (G1_Inst1[0]_qfbk));

--G1_Inst1[0] is T8052:inst|T51:core51|Inst1[0] at LC_X23_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[0] = DFFEAS(G1L870, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L89, , , VCC);


--G1L871 is T8052:inst|T51:core51|Int_AddrA~24602 at LC_X29_Y17_N0
--operation mode is normal

G1L871 = G1L1296 & G1_Inst1[3] & (!G1_Inst1[7]) # !G1L1296 & (G1_Inst1[0]);


--G1L872 is T8052:inst|T51:core51|Int_AddrA~24603 at LC_X23_Y14_N9
--operation mode is normal

G1L872 = G1L869 # G1L870 # G1L871 & G1L842;


--G1L715 is T8052:inst|T51:core51|Int_AddrA[0]~24605 at LC_X22_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[0]_qfbk = B1_IO_Addr_r[0];
G1L715 = G1L796 & (!B1L85 & B1_IO_Addr_r[0]_qfbk # !G1_SP[0]) # !G1L796 & !B1L85 & B1_IO_Addr_r[0]_qfbk;

--B1_IO_Addr_r[0] is T8052:inst|IO_Addr_r[0] at LC_X22_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[0] = DFFEAS(G1L715, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L724, , , VCC);


--G1L716 is T8052:inst|T51:core51|Int_AddrA[0]~24606 at LC_X23_Y19_N5
--operation mode is normal

G1L716 = G1_Inst1[0] & (G1L890 & G1L1297 # !G1L828);


--W1_q_a[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[0] at M4K_X33_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[0]_PORT_A_data_in = G1_ACC[0];
W1_q_a[0]_PORT_A_data_in_reg = DFFE(W1_q_a[0]_PORT_A_data_in, W1_q_a[0]_clock_0, , , );
W1_q_a[0]_PORT_B_data_in = R2_ram_rom_data_reg[0];
W1_q_a[0]_PORT_B_data_in_reg = DFFE(W1_q_a[0]_PORT_B_data_in, W1_q_a[0]_clock_1, , , );
W1_q_a[0]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[0]_PORT_A_address_reg = DFFE(W1_q_a[0]_PORT_A_address, W1_q_a[0]_clock_0, , , );
W1_q_a[0]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[0]_PORT_B_address_reg = DFFE(W1_q_a[0]_PORT_B_address, W1_q_a[0]_clock_1, , , );
W1_q_a[0]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[0]_PORT_A_write_enable_reg = DFFE(W1_q_a[0]_PORT_A_write_enable, W1_q_a[0]_clock_0, , , );
W1_q_a[0]_PORT_B_write_enable = R2L2;
W1_q_a[0]_PORT_B_write_enable_reg = DFFE(W1_q_a[0]_PORT_B_write_enable, W1_q_a[0]_clock_1, , , );
W1_q_a[0]_clock_0 = GLOBAL(MB1__clk0);
W1_q_a[0]_clock_1 = GLOBAL(A1L6);
W1_q_a[0]_PORT_A_data_out = MEMORY(W1_q_a[0]_PORT_A_data_in_reg, W1_q_a[0]_PORT_B_data_in_reg, W1_q_a[0]_PORT_A_address_reg, W1_q_a[0]_PORT_B_address_reg, W1_q_a[0]_PORT_A_write_enable_reg, W1_q_a[0]_PORT_B_write_enable_reg, , , W1_q_a[0]_clock_0, W1_q_a[0]_clock_1, , , , );
W1_q_a[0] = W1_q_a[0]_PORT_A_data_out[0];

--W1_q_b[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[0] at M4K_X33_Y6
W1_q_b[0]_PORT_A_data_in = G1_ACC[0];
W1_q_b[0]_PORT_A_data_in_reg = DFFE(W1_q_b[0]_PORT_A_data_in, W1_q_b[0]_clock_0, , , );
W1_q_b[0]_PORT_B_data_in = R2_ram_rom_data_reg[0];
W1_q_b[0]_PORT_B_data_in_reg = DFFE(W1_q_b[0]_PORT_B_data_in, W1_q_b[0]_clock_1, , , );
W1_q_b[0]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[0]_PORT_A_address_reg = DFFE(W1_q_b[0]_PORT_A_address, W1_q_b[0]_clock_0, , , );
W1_q_b[0]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[0]_PORT_B_address_reg = DFFE(W1_q_b[0]_PORT_B_address, W1_q_b[0]_clock_1, , , );
W1_q_b[0]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[0]_PORT_A_write_enable_reg = DFFE(W1_q_b[0]_PORT_A_write_enable, W1_q_b[0]_clock_0, , , );
W1_q_b[0]_PORT_B_write_enable = R2L2;
W1_q_b[0]_PORT_B_write_enable_reg = DFFE(W1_q_b[0]_PORT_B_write_enable, W1_q_b[0]_clock_1, , , );
W1_q_b[0]_clock_0 = GLOBAL(MB1__clk0);
W1_q_b[0]_clock_1 = GLOBAL(A1L6);
W1_q_b[0]_PORT_B_data_out = MEMORY(W1_q_b[0]_PORT_A_data_in_reg, W1_q_b[0]_PORT_B_data_in_reg, W1_q_b[0]_PORT_A_address_reg, W1_q_b[0]_PORT_B_address_reg, W1_q_b[0]_PORT_A_write_enable_reg, W1_q_b[0]_PORT_B_write_enable_reg, , , W1_q_b[0]_clock_0, W1_q_b[0]_clock_1, , , , );
W1_q_b[0] = W1_q_b[0]_PORT_B_data_out[0];


--Q1_ram_block3a8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8 at M4K_X19_Y18
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a8_PORT_A_data_in = G1_ACC[0];
Q1_ram_block3a8_PORT_A_data_in_reg = DFFE(Q1_ram_block3a8_PORT_A_data_in, Q1_ram_block3a8_clock_0, , , Q1_ram_block3a8_clock_enable_0);
Q1_ram_block3a8_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1_ram_block3a8_PORT_B_data_in_reg = DFFE(Q1_ram_block3a8_PORT_B_data_in, Q1_ram_block3a8_clock_1, , , Q1_ram_block3a8_clock_enable_1);
Q1_ram_block3a8_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a8_PORT_A_address_reg = DFFE(Q1_ram_block3a8_PORT_A_address, Q1_ram_block3a8_clock_0, , , Q1_ram_block3a8_clock_enable_0);
Q1_ram_block3a8_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a8_PORT_B_address_reg = DFFE(Q1_ram_block3a8_PORT_B_address, Q1_ram_block3a8_clock_1, , , Q1_ram_block3a8_clock_enable_1);
Q1_ram_block3a8_PORT_A_write_enable = GND;
Q1_ram_block3a8_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a8_PORT_A_write_enable, Q1_ram_block3a8_clock_0, , , Q1_ram_block3a8_clock_enable_0);
Q1_ram_block3a8_PORT_B_write_enable = S2L2;
Q1_ram_block3a8_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a8_PORT_B_write_enable, Q1_ram_block3a8_clock_1, , , Q1_ram_block3a8_clock_enable_1);
Q1_ram_block3a8_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a8_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a8_clock_enable_0 = !G1L1563;
Q1_ram_block3a8_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a8_PORT_A_data_out = MEMORY(Q1_ram_block3a8_PORT_A_data_in_reg, Q1_ram_block3a8_PORT_B_data_in_reg, Q1_ram_block3a8_PORT_A_address_reg, Q1_ram_block3a8_PORT_B_address_reg, Q1_ram_block3a8_PORT_A_write_enable_reg, Q1_ram_block3a8_PORT_B_write_enable_reg, , , Q1_ram_block3a8_clock_0, Q1_ram_block3a8_clock_1, Q1_ram_block3a8_clock_enable_0, Q1_ram_block3a8_clock_enable_1, , );
Q1_ram_block3a8 = Q1_ram_block3a8_PORT_A_data_out[0];

--Q1M365 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~PORTBDATAOUT0 at M4K_X19_Y18
Q1M365_PORT_A_data_in = G1_ACC[0];
Q1M365_PORT_A_data_in_reg = DFFE(Q1M365_PORT_A_data_in, Q1M365_clock_0, , , Q1M365_clock_enable_0);
Q1M365_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1M365_PORT_B_data_in_reg = DFFE(Q1M365_PORT_B_data_in, Q1M365_clock_1, , , Q1M365_clock_enable_1);
Q1M365_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M365_PORT_A_address_reg = DFFE(Q1M365_PORT_A_address, Q1M365_clock_0, , , Q1M365_clock_enable_0);
Q1M365_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M365_PORT_B_address_reg = DFFE(Q1M365_PORT_B_address, Q1M365_clock_1, , , Q1M365_clock_enable_1);
Q1M365_PORT_A_write_enable = GND;
Q1M365_PORT_A_write_enable_reg = DFFE(Q1M365_PORT_A_write_enable, Q1M365_clock_0, , , Q1M365_clock_enable_0);
Q1M365_PORT_B_write_enable = S2L2;
Q1M365_PORT_B_write_enable_reg = DFFE(Q1M365_PORT_B_write_enable, Q1M365_clock_1, , , Q1M365_clock_enable_1);
Q1M365_clock_0 = GLOBAL(MB1__clk0);
Q1M365_clock_1 = GLOBAL(A1L6);
Q1M365_clock_enable_0 = !G1L1563;
Q1M365_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M365_PORT_B_data_out = MEMORY(Q1M365_PORT_A_data_in_reg, Q1M365_PORT_B_data_in_reg, Q1M365_PORT_A_address_reg, Q1M365_PORT_B_address_reg, Q1M365_PORT_A_write_enable_reg, Q1M365_PORT_B_write_enable_reg, , , Q1M365_clock_0, Q1M365_clock_1, Q1M365_clock_enable_0, Q1M365_clock_enable_1, , );
Q1M365 = Q1M365_PORT_B_data_out[0];


--Q1_ram_block3a0 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0 at M4K_X33_Y18
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a0_PORT_A_data_in = G1_ACC[0];
Q1_ram_block3a0_PORT_A_data_in_reg = DFFE(Q1_ram_block3a0_PORT_A_data_in, Q1_ram_block3a0_clock_0, , , Q1_ram_block3a0_clock_enable_0);
Q1_ram_block3a0_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1_ram_block3a0_PORT_B_data_in_reg = DFFE(Q1_ram_block3a0_PORT_B_data_in, Q1_ram_block3a0_clock_1, , , Q1_ram_block3a0_clock_enable_1);
Q1_ram_block3a0_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1_ram_block3a0_PORT_A_address_reg = DFFE(Q1_ram_block3a0_PORT_A_address, Q1_ram_block3a0_clock_0, , , Q1_ram_block3a0_clock_enable_0);
Q1_ram_block3a0_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a0_PORT_B_address_reg = DFFE(Q1_ram_block3a0_PORT_B_address, Q1_ram_block3a0_clock_1, , , Q1_ram_block3a0_clock_enable_1);
Q1_ram_block3a0_PORT_A_write_enable = GND;
Q1_ram_block3a0_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a0_PORT_A_write_enable, Q1_ram_block3a0_clock_0, , , Q1_ram_block3a0_clock_enable_0);
Q1_ram_block3a0_PORT_B_write_enable = S2L1;
Q1_ram_block3a0_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a0_PORT_B_write_enable, Q1_ram_block3a0_clock_1, , , Q1_ram_block3a0_clock_enable_1);
Q1_ram_block3a0_clock_0 = GLOBAL(MB1__clk0);
Q1_ram_block3a0_clock_1 = GLOBAL(A1L6);
Q1_ram_block3a0_clock_enable_0 = G1L1563;
Q1_ram_block3a0_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a0_PORT_A_data_out = MEMORY(Q1_ram_block3a0_PORT_A_data_in_reg, Q1_ram_block3a0_PORT_B_data_in_reg, Q1_ram_block3a0_PORT_A_address_reg, Q1_ram_block3a0_PORT_B_address_reg, Q1_ram_block3a0_PORT_A_write_enable_reg, Q1_ram_block3a0_PORT_B_write_enable_reg, , , Q1_ram_block3a0_clock_0, Q1_ram_block3a0_clock_1, Q1_ram_block3a0_clock_enable_0, Q1_ram_block3a0_clock_enable_1, , );
Q1_ram_block3a0 = Q1_ram_block3a0_PORT_A_data_out[0];

--Q1M45 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~PORTBDATAOUT0 at M4K_X33_Y18
Q1M45_PORT_A_data_in = G1_ACC[0];
Q1M45_PORT_A_data_in_reg = DFFE(Q1M45_PORT_A_data_in, Q1M45_clock_0, , , Q1M45_clock_enable_0);
Q1M45_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1M45_PORT_B_data_in_reg = DFFE(Q1M45_PORT_B_data_in, Q1M45_clock_1, , , Q1M45_clock_enable_1);
Q1M45_PORT_A_address = BUS(G1L1426, G1L1430, G1L1442, G1L1455, G1L1468, G1L1482, G1L1492, G1L1502, G1L1515, G1L1533, G1L1544, G1L1555);
Q1M45_PORT_A_address_reg = DFFE(Q1M45_PORT_A_address, Q1M45_clock_0, , , Q1M45_clock_enable_0);
Q1M45_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M45_PORT_B_address_reg = DFFE(Q1M45_PORT_B_address, Q1M45_clock_1, , , Q1M45_clock_enable_1);
Q1M45_PORT_A_write_enable = GND;
Q1M45_PORT_A_write_enable_reg = DFFE(Q1M45_PORT_A_write_enable, Q1M45_clock_0, , , Q1M45_clock_enable_0);
Q1M45_PORT_B_write_enable = S2L1;
Q1M45_PORT_B_write_enable_reg = DFFE(Q1M45_PORT_B_write_enable, Q1M45_clock_1, , , Q1M45_clock_enable_1);
Q1M45_clock_0 = GLOBAL(MB1__clk0);
Q1M45_clock_1 = GLOBAL(A1L6);
Q1M45_clock_enable_0 = G1L1563;
Q1M45_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M45_PORT_B_data_out = MEMORY(Q1M45_PORT_A_data_in_reg, Q1M45_PORT_B_data_in_reg, Q1M45_PORT_A_address_reg, Q1M45_PORT_B_address_reg, Q1M45_PORT_A_write_enable_reg, Q1M45_PORT_B_write_enable_reg, , , Q1M45_clock_0, Q1M45_clock_1, Q1M45_clock_enable_0, Q1M45_clock_enable_1, , );
Q1M45 = Q1M45_PORT_B_data_out[0];


--B1L86 is T8052:inst|ROM_Data[0]~2762 at LC_X24_Y14_N8
--operation mode is normal

B1L86 = Q1_address_reg_a[0] & Q1_ram_block3a8 # !Q1_address_reg_a[0] & (Q1_ram_block3a0);


--B1L87 is T8052:inst|ROM_Data[0]~2763 at LC_X24_Y14_N3
--operation mode is normal

B1L87 = B1L57 & W1_q_a[0] & (!B1L58) # !B1L57 & (B1L86 & B1L58);


--B1L88 is T8052:inst|ROM_Data[0]~2764 at LC_X25_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[0]_qfbk = B1_rom_data_reg[0];
B1L88 = B1_rom_data_reg[0]_qfbk & (B1L57 $ !B1L58);

--B1_rom_data_reg[0] is T8052:inst|rom_data_reg[0] at LC_X25_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_rom_data_reg[0] = DFFEAS(B1L88, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1L89, , , VCC);


--G1L718 is T8052:inst|T51:core51|Int_AddrA[0]~24608 at LC_X24_Y14_N4
--operation mode is normal

G1L718 = A1L29 & (X1_wren_mux_b & X1_wrdata_r[0] # !X1_wren_mux_b & (CB2_q_b[0]));


--G1L719 is T8052:inst|T51:core51|Int_AddrA[0]~24609 at LC_X22_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[0]_qfbk = G1_Old_Mem_B[0];
G1L719 = G1_Old_Mem_B[0]_qfbk & (G1_FCycle[1] # G1_FCycle[0]);

--G1_Old_Mem_B[0] is T8052:inst|T51:core51|Old_Mem_B[0] at LC_X22_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[0] = DFFEAS(G1L719, GLOBAL(MB1__clk0), VCC, , , X1L12, , , VCC);


--G1L720 is T8052:inst|T51:core51|Int_AddrA[0]~24610 at LC_X24_Y14_N5
--operation mode is normal

G1L720 = A1L84 & (G1L719 # G1L718) # !A1L84 & G1_Inst[0];


--G1L722 is T8052:inst|T51:core51|Int_AddrA[0]~24612 at LC_X23_Y19_N3
--operation mode is normal

G1L722 = !A1L83 & G1_Inst2[0] & A1L81 & G1L1298;


--G1L724 is T8052:inst|T51:core51|Int_AddrA[0]~24614 at LC_X23_Y14_N2
--operation mode is normal

G1L724 = G1L734 # G1L736 & G1L797;


--G1_SP[2] is T8052:inst|T51:core51|SP[2] at LC_X17_Y17_N9
--operation mode is normal

G1_SP[2]_lut_out = !G1L464 & (!G1L470 & !G1L465 # !G1_iReady);
G1_SP[2] = DFFEAS(G1_SP[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L765 is T8052:inst|T51:core51|Int_AddrA[2]~24615 at LC_X23_Y9_N6
--operation mode is normal

G1L765 = B1_IO_Addr_r[2] & (G1L796 & !G1_SP[2] # !B1L85) # !B1_IO_Addr_r[2] & G1L796 & (!G1_SP[2]);


--G1L873 is T8052:inst|T51:core51|Int_AddrA~24616 at LC_X23_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[2]_qfbk = G1_Inst1[2];
G1L873 = G1L1296 & G1_Inst1[5] & !G1_Inst1[7] # !G1L1296 & (G1_Inst1[2]_qfbk);

--G1_Inst1[2] is T8052:inst|T51:core51|Inst1[2] at LC_X23_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[2] = DFFEAS(G1L873, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L97, , , VCC);


--G1L71 is T8052:inst|T51:core51|add~20005 at LC_X18_Y19_N2
--operation mode is arithmetic

G1L71 = G1_SP[2] $ G1L78;

--G1L72 is T8052:inst|T51:core51|add~20007 at LC_X18_Y19_N2
--operation mode is arithmetic

G1L72_cout_0 = !G1_SP[2] & !G1L78;
G1L72 = CARRY(G1L72_cout_0);

--G1L73 is T8052:inst|T51:core51|add~20007COUT1_21169 at LC_X18_Y19_N2
--operation mode is arithmetic

G1L73_cout_1 = !G1_SP[2] & !G1L79;
G1L73 = CARRY(G1L73_cout_1);


--G1L74 is T8052:inst|T51:core51|add~20010 at LC_X17_Y17_N2
--operation mode is arithmetic

G1L74 = G1_SP[2] $ (!G1L472);

--G1L75 is T8052:inst|T51:core51|add~20012 at LC_X17_Y17_N2
--operation mode is arithmetic

G1L75_cout_0 = G1_SP[2] # !G1L472;
G1L75 = CARRY(G1L75_cout_0);

--G1L76 is T8052:inst|T51:core51|add~20012COUT1_21158 at LC_X17_Y17_N2
--operation mode is arithmetic

G1L76_cout_1 = G1_SP[2] # !G1L473;
G1L76 = CARRY(G1L76_cout_1);


--G1L874 is T8052:inst|T51:core51|Int_AddrA~24617 at LC_X23_Y9_N8
--operation mode is normal

G1L874 = G1L792 & (G1L1294 & (G1L873) # !G1L1294 & G1L896);


--G1L875 is T8052:inst|T51:core51|Int_AddrA~24618 at LC_X22_Y18_N6
--operation mode is normal

G1L875 = G1_FCycle[1] & (G1_FCycle[0] & G1_Inst1[2] # !G1_FCycle[0] & (!G1_SP[2])) # !G1_FCycle[1] & (!G1_SP[2]);


--G1L876 is T8052:inst|T51:core51|Int_AddrA~24619 at LC_X22_Y18_N4
--operation mode is normal

G1L876 = G1_FCycle[1] & (G1_FCycle[0] & (!G1_SP[2]) # !G1_FCycle[0] & G1_Inst1[2]) # !G1_FCycle[1] & G1_Inst1[2];


--G1L877 is T8052:inst|T51:core51|Int_AddrA~24620 at LC_X23_Y16_N3
--operation mode is normal

G1L877 = A1L41 & G1L875 # !A1L41 & (A1L38 & G1L876);


--G1L766 is T8052:inst|T51:core51|Int_AddrA[2]~24621 at LC_X23_Y9_N7
--operation mode is normal

G1L766 = G1L765 # G1L797 & (G1L874 # G1L877);


--G1L878 is T8052:inst|T51:core51|Int_AddrA~24622 at LC_X23_Y19_N1
--operation mode is normal

G1L878 = G1_Inst1[2] & (G1L1297 & G1L890 # !G1L828);


--G1L879 is T8052:inst|T51:core51|Int_AddrA~24623 at LC_X28_Y17_N1
--operation mode is normal

G1L879 = A1L81 & A1L35 & A1L82 & G1_Inst2[2];


--G1L880 is T8052:inst|T51:core51|Int_AddrA~24624 at LC_X22_Y9_N7
--operation mode is normal

G1L880 = G1L879 # G1L892 & (B1L96 # B1L95);


--G1L881 is T8052:inst|T51:core51|Int_AddrA~24625 at LC_X27_Y18_N8
--operation mode is normal

G1L881 = A1L29 & (X1_wren_mux_b & (X1_wrdata_r[2]) # !X1_wren_mux_b & CB2_q_b[2]);


--G1L882 is T8052:inst|T51:core51|Int_AddrA~24626 at LC_X24_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[2]_qfbk = G1_Old_Mem_B[2];
G1L882 = G1_Old_Mem_B[2]_qfbk & (G1_FCycle[0] # G1_FCycle[1]);

--G1_Old_Mem_B[2] is T8052:inst|T51:core51|Old_Mem_B[2] at LC_X24_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[2] = DFFEAS(G1L882, GLOBAL(MB1__clk0), VCC, , , X1L14, , , VCC);


--G1L883 is T8052:inst|T51:core51|Int_AddrA~24627 at LC_X24_Y18_N1
--operation mode is normal

G1L883 = A1L84 & (G1L882 # G1L881) # !A1L84 & (G1_Inst[2]);


--G1L884 is T8052:inst|T51:core51|Int_AddrA~24628 at LC_X22_Y9_N2
--operation mode is normal

G1L884 = !A1L83 & (G1L880 # G1L883 & G1L794);


--G1L767 is T8052:inst|T51:core51|Int_AddrA[2]~24629 at LC_X22_Y9_N9
--operation mode is normal

G1L767 = A1L39 & (G1L896) # !A1L39 & (G1L884 # G1L878);


--G1L768 is T8052:inst|T51:core51|Int_AddrA[2]~24630 at LC_X21_Y9_N2
--operation mode is normal

G1L768 = G1L766 # G1L767 & G1L803;


--G1_SP[1] is T8052:inst|T51:core51|SP[1] at LC_X17_Y16_N6
--operation mode is normal

G1_SP[1]_lut_out = G1L89 & !G1L474 & (!G1_iReady # !G1L477) # !G1L89 & (!G1_iReady # !G1L477);
G1_SP[1] = DFFEAS(G1_SP[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L737 is T8052:inst|T51:core51|Int_AddrA[1]~24631 at LC_X23_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[1]_qfbk = B1_IO_Addr_r[1];
G1L737 = G1_SP[1] & (B1_IO_Addr_r[1]_qfbk & !B1L85) # !G1_SP[1] & (G1L796 # B1_IO_Addr_r[1]_qfbk & !B1L85);

--B1_IO_Addr_r[1] is T8052:inst|IO_Addr_r[1] at LC_X23_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_IO_Addr_r[1] = DFFEAS(G1L737, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L752, , , VCC);


--G1L738 is T8052:inst|T51:core51|Int_AddrA[1]~24632 at LC_X25_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[4]_qfbk = G1_Inst1[4];
G1L738 = G1L1296 & (G1_Inst1[4]_qfbk & !G1_Inst1[7]) # !G1L1296 & G1_Inst1[1];

--G1_Inst1[4] is T8052:inst|T51:core51|Inst1[4] at LC_X25_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[4] = DFFEAS(G1L738, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L104, , , VCC);


--G1L739 is T8052:inst|T51:core51|Int_AddrA[1]~24633 at LC_X26_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[1]_qfbk = G1_Inst1[1];
G1L739 = G1_FCycle[0] & (G1_FCycle[1] & (G1_Inst1[1]_qfbk) # !G1_FCycle[1] & !G1_SP[1]) # !G1_FCycle[0] & !G1_SP[1];

--G1_Inst1[1] is T8052:inst|T51:core51|Inst1[1] at LC_X26_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[1] = DFFEAS(G1L739, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L93, , , VCC);


--G1L740 is T8052:inst|T51:core51|Int_AddrA[1]~24634 at LC_X26_Y12_N5
--operation mode is normal

G1L740 = G1_FCycle[0] & (G1_FCycle[1] & !G1_SP[1] # !G1_FCycle[1] & (G1_Inst1[1])) # !G1_FCycle[0] & (G1_Inst1[1]);


--G1L741 is T8052:inst|T51:core51|Int_AddrA[1]~24635 at LC_X23_Y16_N0
--operation mode is normal

G1L741 = A1L41 & (G1L739) # !A1L41 & G1L740 & A1L38;


--G1L77 is T8052:inst|T51:core51|add~20015 at LC_X18_Y19_N1
--operation mode is arithmetic

G1L77 = G1_SP[1] $ !G1L479;

--G1L78 is T8052:inst|T51:core51|add~20017 at LC_X18_Y19_N1
--operation mode is arithmetic

G1L78_cout_0 = G1_SP[1] # !G1L479;
G1L78 = CARRY(G1L78_cout_0);

--G1L79 is T8052:inst|T51:core51|add~20017COUT1_21167 at LC_X18_Y19_N1
--operation mode is arithmetic

G1L79_cout_1 = G1_SP[1] # !G1L480;
G1L79 = CARRY(G1L79_cout_1);


--G1L742 is T8052:inst|T51:core51|Int_AddrA[1]~24636 at LC_X23_Y16_N1
--operation mode is normal

G1L742 = G1L741 # !A1L41 & G1L754 & G1L845;


--G1L743 is T8052:inst|T51:core51|Int_AddrA[1]~24637 at LC_X23_Y16_N2
--operation mode is normal

G1L743 = G1L737 # G1L797 & (G1L742 # G1L753);


--G1L747 is T8052:inst|T51:core51|Int_AddrA[1]~24641 at LC_X24_Y19_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[1]_qfbk = G1_Old_Mem_B[1];
G1L747 = G1_Old_Mem_B[1]_qfbk & (G1_FCycle[0] # G1_FCycle[1]);

--G1_Old_Mem_B[1] is T8052:inst|T51:core51|Old_Mem_B[1] at LC_X24_Y19_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[1] = DFFEAS(G1L747, GLOBAL(MB1__clk0), VCC, , , X1L13, , , VCC);


--A1L108 is rtl~5395 at LC_X30_Y20_N0
--operation mode is normal

A1L108 = G1_Inst[2] & (!G1_Inst[3]);


--G1L749 is T8052:inst|T51:core51|Int_AddrA[1]~24643 at LC_X24_Y19_N5
--operation mode is normal

G1L749 = G1L782 & (B1L92 # B1L91) # !G1L764;


--G1L750 is T8052:inst|T51:core51|Int_AddrA[1]~24644 at LC_X23_Y19_N2
--operation mode is normal

G1L750 = !A1L83 & G1_Inst2[1] & A1L81 & G1L1298;


--G1L751 is T8052:inst|T51:core51|Int_AddrA[1]~24645 at LC_X24_Y19_N0
--operation mode is normal

G1L751 = A1L39 & G1L754 # !A1L39 & (G1L750 # G1L749);


--G1L752 is T8052:inst|T51:core51|Int_AddrA[1]~24646 at LC_X21_Y9_N9
--operation mode is normal

G1L752 = G1L743 # G1L751 & G1L803;


--G1L804 is T8052:inst|T51:core51|Int_AddrA[6]~24647 at LC_X22_Y10_N0
--operation mode is normal

G1L804 = G1L1293 & (B1_RAM_Cycle_r # !G1L1399);


--G1_SP[6] is T8052:inst|T51:core51|SP[6] at LC_X18_Y18_N4
--operation mode is normal

G1_SP[6]_lut_out = G1L1665 # !G1L1671 & G1_iReady;
G1_SP[6] = DFFEAS(G1_SP[6]_lut_out, GLOBAL(MB1__clk0), VCC, , , ~GND, GLOBAL(inst2), , );


--G1L885 is T8052:inst|T51:core51|Int_AddrA~24648 at LC_X22_Y18_N2
--operation mode is normal

G1L885 = G1_FCycle[1] & (G1_FCycle[0] & (G1_Inst1[6]) # !G1_FCycle[0] & G1_SP[6]) # !G1_FCycle[1] & G1_SP[6];


--G1L886 is T8052:inst|T51:core51|Int_AddrA~24649 at LC_X25_Y16_N6
--operation mode is normal

G1L886 = G1_Inst1[6] & G1L842 & (G1_Inst1[7] # !G1L1296);


--G1L887 is T8052:inst|T51:core51|Int_AddrA~24650 at LC_X22_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[6]_qfbk = G1_Inst1[6];
G1L887 = A1L38 & (A1L32 & (G1_SP[6]) # !A1L32 & G1_Inst1[6]_qfbk);

--G1_Inst1[6] is T8052:inst|T51:core51|Inst1[6] at LC_X22_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Inst1[6] = DFFEAS(G1L887, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L688, B1L113, , , VCC);


--G1L80 is T8052:inst|T51:core51|add~20020 at LC_X18_Y19_N6
--operation mode is arithmetic

G1L80_carry_eqn = (!G1L47 & G1L61) # (G1L47 & G1L62);
G1L80 = G1_SP[6] $ !G1L80_carry_eqn;

--G1L81 is T8052:inst|T51:core51|add~20022 at LC_X18_Y19_N6
--operation mode is arithmetic

G1L81_cout_0 = G1_SP[6] & !G1L61;
G1L81 = CARRY(G1L81_cout_0);

--G1L82 is T8052:inst|T51:core51|add~20022COUT1_21174 at LC_X18_Y19_N6
--operation mode is arithmetic

G1L82_cout_1 = G1_SP[6] & !G1L62;
G1L82 = CARRY(G1L82_cout_1);


--G1L83 is T8052:inst|T51:core51|add~20025 at LC_X17_Y17_N6
--operation mode is arithmetic

G1L83_carry_eqn = (!G1L51 & G1L64) # (G1L51 & G1L65);
G1L83 = G1_SP[6] $ (G1L83_carry_eqn);

--G1L84 is T8052:inst|T51:core51|add~20027 at LC_X17_Y17_N6
--operation mode is arithmetic

G1L84_cout_0 = !G1L64 # !G1_SP[6];
G1L84 = CARRY(G1L84_cout_0);

--G1L85 is T8052:inst|T51:core51|add~20027COUT1_21163 at LC_X17_Y17_N6
--operation mode is arithmetic

G1L85_cout_1 = !G1L65 # !G1_SP[6];
G1L85 = CARRY(G1L85_cout_1);


--G1L888 is T8052:inst|T51:core51|Int_AddrA~24651 at LC_X22_Y13_N1
--operation mode is normal

G1L888 = G1L887 # G1L815 & G1L845;


--G1L889 is T8052:inst|T51:core51|Int_AddrA~24652 at LC_X22_Y13_N2
--operation mode is normal

G1L889 = A1L41 & (G1L885) # !A1L41 & (G1L886 # G1L888);


--G1L805 is T8052:inst|T51:core51|Int_AddrA[6]~24653 at LC_X22_Y13_N8
--operation mode is normal

G1L805 = G1L804 & (G1L897 & (G1_SP[6]) # !G1L897 & G1L889);


--G1L806 is T8052:inst|T51:core51|Int_AddrA[6]~24654 at LC_X22_Y10_N1
--operation mode is normal

G1L806 = !B1_RAM_Cycle_r & (G1L1399 & B1_IO_Addr_r[6]);


--G1L807 is T8052:inst|T51:core51|Int_AddrA[6]~24655 at LC_X22_Y11_N1
--operation mode is normal

G1L807 = G1_Inst1[6] & (G1L1297 & G1L890 # !G1L828);


--G1L808 is T8052:inst|T51:core51|Int_AddrA[6]~24656 at LC_X23_Y19_N7
--operation mode is normal

G1L808 = !A1L83 & G1_Inst2[6] & A1L81 & G1L1298;


--X1L18 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[6]~74 at LC_X22_Y11_N0
--operation mode is normal

X1L18 = X1_wren_mux_b & X1_wrdata_r[6] # !X1_wren_mux_b & (CB2_q_b[6]);


--G1L810 is T8052:inst|T51:core51|Int_AddrA[6]~24658 at LC_X22_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[6]_qfbk = G1_Old_Mem_B[6];
G1L810 = A1L29 & !A1L80 & X1L18 # !A1L29 & (G1_Old_Mem_B[6]_qfbk);

--G1_Old_Mem_B[6] is T8052:inst|T51:core51|Old_Mem_B[6] at LC_X22_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Old_Mem_B[6] = DFFEAS(G1L810, GLOBAL(MB1__clk0), VCC, , , X1L18, , , VCC);


--G1L1299 is T8052:inst|T51:core51|process1~19 at LC_X25_Y20_N9
--operation mode is normal

G1L1299 = G1_Inst[3] # G1_Inst[2] $ !G1_Inst[1] # !G1_Inst[0];


--G1L813 is T8052:inst|T51:core51|Int_AddrA[6]~24661 at LC_X22_Y13_N9
--operation mode is normal

G1L813 = G1L803 & (G1L825 # G1L819);


--G1L814 is T8052:inst|T51:core51|Int_AddrA[6]~24662 at LC_X22_Y13_N7
--operation mode is normal

G1L814 = G1L805 # G1L813 # G1L806;


--Y1L302 is T8052:inst|T51:core51|T51_ALU:alu|add~8075 at LC_X28_Y6_N6
--operation mode is arithmetic

Y1L302_carry_eqn = (!Y1L309 & Y1L306) # (Y1L309 & Y1L307);
Y1L302 = G1L1060 $ !Y1L302_carry_eqn;

--Y1L303 is T8052:inst|T51:core51|T51_ALU:alu|add~8077 at LC_X28_Y6_N6
--operation mode is arithmetic

Y1L303_cout_0 = G1L1060 & !Y1L306;
Y1L303 = CARRY(Y1L303_cout_0);

--Y1L304 is T8052:inst|T51:core51|T51_ALU:alu|add~8077COUT1_8290 at LC_X28_Y6_N6
--operation mode is arithmetic

Y1L304_cout_1 = G1L1060 & !Y1L307;
Y1L304 = CARRY(Y1L304_cout_1);


--Y1L607 is T8052:inst|T51:core51|T51_ALU:alu|IOP[6]~354 at LC_X27_Y8_N4
--operation mode is normal

Y1L607 = Y1_Do_I_Imm & (G1L1072) # !Y1_Do_I_Imm & (G1_ACC[6]);


--Y1L536 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33758 at LC_X30_Y7_N1
--operation mode is normal

Y1L536 = G1_ACC[6] & Y1_Do_A_XCH;


--Y1L537 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33759 at LC_X28_Y8_N7
--operation mode is normal

Y1L537 = !Y1_Do_A_XCHD & (!Y1_Do_A_XCH);


--Y1L538 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33760 at LC_X27_Y8_N8
--operation mode is normal

Y1L538 = Y1_MOV_Op[3] & (G1_ACC[6]) # !Y1_MOV_Op[3] & (G1L1072);


--Y1L539 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33761 at LC_X30_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[6]_qfbk = Y1_IA_d[6];
Y1L539 = !Y1L529 & (Y1L527 & Y1L538 # !Y1L527 & (Y1_IA_d[6]_qfbk));

--Y1_IA_d[6] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[6] at LC_X30_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[6] = DFFEAS(Y1L539, GLOBAL(MB1__clk0), VCC, , , G1L1060, , , VCC);


--Y1L540 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33762 at LC_X30_Y7_N6
--operation mode is normal

Y1L540 = G1_Bit_Pattern[6] & Y1L524 # !G1_Bit_Pattern[6] & (G1L1059 # G1L1058);


--Y1L541 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33763 at LC_X30_Y7_N4
--operation mode is normal

Y1L541 = Y1L529 & (Y1L445 & Y1L443 # !Y1L445 & (Y1L540));


--Y1L542 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33764 at LC_X30_Y7_N5
--operation mode is normal

Y1L542 = Y1L536 # Y1L537 & (Y1L539 # Y1L541);


--Y1L543 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33765 at LC_X30_Y7_N8
--operation mode is normal

Y1L543 = Y1L523 & (Y1_Do_I_XRL & (Y1L521) # !Y1_Do_I_XRL & Y1L542);


--Y1L544 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33766 at LC_X28_Y7_N2
--operation mode is normal

Y1L544 = Y1_Do_I_ORL # Y1L535 & !Y1_Do_I_XRL & !Y1_Do_I_ANL;


--Y1L545 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33767 at LC_X28_Y7_N7
--operation mode is normal

Y1L545 = Y1L544 # Y1_Do_I_ANL & Y1L607;


--Y1L546 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33768 at LC_X28_Y7_N8
--operation mode is normal

Y1L546 = Y1_Do_I_ORL & (Y1L607 # G1L1060 & Y1L545) # !Y1_Do_I_ORL & (G1L1060 & Y1L545);


--Y1L547 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33769 at LC_X30_Y7_N3
--operation mode is normal

Y1L547 = Y1_Do_I_DEC & (Y1L110) # !Y1_Do_I_DEC & (Y1L543 # Y1L546);


--J1L7 is T8052:inst|T51_TC01:tc01|add~2432 at LC_X23_Y5_N8
--operation mode is arithmetic

J1L7_carry_eqn = (!J1L44 & J1L17) # (J1L44 & J1L18);
J1L7 = J1_Cnt1[6] $ !J1L7_carry_eqn;

--J1L8 is T8052:inst|T51_TC01:tc01|add~2434 at LC_X23_Y5_N8
--operation mode is arithmetic

J1L8_cout_0 = J1_Cnt1[6] & !J1L17;
J1L8 = CARRY(J1L8_cout_0);

--J1L9 is T8052:inst|T51_TC01:tc01|add~2434COUT1_2904 at LC_X23_Y5_N8
--operation mode is arithmetic

J1L9_cout_1 = J1_Cnt1[6] & !J1L18;
J1L9 = CARRY(J1L9_cout_1);


--J1_Cnt1[14] is T8052:inst|T51_TC01:tc01|Cnt1[14] at LC_X24_Y4_N9
--operation mode is normal

J1_Cnt1[14]_lut_out = H1_TH1_Wr & J1L315 # !H1_TH1_Wr & (J1L69);
J1_Cnt1[14] = DFFEAS(J1_Cnt1[14]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L66, , , , );


--J1L10 is T8052:inst|T51_TC01:tc01|add~2437 at LC_X24_Y5_N6
--operation mode is arithmetic

J1L10_carry_eqn = (!J1L28 & J1L20) # (J1L28 & J1L21);
J1L10 = J1_Cnt1[6] $ !J1L10_carry_eqn;

--J1L11 is T8052:inst|T51_TC01:tc01|add~2439 at LC_X24_Y5_N6
--operation mode is arithmetic

J1L11_cout_0 = J1_Cnt1[6] & !J1L20;
J1L11 = CARRY(J1L11_cout_0);

--J1L12 is T8052:inst|T51_TC01:tc01|add~2439COUT1_2927 at LC_X24_Y5_N6
--operation mode is arithmetic

J1L12_cout_1 = J1_Cnt1[6] & !J1L21;
J1L12 = CARRY(J1L12_cout_1);


--J1L331 is T8052:inst|T51_TC01:tc01|Cnt1~7101 at LC_X24_Y4_N5
--operation mode is normal

J1L331 = A1L71 & (A1L70 & (J1_Cnt1[14]) # !A1L70 & J1L10) # !A1L71 & J1L10;


--J1L332 is T8052:inst|T51_TC01:tc01|Cnt1~7102 at LC_X24_Y4_N7
--operation mode is normal

J1L332 = J1_TMOD[5] & (!J1_TMOD[4] & J1L331) # !J1_TMOD[5] & J1L7 & J1_TMOD[4];


--J1L13 is T8052:inst|T51_TC01:tc01|add~2442 at LC_X22_Y5_N0
--operation mode is arithmetic

J1L13_carry_eqn = J1L23;
J1L13 = J1_Cnt1[6] $ !J1L13_carry_eqn;

--J1L14 is T8052:inst|T51_TC01:tc01|add~2444 at LC_X22_Y5_N0
--operation mode is arithmetic

J1L14_cout_0 = J1_Cnt1[6] & !J1L23;
J1L14 = CARRY(J1L14_cout_0);

--J1L15 is T8052:inst|T51_TC01:tc01|add~2444COUT1_2937 at LC_X22_Y5_N0
--operation mode is arithmetic

J1L15_cout_1 = J1_Cnt1[6] & !J1L23;
J1L15 = CARRY(J1L15_cout_1);


--J1L333 is T8052:inst|T51_TC01:tc01|Cnt1~7103 at LC_X22_Y5_N7
--operation mode is normal

J1L333 = J1_TMOD[4] & (J1_Cnt1[6]) # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[6] # !J1_TMOD[5] & (J1L13));


--J1L334 is T8052:inst|T51_TC01:tc01|Cnt1~7104 at LC_X24_Y6_N9
--operation mode is normal

J1L334 = J1_Tick1 & (J1L332 # !J1L329 & J1L333) # !J1_Tick1 & (J1L333);


--Y1L305 is T8052:inst|T51:core51|T51_ALU:alu|add~8080 at LC_X28_Y6_N5
--operation mode is arithmetic

Y1L305_carry_eqn = (!Y1L309 & GND) # (Y1L309 & VCC);
Y1L305 = G1L1057 $ Y1L305_carry_eqn;

--Y1L306 is T8052:inst|T51:core51|T51_ALU:alu|add~8082 at LC_X28_Y6_N5
--operation mode is arithmetic

Y1L306_cout_0 = !Y1L309 # !G1L1057;
Y1L306 = CARRY(Y1L306_cout_0);

--Y1L307 is T8052:inst|T51:core51|T51_ALU:alu|add~8082COUT1_8288 at LC_X28_Y6_N5
--operation mode is arithmetic

Y1L307_cout_1 = !Y1L309 # !G1L1057;
Y1L307 = CARRY(Y1L307_cout_1);


--Y1L606 is T8052:inst|T51:core51|T51_ALU:alu|IOP[5]~355 at LC_X27_Y8_N2
--operation mode is normal

Y1L606 = Y1_Do_I_Imm & (G1L1071) # !Y1_Do_I_Imm & G1_ACC[5];


--Y1L548 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33770 at LC_X29_Y7_N1
--operation mode is normal

Y1L548 = G1_ACC[5] & (Y1_Do_A_XCH);


--Y1L549 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33771 at LC_X27_Y8_N1
--operation mode is normal

Y1L549 = Y1_MOV_Op[3] & G1_ACC[5] # !Y1_MOV_Op[3] & (G1L1071);


--Y1L550 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33772 at LC_X29_Y7_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[5]_qfbk = Y1_IA_d[5];
Y1L550 = !Y1L529 & (Y1L527 & Y1L549 # !Y1L527 & (Y1_IA_d[5]_qfbk));

--Y1_IA_d[5] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[5] at LC_X29_Y7_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[5] = DFFEAS(Y1L550, GLOBAL(MB1__clk0), VCC, , , G1L1057, , , VCC);


--Y1L551 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33773 at LC_X29_Y7_N6
--operation mode is normal

Y1L551 = G1_Bit_Pattern[5] & (Y1L524) # !G1_Bit_Pattern[5] & (G1L1056 # G1L1055);


--Y1L552 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33774 at LC_X29_Y7_N2
--operation mode is normal

Y1L552 = Y1L529 & (Y1L445 & Y1L442 # !Y1L445 & (Y1L551));


--Y1L553 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33775 at LC_X29_Y7_N3
--operation mode is normal

Y1L553 = Y1L548 # Y1L537 & (Y1L550 # Y1L552);


--Y1L554 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33776 at LC_X29_Y7_N4
--operation mode is normal

Y1L554 = Y1L523 & (Y1_Do_I_XRL & (Y1L520) # !Y1_Do_I_XRL & Y1L553);


--Y1L555 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33777 at LC_X28_Y7_N5
--operation mode is normal

Y1L555 = Y1L544 # Y1_Do_I_ANL & Y1L606;


--Y1L556 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33778 at LC_X28_Y7_N1
--operation mode is normal

Y1L556 = Y1_Do_I_ORL & (Y1L606 # G1L1057 & Y1L555) # !Y1_Do_I_ORL & (G1L1057 & Y1L555);


--Y1L557 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33779 at LC_X29_Y7_N5
--operation mode is normal

Y1L557 = Y1_Do_I_DEC & (Y1L113) # !Y1_Do_I_DEC & (Y1L554 # Y1L556);


--J1L16 is T8052:inst|T51_TC01:tc01|add~2447 at LC_X23_Y5_N7
--operation mode is arithmetic

J1L16_carry_eqn = (!J1L44 & J1L25) # (J1L44 & J1L26);
J1L16 = J1_Cnt1[5] $ (J1L16_carry_eqn);

--J1L17 is T8052:inst|T51_TC01:tc01|add~2449 at LC_X23_Y5_N7
--operation mode is arithmetic

J1L17_cout_0 = !J1L25 # !J1_Cnt1[5];
J1L17 = CARRY(J1L17_cout_0);

--J1L18 is T8052:inst|T51_TC01:tc01|add~2449COUT1_2902 at LC_X23_Y5_N7
--operation mode is arithmetic

J1L18_cout_1 = !J1L26 # !J1_Cnt1[5];
J1L18 = CARRY(J1L18_cout_1);


--J1_Cnt1[13] is T8052:inst|T51_TC01:tc01|Cnt1[13] at LC_X23_Y4_N9
--operation mode is normal

J1_Cnt1[13]_lut_out = H1_TH1_Wr & (J1L313) # !H1_TH1_Wr & J1L72;
J1_Cnt1[13] = DFFEAS(J1_Cnt1[13]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L66, , , , );


--J1L19 is T8052:inst|T51_TC01:tc01|add~2452 at LC_X24_Y5_N5
--operation mode is arithmetic

J1L19_carry_eqn = (!J1L28 & GND) # (J1L28 & VCC);
J1L19 = J1_Cnt1[5] $ (J1L19_carry_eqn);

--J1L20 is T8052:inst|T51_TC01:tc01|add~2454 at LC_X24_Y5_N5
--operation mode is arithmetic

J1L20_cout_0 = !J1L28 # !J1_Cnt1[5];
J1L20 = CARRY(J1L20_cout_0);

--J1L21 is T8052:inst|T51_TC01:tc01|add~2454COUT1_2925 at LC_X24_Y5_N5
--operation mode is arithmetic

J1L21_cout_1 = !J1L28 # !J1_Cnt1[5];
J1L21 = CARRY(J1L21_cout_1);


--J1L335 is T8052:inst|T51_TC01:tc01|Cnt1~7105 at LC_X24_Y4_N2
--operation mode is normal

J1L335 = A1L71 & (A1L70 & (J1_Cnt1[13]) # !A1L70 & J1L19) # !A1L71 & (J1L19);


--J1L336 is T8052:inst|T51_TC01:tc01|Cnt1~7106 at LC_X24_Y4_N3
--operation mode is normal

J1L336 = J1_TMOD[5] & (!J1_TMOD[4] & J1L335) # !J1_TMOD[5] & J1L16 & J1_TMOD[4];


--J1L22 is T8052:inst|T51_TC01:tc01|add~2457 at LC_X22_Y6_N9
--operation mode is arithmetic

J1L22_carry_eqn = (!J1L68 & J1L32) # (J1L68 & J1L33);
J1L22 = J1_Cnt1[5] $ J1L22_carry_eqn;

--J1L23 is T8052:inst|T51_TC01:tc01|add~2459 at LC_X22_Y6_N9
--operation mode is arithmetic

J1L23 = CARRY(!J1L33 # !J1_Cnt1[5]);


--J1L337 is T8052:inst|T51_TC01:tc01|Cnt1~7107 at LC_X23_Y6_N7
--operation mode is normal

J1L337 = J1_TMOD[5] & (J1_Cnt1[5]) # !J1_TMOD[5] & (J1_TMOD[4] & (J1_Cnt1[5]) # !J1_TMOD[4] & J1L22);


--J1L338 is T8052:inst|T51_TC01:tc01|Cnt1~7108 at LC_X24_Y6_N2
--operation mode is normal

J1L338 = J1_Tick1 & (J1L336 # !J1L329 & J1L337) # !J1_Tick1 & (J1L337);


--Y1L308 is T8052:inst|T51:core51|T51_ALU:alu|add~8085 at LC_X28_Y6_N4
--operation mode is arithmetic

Y1L308 = G1L1054 $ (!Y1L313);

--Y1L309 is T8052:inst|T51:core51|T51_ALU:alu|add~8087 at LC_X28_Y6_N4
--operation mode is arithmetic

Y1L309 = Y1L310;


--Y1L605 is T8052:inst|T51:core51|T51_ALU:alu|IOP[4]~356 at LC_X27_Y8_N6
--operation mode is normal

Y1L605 = Y1_Do_I_Imm & (G1L1070) # !Y1_Do_I_Imm & G1_ACC[4];


--Y1L558 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33780 at LC_X30_Y8_N1
--operation mode is normal

Y1L558 = Y1_Do_A_XCH & (G1_ACC[4]);


--Y1L559 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33781 at LC_X27_Y8_N3
--operation mode is normal

Y1L559 = Y1_MOV_Op[3] & G1_ACC[4] # !Y1_MOV_Op[3] & (G1L1070);


--Y1L560 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33782 at LC_X30_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[4]_qfbk = Y1_IA_d[4];
Y1L560 = !Y1L529 & (Y1L527 & (Y1L559) # !Y1L527 & Y1_IA_d[4]_qfbk);

--Y1_IA_d[4] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[4] at LC_X30_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[4] = DFFEAS(Y1L560, GLOBAL(MB1__clk0), VCC, , , G1L1054, , , VCC);


--Y1L561 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33783 at LC_X30_Y8_N7
--operation mode is normal

Y1L561 = G1_Bit_Pattern[4] & Y1L524 # !G1_Bit_Pattern[4] & (G1L1053 # G1L1052);


--Y1L562 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33784 at LC_X30_Y8_N2
--operation mode is normal

Y1L562 = Y1L529 & (Y1L445 & (Y1L441) # !Y1L445 & Y1L561);


--Y1L563 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33785 at LC_X30_Y8_N4
--operation mode is normal

Y1L563 = Y1L558 # Y1L537 & (Y1L560 # Y1L562);


--Y1L564 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33786 at LC_X30_Y8_N9
--operation mode is normal

Y1L564 = Y1L523 & (Y1_Do_I_XRL & (Y1L519) # !Y1_Do_I_XRL & Y1L563);


--Y1L565 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33787 at LC_X28_Y7_N3
--operation mode is normal

Y1L565 = Y1L544 # Y1_Do_I_ANL & Y1L605;


--Y1L566 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33788 at LC_X28_Y7_N0
--operation mode is normal

Y1L566 = Y1_Do_I_ORL & (Y1L605 # Y1L565 & G1L1054) # !Y1_Do_I_ORL & Y1L565 & G1L1054;


--Y1L567 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33789 at LC_X30_Y8_N3
--operation mode is normal

Y1L567 = Y1_Do_I_DEC & (Y1L116) # !Y1_Do_I_DEC & (Y1L564 # Y1L566);


--J1L24 is T8052:inst|T51_TC01:tc01|add~2462 at LC_X23_Y5_N6
--operation mode is arithmetic

J1L24_carry_eqn = (!J1L44 & J1L35) # (J1L44 & J1L36);
J1L24 = J1_Cnt1[4] $ !J1L24_carry_eqn;

--J1L25 is T8052:inst|T51_TC01:tc01|add~2464 at LC_X23_Y5_N6
--operation mode is arithmetic

J1L25_cout_0 = J1_Cnt1[4] & !J1L35;
J1L25 = CARRY(J1L25_cout_0);

--J1L26 is T8052:inst|T51_TC01:tc01|add~2464COUT1_2900 at LC_X23_Y5_N6
--operation mode is arithmetic

J1L26_cout_1 = J1_Cnt1[4] & !J1L36;
J1L26 = CARRY(J1L26_cout_1);


--J1_Cnt1[12] is T8052:inst|T51_TC01:tc01|Cnt1[12] at LC_X21_Y5_N1
--operation mode is normal

J1_Cnt1[12]_lut_out = J1_TMOD[5] & (J1_Cnt1[12]) # !J1_TMOD[5] & J1L361;
J1_Cnt1[12] = DFFEAS(J1_Cnt1[12]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L311, , , H1_TH1_Wr);


--J1L27 is T8052:inst|T51_TC01:tc01|add~2467 at LC_X24_Y5_N4
--operation mode is arithmetic

J1L27 = J1_Cnt1[4] $ !J1L38;

--J1L28 is T8052:inst|T51_TC01:tc01|add~2469 at LC_X24_Y5_N4
--operation mode is arithmetic

J1L28 = J1L29;


--J1L339 is T8052:inst|T51_TC01:tc01|Cnt1~7109 at LC_X23_Y6_N0
--operation mode is normal

J1L339 = A1L71 & (A1L70 & (J1_Cnt1[12]) # !A1L70 & J1L27) # !A1L71 & J1L27;


--J1L340 is T8052:inst|T51_TC01:tc01|Cnt1~7110 at LC_X24_Y6_N5
--operation mode is normal

J1L340 = J1_TMOD[5] & !J1_TMOD[4] & J1L339 # !J1_TMOD[5] & J1_TMOD[4] & (J1L24);


--J1L31 is T8052:inst|T51_TC01:tc01|add~2472 at LC_X22_Y6_N8
--operation mode is arithmetic

J1L31_carry_eqn = (!J1L68 & J1L41) # (J1L68 & J1L42);
J1L31 = J1_Cnt1[4] $ !J1L31_carry_eqn;

--J1L32 is T8052:inst|T51_TC01:tc01|add~2474 at LC_X22_Y6_N8
--operation mode is arithmetic

J1L32_cout_0 = J1_Cnt1[4] & !J1L41;
J1L32 = CARRY(J1L32_cout_0);

--J1L33 is T8052:inst|T51_TC01:tc01|add~2474COUT1_2935 at LC_X22_Y6_N8
--operation mode is arithmetic

J1L33_cout_1 = J1_Cnt1[4] & !J1L42;
J1L33 = CARRY(J1L33_cout_1);


--J1L341 is T8052:inst|T51_TC01:tc01|Cnt1~7111 at LC_X24_Y6_N1
--operation mode is normal

J1L341 = J1_TMOD[5] & (J1_Cnt1[4]) # !J1_TMOD[5] & (J1_TMOD[4] & (J1_Cnt1[4]) # !J1_TMOD[4] & J1L31);


--J1L342 is T8052:inst|T51_TC01:tc01|Cnt1~7112 at LC_X24_Y6_N8
--operation mode is normal

J1L342 = J1_Tick1 & (J1L340 # !J1L329 & J1L341) # !J1_Tick1 & (J1L341);


--Y1L312 is T8052:inst|T51:core51|T51_ALU:alu|add~8090 at LC_X28_Y6_N3
--operation mode is arithmetic

Y1L312 = G1L1051 $ Y1L316;

--Y1L313 is T8052:inst|T51:core51|T51_ALU:alu|add~8092 at LC_X28_Y6_N3
--operation mode is arithmetic

Y1L313_cout_0 = !Y1L316 # !G1L1051;
Y1L313 = CARRY(Y1L313_cout_0);

--Y1L314 is T8052:inst|T51:core51|T51_ALU:alu|add~8092COUT1_8286 at LC_X28_Y6_N3
--operation mode is arithmetic

Y1L314_cout_1 = !Y1L317 # !G1L1051;
Y1L314 = CARRY(Y1L314_cout_1);


--Y1L604 is T8052:inst|T51:core51|T51_ALU:alu|IOP[3]~357 at LC_X27_Y7_N2
--operation mode is normal

Y1L604 = Y1_Do_I_Imm & (G1L1069) # !Y1_Do_I_Imm & G1_ACC[3];


--Y1L568 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33790 at LC_X27_Y7_N1
--operation mode is normal

Y1L568 = Y1_MOV_Op[3] & G1_ACC[3] # !Y1_MOV_Op[3] & (G1L1069);


--Y1L569 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33791 at LC_X27_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[3]_qfbk = Y1_IA_d[3];
Y1L569 = !Y1L529 & (Y1L527 & (Y1L568) # !Y1L527 & Y1_IA_d[3]_qfbk);

--Y1_IA_d[3] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[3] at LC_X27_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[3] = DFFEAS(Y1L569, GLOBAL(MB1__clk0), VCC, , , G1L1051, , , VCC);


--Y1L570 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33792 at LC_X27_Y7_N6
--operation mode is normal

Y1L570 = G1_Bit_Pattern[3] & Y1L524 # !G1_Bit_Pattern[3] & (G1L1050 # G1L1049);


--Y1L571 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33793 at LC_X27_Y7_N8
--operation mode is normal

Y1L571 = Y1L529 & (Y1L445 & (Y1L440) # !Y1L445 & Y1L570);


--Y1L572 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33794 at LC_X27_Y7_N9
--operation mode is normal

Y1L572 = Y1L537 & (Y1L571 # Y1L569) # !Y1L537 & (G1_ACC[3]);


--Y1L573 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33795 at LC_X27_Y7_N0
--operation mode is normal

Y1L573 = Y1L523 & (Y1_Do_I_XRL & (Y1L518) # !Y1_Do_I_XRL & Y1L572);


--Y1L574 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33796 at LC_X28_Y7_N9
--operation mode is normal

Y1L574 = G1L1051 & (Y1_Do_I_ORL # Y1_Do_I_ANL & Y1L604) # !G1L1051 & (Y1_Do_I_ORL & Y1L604);


--Y1L575 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33797 at LC_X27_Y7_N7
--operation mode is normal

Y1L575 = Y1_Do_I_DEC & Y1L120 # !Y1_Do_I_DEC & (Y1L573 # Y1L574);


--J1L34 is T8052:inst|T51_TC01:tc01|add~2477 at LC_X23_Y5_N5
--operation mode is arithmetic

J1L34_carry_eqn = J1L44;
J1L34 = J1_Cnt1[3] $ J1L34_carry_eqn;

--J1L35 is T8052:inst|T51_TC01:tc01|add~2479 at LC_X23_Y5_N5
--operation mode is arithmetic

J1L35_cout_0 = !J1L44 # !J1_Cnt1[3];
J1L35 = CARRY(J1L35_cout_0);

--J1L36 is T8052:inst|T51_TC01:tc01|add~2479COUT1_2898 at LC_X23_Y5_N5
--operation mode is arithmetic

J1L36_cout_1 = !J1L44 # !J1_Cnt1[3];
J1L36 = CARRY(J1L36_cout_1);


--J1_Cnt1[11] is T8052:inst|T51_TC01:tc01|Cnt1[11] at LC_X21_Y5_N7
--operation mode is normal

J1_Cnt1[11]_lut_out = J1_TMOD[5] & J1_Cnt1[11] # !J1_TMOD[5] & (J1L363);
J1_Cnt1[11] = DFFEAS(J1_Cnt1[11]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L309, , , H1_TH1_Wr);


--J1L37 is T8052:inst|T51_TC01:tc01|add~2482 at LC_X24_Y5_N3
--operation mode is arithmetic

J1L37 = J1_Cnt1[3] $ (J1L46);

--J1L38 is T8052:inst|T51_TC01:tc01|add~2484 at LC_X24_Y5_N3
--operation mode is arithmetic

J1L38_cout_0 = !J1L46 # !J1_Cnt1[3];
J1L38 = CARRY(J1L38_cout_0);

--J1L39 is T8052:inst|T51_TC01:tc01|add~2484COUT1_2923 at LC_X24_Y5_N3
--operation mode is arithmetic

J1L39_cout_1 = !J1L47 # !J1_Cnt1[3];
J1L39 = CARRY(J1L39_cout_1);


--J1L343 is T8052:inst|T51_TC01:tc01|Cnt1~7113 at LC_X23_Y6_N4
--operation mode is normal

J1L343 = A1L70 & (A1L71 & (J1_Cnt1[11]) # !A1L71 & J1L37) # !A1L70 & J1L37;


--J1L344 is T8052:inst|T51_TC01:tc01|Cnt1~7114 at LC_X23_Y6_N5
--operation mode is normal

J1L344 = J1_TMOD[5] & !J1_TMOD[4] & (J1L343) # !J1_TMOD[5] & J1_TMOD[4] & J1L34;


--J1L40 is T8052:inst|T51_TC01:tc01|add~2487 at LC_X22_Y6_N7
--operation mode is arithmetic

J1L40_carry_eqn = (!J1L68 & J1L49) # (J1L68 & J1L50);
J1L40 = J1_Cnt1[3] $ (J1L40_carry_eqn);

--J1L41 is T8052:inst|T51_TC01:tc01|add~2489 at LC_X22_Y6_N7
--operation mode is arithmetic

J1L41_cout_0 = !J1L49 # !J1_Cnt1[3];
J1L41 = CARRY(J1L41_cout_0);

--J1L42 is T8052:inst|T51_TC01:tc01|add~2489COUT1_2933 at LC_X22_Y6_N7
--operation mode is arithmetic

J1L42_cout_1 = !J1L50 # !J1_Cnt1[3];
J1L42 = CARRY(J1L42_cout_1);


--J1L345 is T8052:inst|T51_TC01:tc01|Cnt1~7115 at LC_X23_Y5_N1
--operation mode is normal

J1L345 = J1_TMOD[5] & J1_Cnt1[3] # !J1_TMOD[5] & (J1_TMOD[4] & J1_Cnt1[3] # !J1_TMOD[4] & (J1L40));


--J1L346 is T8052:inst|T51_TC01:tc01|Cnt1~7116 at LC_X24_Y6_N4
--operation mode is normal

J1L346 = J1_Tick1 & (J1L344 # J1L345 & !J1L329) # !J1_Tick1 & J1L345;


--Y1L315 is T8052:inst|T51:core51|T51_ALU:alu|add~8095 at LC_X28_Y6_N2
--operation mode is arithmetic

Y1L315 = G1L1048 $ (!Y1L319);

--Y1L316 is T8052:inst|T51:core51|T51_ALU:alu|add~8097 at LC_X28_Y6_N2
--operation mode is arithmetic

Y1L316_cout_0 = G1L1048 & (!Y1L319);
Y1L316 = CARRY(Y1L316_cout_0);

--Y1L317 is T8052:inst|T51:core51|T51_ALU:alu|add~8097COUT1_8285 at LC_X28_Y6_N2
--operation mode is arithmetic

Y1L317_cout_1 = G1L1048 & (!Y1L320);
Y1L317 = CARRY(Y1L317_cout_1);


--Y1L603 is T8052:inst|T51:core51|T51_ALU:alu|IOP[2]~358 at LC_X26_Y8_N2
--operation mode is normal

Y1L603 = Y1_Do_I_Imm & G1L1068 # !Y1_Do_I_Imm & (G1_ACC[2]);


--Y1L576 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33798 at LC_X26_Y8_N1
--operation mode is normal

Y1L576 = Y1_MOV_Op[3] & (G1_ACC[2]) # !Y1_MOV_Op[3] & G1L1068;


--Y1L577 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33799 at LC_X26_Y8_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[2]_qfbk = Y1_IA_d[2];
Y1L577 = !Y1L529 & (Y1L527 & Y1L576 # !Y1L527 & (Y1_IA_d[2]_qfbk));

--Y1_IA_d[2] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[2] at LC_X26_Y8_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[2] = DFFEAS(Y1L577, GLOBAL(MB1__clk0), VCC, , , G1L1048, , , VCC);


--Y1L578 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33800 at LC_X31_Y8_N5
--operation mode is normal

Y1L578 = G1_Bit_Pattern[2] & (Y1L524) # !G1_Bit_Pattern[2] & (G1L1046 # G1L1047);


--Y1L579 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33801 at LC_X31_Y8_N6
--operation mode is normal

Y1L579 = Y1L529 & (Y1L445 & Y1L439 # !Y1L445 & (Y1L578));


--Y1L580 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33802 at LC_X26_Y8_N7
--operation mode is normal

Y1L580 = Y1L537 & (Y1L577 # Y1L579) # !Y1L537 & (G1_ACC[2]);


--Y1L581 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33803 at LC_X26_Y8_N0
--operation mode is normal

Y1L581 = Y1L523 & (Y1_Do_I_XRL & Y1L517 # !Y1_Do_I_XRL & (Y1L580));


--Y1L582 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33804 at LC_X26_Y8_N5
--operation mode is normal

Y1L582 = Y1_Do_I_ORL & (Y1L603 # G1L1048) # !Y1_Do_I_ORL & Y1_Do_I_ANL & Y1L603 & G1L1048;


--Y1L583 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33805 at LC_X26_Y8_N6
--operation mode is normal

Y1L583 = Y1_Do_I_DEC & (Y1L123) # !Y1_Do_I_DEC & (Y1L581 # Y1L582);


--J1L43 is T8052:inst|T51_TC01:tc01|add~2492 at LC_X23_Y5_N4
--operation mode is arithmetic

J1L43 = J1_Cnt1[2] $ (!J1L52);

--J1L44 is T8052:inst|T51_TC01:tc01|add~2494 at LC_X23_Y5_N4
--operation mode is arithmetic

J1L44 = CARRY(J1_Cnt1[2] & (!J1L53));


--J1_Cnt1[10] is T8052:inst|T51_TC01:tc01|Cnt1[10] at LC_X22_Y5_N9
--operation mode is normal

J1_Cnt1[10]_lut_out = J1_TMOD[5] & J1_Cnt1[10] # !J1_TMOD[5] & (J1L365);
J1_Cnt1[10] = DFFEAS(J1_Cnt1[10]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L307, , , H1_TH1_Wr);


--J1L45 is T8052:inst|T51_TC01:tc01|add~2497 at LC_X24_Y5_N2
--operation mode is arithmetic

J1L45 = J1_Cnt1[2] $ (!J1L55);

--J1L46 is T8052:inst|T51_TC01:tc01|add~2499 at LC_X24_Y5_N2
--operation mode is arithmetic

J1L46_cout_0 = J1_Cnt1[2] & (!J1L55);
J1L46 = CARRY(J1L46_cout_0);

--J1L47 is T8052:inst|T51_TC01:tc01|add~2499COUT1_2922 at LC_X24_Y5_N2
--operation mode is arithmetic

J1L47_cout_1 = J1_Cnt1[2] & (!J1L56);
J1L47 = CARRY(J1L47_cout_1);


--J1L347 is T8052:inst|T51_TC01:tc01|Cnt1~7117 at LC_X23_Y6_N8
--operation mode is normal

J1L347 = A1L70 & (A1L71 & (J1_Cnt1[10]) # !A1L71 & J1L45) # !A1L70 & J1L45;


--J1L348 is T8052:inst|T51_TC01:tc01|Cnt1~7118 at LC_X23_Y6_N1
--operation mode is normal

J1L348 = J1_TMOD[5] & !J1_TMOD[4] & J1L347 # !J1_TMOD[5] & J1_TMOD[4] & (J1L43);


--J1L48 is T8052:inst|T51_TC01:tc01|add~2502 at LC_X22_Y6_N6
--operation mode is arithmetic

J1L48_carry_eqn = (!J1L68 & J1L58) # (J1L68 & J1L59);
J1L48 = J1_Cnt1[2] $ !J1L48_carry_eqn;

--J1L49 is T8052:inst|T51_TC01:tc01|add~2504 at LC_X22_Y6_N6
--operation mode is arithmetic

J1L49_cout_0 = J1_Cnt1[2] & !J1L58;
J1L49 = CARRY(J1L49_cout_0);

--J1L50 is T8052:inst|T51_TC01:tc01|add~2504COUT1_2931 at LC_X22_Y6_N6
--operation mode is arithmetic

J1L50_cout_1 = J1_Cnt1[2] & !J1L59;
J1L50 = CARRY(J1L50_cout_1);


--J1L349 is T8052:inst|T51_TC01:tc01|Cnt1~7119 at LC_X24_Y5_N8
--operation mode is normal

J1L349 = J1_TMOD[5] & J1_Cnt1[2] # !J1_TMOD[5] & (J1_TMOD[4] & J1_Cnt1[2] # !J1_TMOD[4] & (J1L48));


--J1L350 is T8052:inst|T51_TC01:tc01|Cnt1~7120 at LC_X24_Y6_N0
--operation mode is normal

J1L350 = J1_Tick1 & (J1L348 # J1L349 & !J1L329) # !J1_Tick1 & J1L349;


--Y1L318 is T8052:inst|T51:core51|T51_ALU:alu|add~8100 at LC_X28_Y6_N1
--operation mode is arithmetic

Y1L318 = G1L1045 $ Y1L332;

--Y1L319 is T8052:inst|T51:core51|T51_ALU:alu|add~8102 at LC_X28_Y6_N1
--operation mode is arithmetic

Y1L319_cout_0 = !Y1L332 # !G1L1045;
Y1L319 = CARRY(Y1L319_cout_0);

--Y1L320 is T8052:inst|T51:core51|T51_ALU:alu|add~8102COUT1_8283 at LC_X28_Y6_N1
--operation mode is arithmetic

Y1L320_cout_1 = !Y1L333 # !G1L1045;
Y1L320 = CARRY(Y1L320_cout_1);


--Y1L602 is T8052:inst|T51:core51|T51_ALU:alu|IOP[1]~359 at LC_X26_Y7_N7
--operation mode is normal

Y1L602 = Y1_Do_I_Imm & (G1L1067) # !Y1_Do_I_Imm & G1_ACC[1];


--Y1L584 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33806 at LC_X26_Y7_N1
--operation mode is normal

Y1L584 = Y1_MOV_Op[3] & G1_ACC[1] # !Y1_MOV_Op[3] & (G1L1067);


--Y1L585 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33807 at LC_X26_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[1]_qfbk = Y1_IA_d[1];
Y1L585 = !Y1L529 & (Y1L527 & (Y1L584) # !Y1L527 & Y1_IA_d[1]_qfbk);

--Y1_IA_d[1] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[1] at LC_X26_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[1] = DFFEAS(Y1L585, GLOBAL(MB1__clk0), VCC, , , G1L1045, , , VCC);


--Y1L586 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33808 at LC_X26_Y7_N3
--operation mode is normal

Y1L586 = G1_Bit_Pattern[1] & (Y1L524) # !G1_Bit_Pattern[1] & (G1L1043 # G1L1044);


--Y1L587 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33809 at LC_X26_Y7_N0
--operation mode is normal

Y1L587 = Y1L529 & (Y1L445 & (Y1L438) # !Y1L445 & Y1L586);


--Y1L588 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33810 at LC_X26_Y7_N5
--operation mode is normal

Y1L588 = Y1L537 & (Y1L587 # Y1L585) # !Y1L537 & G1_ACC[1];


--Y1L589 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33811 at LC_X26_Y6_N5
--operation mode is normal

Y1L589 = Y1L523 & (Y1_Do_I_XRL & (Y1L516) # !Y1_Do_I_XRL & Y1L588);


--Y1L590 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33812 at LC_X26_Y6_N3
--operation mode is normal

Y1L590 = G1L1045 & (Y1_Do_I_ORL # Y1_Do_I_ANL & Y1L602) # !G1L1045 & (Y1L602 & Y1_Do_I_ORL);


--Y1L591 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33813 at LC_X26_Y6_N4
--operation mode is normal

Y1L591 = Y1_Do_I_DEC & Y1L126 # !Y1_Do_I_DEC & (Y1L590 # Y1L589);


--J1L51 is T8052:inst|T51_TC01:tc01|add~2507 at LC_X23_Y5_N3
--operation mode is arithmetic

J1L51 = J1_Cnt1[1] $ (J1L62);

--J1L52 is T8052:inst|T51_TC01:tc01|add~2509 at LC_X23_Y5_N3
--operation mode is arithmetic

J1L52_cout_0 = !J1L62 # !J1_Cnt1[1];
J1L52 = CARRY(J1L52_cout_0);

--J1L53 is T8052:inst|T51_TC01:tc01|add~2509COUT1_2896 at LC_X23_Y5_N3
--operation mode is arithmetic

J1L53_cout_1 = !J1L63 # !J1_Cnt1[1];
J1L53 = CARRY(J1L53_cout_1);


--J1_Cnt1[9] is T8052:inst|T51_TC01:tc01|Cnt1[9] at LC_X21_Y5_N0
--operation mode is normal

J1_Cnt1[9]_lut_out = J1_TMOD[5] & (J1_Cnt1[9]) # !J1_TMOD[5] & J1L367;
J1_Cnt1[9] = DFFEAS(J1_Cnt1[9]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L305, , , H1_TH1_Wr);


--J1L54 is T8052:inst|T51_TC01:tc01|add~2512 at LC_X24_Y5_N1
--operation mode is arithmetic

J1L54 = J1_Cnt1[1] $ J1L65;

--J1L55 is T8052:inst|T51_TC01:tc01|add~2514 at LC_X24_Y5_N1
--operation mode is arithmetic

J1L55_cout_0 = !J1L65 # !J1_Cnt1[1];
J1L55 = CARRY(J1L55_cout_0);

--J1L56 is T8052:inst|T51_TC01:tc01|add~2514COUT1_2920 at LC_X24_Y5_N1
--operation mode is arithmetic

J1L56_cout_1 = !J1L66 # !J1_Cnt1[1];
J1L56 = CARRY(J1L56_cout_1);


--J1L351 is T8052:inst|T51_TC01:tc01|Cnt1~7121 at LC_X23_Y6_N6
--operation mode is normal

J1L351 = A1L70 & (A1L71 & (J1_Cnt1[9]) # !A1L71 & J1L54) # !A1L70 & J1L54;


--J1L352 is T8052:inst|T51_TC01:tc01|Cnt1~7122 at LC_X24_Y6_N7
--operation mode is normal

J1L352 = J1_TMOD[5] & (!J1_TMOD[4] & J1L351) # !J1_TMOD[5] & J1L51 & J1_TMOD[4];


--J1L57 is T8052:inst|T51_TC01:tc01|add~2517 at LC_X22_Y6_N5
--operation mode is arithmetic

J1L57_carry_eqn = J1L68;
J1L57 = J1_Cnt1[1] $ (J1L57_carry_eqn);

--J1L58 is T8052:inst|T51_TC01:tc01|add~2519 at LC_X22_Y6_N5
--operation mode is arithmetic

J1L58_cout_0 = !J1L68 # !J1_Cnt1[1];
J1L58 = CARRY(J1L58_cout_0);

--J1L59 is T8052:inst|T51_TC01:tc01|add~2519COUT1_2929 at LC_X22_Y6_N5
--operation mode is arithmetic

J1L59_cout_1 = !J1L68 # !J1_Cnt1[1];
J1L59 = CARRY(J1L59_cout_1);


--J1L353 is T8052:inst|T51_TC01:tc01|Cnt1~7123 at LC_X24_Y6_N3
--operation mode is normal

J1L353 = J1_TMOD[5] & J1_Cnt1[1] # !J1_TMOD[5] & (J1_TMOD[4] & J1_Cnt1[1] # !J1_TMOD[4] & (J1L57));


--J1L354 is T8052:inst|T51_TC01:tc01|Cnt1~7124 at LC_X24_Y6_N6
--operation mode is normal

J1L354 = J1_Tick1 & (J1L352 # J1L353 & !J1L329) # !J1_Tick1 & J1L353;


--RB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LC_X41_Y13_N6
--operation mode is normal

RB1_state[8] = AMPP_FUNCTION(A1L6, RB1_state[7], RB1_state[5], VCC, !A1L8);


--RB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LC_X40_Y13_N4
--operation mode is normal

RB1_state[4] = AMPP_FUNCTION(A1L6, RB1_state[7], RB1_state[3], RB1_state[4], VCC, A1L8);


--RB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LC_X40_Y13_N8
--operation mode is normal

RB1_state[3] = AMPP_FUNCTION(A1L6, RB1_state[2], A1L8, VCC);


--RB1L18 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 at LC_X38_Y10_N1
--operation mode is normal

RB1L18 = AMPP_FUNCTION(RB1_state[4], RB1_state[3]);


--NB8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] at LC_X37_Y9_N1
--operation mode is normal

NB8_Q[1] = AMPP_FUNCTION(A1L6, NB3_Q[6], altera_internal_jtag, D1_CLRN_SIGNAL, D1L24);


--U2_WORD_SR[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at LC_X37_Y10_N4
--operation mode is normal

U2_WORD_SR[0] = AMPP_FUNCTION(A1L6, U2_word_counter[4], U2L14, U2_WORD_SR[1], U2L15, VCC, U3_clear_signal, RB1_state[4], R2L72);


--R2_ram_rom_data_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at LC_X36_Y9_N0
--operation mode is normal

R2_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[0], R2L11, W1_q_b[0], R2_ram_rom_data_reg[1], VCC, R2L10);


--R2_bypass_reg_out is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at LC_X35_Y9_N7
--operation mode is normal

R2_bypass_reg_out = AMPP_FUNCTION(A1L6, altera_internal_jtag, D1L34, R2_bypass_reg_out, D1_jtag_debug_mode, D1_CLRN_SIGNAL);


--NB4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1] at LC_X36_Y9_N1
--operation mode is normal

NB4_Q[1] = AMPP_FUNCTION(A1L6, NB2_Q[0], NB6_Q[1], NB3_Q[1], D1_CLRN_SIGNAL, D1L27);


--NB4_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2] at LC_X36_Y9_N5
--operation mode is normal

NB4_Q[2] = AMPP_FUNCTION(A1L6, NB2_Q[0], NB3_Q[2], NB6_Q[2], D1_CLRN_SIGNAL, D1L27);


--D1L20 is sld_hub:sld_hub_inst|hub_tdo~1407 at LC_X36_Y9_N3
--operation mode is normal

D1L20 = AMPP_FUNCTION(NB4_Q[1], NB4_Q[2], R2_ram_rom_data_reg[0], R2_bypass_reg_out);


--NB4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0] at LC_X36_Y10_N6
--operation mode is normal

NB4_Q[0] = AMPP_FUNCTION(A1L6, NB6_Q[0], NB3_Q[0], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--NB9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] at LC_X36_Y14_N9
--operation mode is normal

NB9_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[6], altera_internal_jtag, VCC, D1L24);


--U3_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC_X40_Y13_N9
--operation mode is normal

U3_WORD_SR[0] = AMPP_FUNCTION(A1L6, U3_clear_signal, RB1_state[4], U3_WORD_SR[1], U3L15, VCC, A1L67);


--D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LC_X39_Y12_N9
--operation mode is normal

D1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L6, RB1_state[4], altera_internal_jtag, VCC);


--SB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0] at LC_X39_Y11_N6
--operation mode is normal

SB1_dffe1a[0] = AMPP_FUNCTION(A1L6, NB3_Q[3], NB3_Q[1], NB3_Q[2], D1L32, D1_CLRN_SIGNAL, D1L5);


--NB8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] at LC_X38_Y12_N0
--operation mode is normal

NB8_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[6], altera_internal_jtag, D1_CLRN_SIGNAL, D1L24);


--U1_WORD_SR[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at LC_X40_Y12_N4
--operation mode is normal

U1_WORD_SR[0] = AMPP_FUNCTION(A1L6, U1_WORD_SR[1], RB1_state[4], U1L14, U3_clear_signal, VCC, R1L74);


--R1_ram_rom_data_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at LC_X37_Y13_N3
--operation mode is normal

R1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_reg[0], T2L1, R1_ram_rom_data_reg[1], VCC, R1L9);


--R1_bypass_reg_out is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at LC_X39_Y12_N7
--operation mode is normal

R1_bypass_reg_out = AMPP_FUNCTION(A1L6, D1L35, D1_jtag_debug_mode, R1_bypass_reg_out, altera_internal_jtag, D1_CLRN_SIGNAL);


--NB5_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] at LC_X38_Y13_N9
--operation mode is normal

NB5_Q[1] = AMPP_FUNCTION(A1L6, NB7_Q[1], NB3_Q[1], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--NB5_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] at LC_X37_Y12_N9
--operation mode is normal

NB5_Q[2] = AMPP_FUNCTION(A1L6, NB3_Q[2], NB7_Q[2], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--D1L21 is sld_hub:sld_hub_inst|hub_tdo~1410 at LC_X37_Y13_N1
--operation mode is normal

D1L21 = AMPP_FUNCTION(R1_bypass_reg_out, R1_ram_rom_data_reg[0], NB5_Q[2], NB5_Q[1]);


--NB5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0] at LC_X38_Y13_N4
--operation mode is normal

NB5_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[0], NB7_Q[0], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LC_X39_Y13_N5
--operation mode is normal

D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L6, A1L150, A1L151, QB1_dffs[0], QB1_dffs[1], RB1_state[0], RB1_state[12]);


--NB3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0] at LC_X37_Y11_N0
--operation mode is normal

NB3_Q[0] = AMPP_FUNCTION(A1L6, R1_is_in_use_reg, D1L23, NB3_Q[1], A1L57, D1_CLRN_SIGNAL, RB1_state[4], A1L153);


--L1_Port_Output[0] is T8052:inst|T51_Port:tp0|Port_Output[0] at LC_X21_Y7_N9
--operation mode is normal

L1_Port_Output[0]_lut_out = !J1L303;
L1_Port_Output[0] = DFFEAS(L1_Port_Output[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--L1_Port_Output[1] is T8052:inst|T51_Port:tp0|Port_Output[1] at LC_X21_Y7_N2
--operation mode is normal

L1_Port_Output[1]_lut_out = !J1L305;
L1_Port_Output[1] = DFFEAS(L1_Port_Output[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--A1L109 is rtl~5396 at LC_X26_Y9_N2
--operation mode is normal

A1L109 = !G1_Inst[4] & !G1_Inst[5];


--G1_PCC[7] is T8052:inst|T51:core51|PCC[7] at LC_X27_Y10_N9
--operation mode is arithmetic

G1_PCC[7]_carry_eqn = (!G1L1251 & G1L1262) # (G1L1251 & G1L1263);
G1_PCC[7]_lut_out = G1_PC[7] $ !G1_PCC[7]_carry_eqn;
G1_PCC[7] = DFFEAS(G1_PCC[7]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L491, , , !G1_ICall);

--G1L1265 is T8052:inst|T51:core51|PCC[7]~772 at LC_X27_Y10_N9
--operation mode is arithmetic

G1L1265 = CARRY(!G1_PC[7] & !G1L1263);


--G1_PCC[15] is T8052:inst|T51:core51|PCC[15] at LC_X27_Y9_N7
--operation mode is normal

G1_PCC[15]_carry_eqn = (!G1L1279 & G1L1284) # (G1L1279 & G1L1285);
G1_PCC[15]_lut_out = G1_PC[15] $ !G1_PCC[15]_carry_eqn;
G1_PCC[15] = DFFEAS(G1_PCC[15]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L493, , , !G1_ICall);


--G1_RMux_PCH is T8052:inst|T51:core51|RMux_PCH at LC_X24_Y15_N3
--operation mode is normal

G1_RMux_PCH_lut_out = A1L32 & (A1L40 # A1L39 # G1_ICall);
G1_RMux_PCH = DFFEAS(G1_RMux_PCH_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1L999 is T8052:inst|T51:core51|Mem_Din[7]~952 at LC_X24_Y15_N6
--operation mode is normal

G1L999 = G1_RMux_PCH & G1_PCC[15] # !G1_RMux_PCH & (J1L317);


--G1_RMux_PCL is T8052:inst|T51:core51|RMux_PCL at LC_X24_Y15_N1
--operation mode is normal

G1_RMux_PCL_lut_out = A1L29 & (A1L40 # A1L39 # G1_ICall);
G1_RMux_PCL = DFFEAS(G1_RMux_PCL_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1L1000 is T8052:inst|T51:core51|Mem_Din[7]~953 at LC_X24_Y15_N9
--operation mode is normal

G1L1000 = G1_RMux_PCL & (G1_PCC[7]) # !G1_RMux_PCL & (G1L999);


--G1_Mem_Wr is T8052:inst|T51:core51|Mem_Wr at LC_X26_Y11_N4
--operation mode is normal

G1_Mem_Wr_lut_out = G1L1002 # G1L1008 & (!G1L826 # !G1L1691);
G1_Mem_Wr = DFFEAS(G1_Mem_Wr_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--X1L1 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~290 at LC_X17_Y12_N7
--operation mode is normal

X1L1 = B1_IO_Addr_r[1] $ (G1L743 # G1L751 & G1L803);


--A1L110 is rtl~5397 at LC_X18_Y9_N8
--operation mode is normal

A1L110 = !X1L1 & (B1_IO_Addr_r[4] $ (!G1L780 & !G1L795));


--X1L2 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~291 at LC_X18_Y9_N1
--operation mode is normal

X1L2 = B1_IO_Addr_r[0] $ G1L724;


--X1L3 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~292 at LC_X22_Y9_N5
--operation mode is normal

X1L3 = B1_IO_Addr_r[2] $ (G1L766 # G1L767 & G1L803);


--X1L4 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~293 at LC_X21_Y15_N6
--operation mode is normal

X1L4 = B1_IO_Addr_r[3] $ (G1L771 # G1L772 & G1L803);


--A1L111 is rtl~5398 at LC_X18_Y9_N2
--operation mode is normal

A1L111 = !X1L4 & A1L110 & !X1L3 & !X1L2;


--X1L5 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~294 at LC_X25_Y9_N8
--operation mode is normal

X1L5 = G1L805 & (!B1_IO_Addr_r[6]) # !G1L805 & (B1_IO_Addr_r[6] & B1L85 & !G1L813 # !B1_IO_Addr_r[6] & (G1L813));


--X1L6 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~295 at LC_X18_Y9_N7
--operation mode is normal

X1L6 = B1_IO_Addr_r[5] $ (G1L798 # G1L801);


--X1_wren_mux_a is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wren_mux_a at LC_X18_Y8_N2
--operation mode is normal

X1_wren_mux_a_lut_out = !X1L5 & A1L111 & !X1L6 & !X1L7;
X1_wren_mux_a = DFFEAS(X1_wren_mux_a_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , !G1_Mem_Wr, );


--G1L604 is T8052:inst|T51:core51|AMux_SFR~45 at LC_X24_Y18_N3
--operation mode is normal

G1L604 = A1L74 & !A1L75 & (A1L80 # !A1L84) # !A1L74 & (A1L80 # !A1L84);


--G1_B[7] is T8052:inst|T51:core51|B[7] at LC_X22_Y8_N8
--operation mode is normal

G1_B[7]_lut_out = G1_B_Wr & Y1L435 # !G1_B_Wr & (G1_B[7]);
G1_B[7] = DFFEAS(G1_B[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L317, , , G1L1303);


--G1_INC_DPTR is T8052:inst|T51:core51|INC_DPTR at LC_X25_Y17_N1
--operation mode is normal

G1_INC_DPTR_lut_out = A1L80 & A1L83;
G1_INC_DPTR = DFFEAS(G1_INC_DPTR_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--A1L113 is rtl~5400 at LC_X22_Y13_N0
--operation mode is normal

A1L113 = !G1L806 & !G1L805 & !G1L813 & !G1L802;


--A1L114 is rtl~5401 at LC_X21_Y13_N6
--operation mode is normal

A1L114 = !G1L768 & (B1L85 & (G1L866) # !B1L85 & X1_Int_AddrA_r_i[7]);


--A1L115 is rtl~5402 at LC_X23_Y13_N3
--operation mode is normal

A1L115 = !G1L791 & A1L113 & A1L114 & !G1L773;


--G1L1579 is T8052:inst|T51:core51|SFR_RData~21358 at LC_X18_Y13_N9
--operation mode is normal

G1L1579 = G1L724 & (G1L752) # !G1L724 & (!G1L752 # !G1_INC_DPTR) # !A1L115;


--G1L86 is T8052:inst|T51:core51|add~20030 at LC_X22_Y16_N7
--operation mode is normal

G1L86_carry_eqn = (!G1L449 & G1L454) # (G1L449 & G1L455);
G1L86 = G1L86_carry_eqn $ G1_DPH0[7];


--G1_DPL0[7] is T8052:inst|T51:core51|DPL0[7] at LC_X21_Y17_N2
--operation mode is normal

G1_DPL0[7]_lut_out = G1_INC_DPTR & G1L87 # !G1_INC_DPTR & (G1L653);
G1_DPL0[7] = DFFEAS(G1_DPL0[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1377, , , !G1_iReady);


--A1L116 is rtl~5403 at LC_X16_Y11_N0
--operation mode is normal

A1L116 = !G1L802 & !G1L791 & !G1L773 & !G1L814;


--G1L1576 is T8052:inst|T51:core51|SFR_RData~17 at LC_X18_Y13_N7
--operation mode is normal

G1L1576 = !G1_INC_DPTR & A1L116 & A1L114 & A1L189;


--G1L1577 is T8052:inst|T51:core51|SFR_RData~26 at LC_X18_Y13_N4
--operation mode is normal

G1L1577 = G1_INC_DPTR & A1L115 & G1L724 & G1L752;


--G1L1580 is T8052:inst|T51:core51|SFR_RData~21359 at LC_X21_Y10_N6
--operation mode is normal

G1L1580 = G1L1577 & (G1L86) # !G1L1577 & G1_DPL0[7] & G1L1576;


--G1_DPH0[7] is T8052:inst|T51:core51|DPH0[7] at LC_X25_Y17_N2
--operation mode is normal

G1_DPH0[7]_lut_out = G1_INC_DPTR & (G1L86) # !G1_INC_DPTR & G1L636;
G1_DPH0[7] = DFFEAS(G1_DPH0[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1378, , , !G1_iReady);


--A1L117 is rtl~5404 at LC_X22_Y13_N4
--operation mode is normal

A1L117 = !G1L806 & !G1L805 & !G1L813 & G1L802;


--A1L118 is rtl~5405 at LC_X21_Y9_N0
--operation mode is normal

A1L118 = !G1L768 & !G1L724 & !G1L752 & G1L773;


--A1L119 is rtl~5406 at LC_X17_Y9_N1
--operation mode is normal

A1L119 = G1L826 & A1L118 & G1L791 & A1L117;


--G1L1575 is T8052:inst|T51:core51|SFR_RData~8 at LC_X18_Y13_N6
--operation mode is normal

G1L1575 = !G1_INC_DPTR & A1L115 & G1L724 & G1L752;


--G1L1581 is T8052:inst|T51:core51|SFR_RData~21360 at LC_X17_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[7]_qfbk = G1_IP[7];
G1L1581 = G1L1575 & (G1_DPH0[7]) # !G1L1575 & A1L119 & (G1_IP[7]_qfbk);

--G1_IP[7] is T8052:inst|T51:core51|IP[7] at LC_X17_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[7] = DFFEAS(G1L1581, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L317, , , VCC);


--A1L120 is rtl~5407 at LC_X18_Y13_N3
--operation mode is normal

A1L120 = A1L114 & G1L724 & A1L116;


--G1L1582 is T8052:inst|T51:core51|SFR_RData~21361 at LC_X18_Y13_N5
--operation mode is normal

G1L1582 = !A1L119 & (G1_INC_DPTR # !G1L752 # !A1L120);


--A1L121 is rtl~5408 at LC_X21_Y9_N7
--operation mode is normal

A1L121 = !G1L768 & !G1L724 & !G1L752 & !G1L773;


--L4_Port_Output[7] is T8052:inst|T51_Port:tp3|Port_Output[7] at LC_X16_Y8_N1
--operation mode is normal

L4_Port_Output[7]_lut_out = !J1L317;
L4_Port_Output[7] = DFFEAS(L4_Port_Output[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L51 is T8052:inst|IO_RData[7]~8638 at LC_X17_Y9_N7
--operation mode is normal

B1L51 = A1L121 & !L4_Port_Output[7] & G1L791 & A1L117;


--H1_TCON[7] is T8052:inst|T51_Glue:glue51|TCON[7] at LC_X15_Y12_N2
--operation mode is normal

H1_TCON[7]_lut_out = H1L56 & !G1_Int_Acc[3];
H1_TCON[7] = DFFEAS(H1_TCON[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--A1L122 is rtl~5409 at LC_X23_Y9_N1
--operation mode is normal

A1L122 = G1L724 & G1L752 & (G1L769 # G1L766);


--B1L52 is T8052:inst|IO_RData[7]~8639 at LC_X15_Y10_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[7]_qfbk = H1_PCON[7];
B1L52 = A1L116 & (A1L122 & (H1_PCON[7]_qfbk) # !A1L122 & H1_IE[7]) # !A1L116 & H1_IE[7];

--H1_PCON[7] is T8052:inst|T51_Glue:glue51|PCON[7] at LC_X15_Y10_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[7] = DFFEAS(B1L52, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L317, , , VCC);


--A1L44 is rtl~55 at LC_X16_Y11_N6
--operation mode is normal

A1L44 = !G1L724 & !G1L791 & A1L198 & !G1L814;


--A1L45 is rtl~56 at LC_X16_Y11_N4
--operation mode is normal

A1L45 = G1L802 & G1L791 & A1L121 & !G1L814;


--B1L53 is T8052:inst|IO_RData[7]~8640 at LC_X15_Y10_N0
--operation mode is normal

B1L53 = !A1L45 & (A1L44 & H1_TCON[7] # !A1L44 & (B1L52));


--A1L46 is rtl~57 at LC_X16_Y11_N2
--operation mode is normal

A1L46 = G1L802 & !G1L791 & A1L121 & !G1L814;


--L3_Port_Output[7] is T8052:inst|T51_Port:tp2|Port_Output[7] at LC_X16_Y8_N8
--operation mode is normal

L3_Port_Output[7]_lut_out = !J1L317;
L3_Port_Output[7] = DFFEAS(L3_Port_Output[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L54 is T8052:inst|IO_RData[7]~8641 at LC_X17_Y9_N8
--operation mode is normal

B1L54 = A1L46 & !L3_Port_Output[7] # !A1L46 & (B1L53 # B1L51);


--A1L47 is rtl~58 at LC_X16_Y11_N1
--operation mode is normal

A1L47 = !G1L802 & G1L791 & A1L121 & !G1L814;


--A1L48 is rtl~59 at LC_X16_Y11_N9
--operation mode is normal

A1L48 = !G1L802 & !G1L791 & A1L121 & !G1L814;


--B1L55 is T8052:inst|IO_RData[7]~8642 at LC_X17_Y9_N9
--operation mode is normal

B1L55 = !A1L48 & (A1L47 & (!L2_Port_Output[7]) # !A1L47 & B1L54);


--L1L1 is T8052:inst|T51_Port:tp0|Data_Out~112 at LC_X23_Y13_N6
--operation mode is normal

L1L1 = G1L1691 & G1L984 & (G1L1321 # G1L936);


--L1L2 is T8052:inst|T51_Port:tp0|Data_Out~113 at LC_X17_Y9_N2
--operation mode is normal

L1L2 = L1L1 & G1L826;


--L1_Port_Output[7] is T8052:inst|T51_Port:tp0|Port_Output[7] at LC_X17_Y9_N3
--operation mode is normal

L1_Port_Output[7]_lut_out = !J1L317;
L1_Port_Output[7] = DFFEAS(L1_Port_Output[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--B1L56 is T8052:inst|IO_RData[7]~8643 at LC_X17_Y9_N5
--operation mode is normal

B1L56 = A1L48 & (L1L2 & (!L1_Port_Output[7]) # !L1L2 & P0[7]);


--G1L1583 is T8052:inst|T51:core51|SFR_RData~21362 at LC_X17_Y9_N6
--operation mode is normal

G1L1583 = G1L1581 # G1L1582 & (B1L55 # B1L56);


--G1L1584 is T8052:inst|T51:core51|SFR_RData~21363 at LC_X18_Y13_N2
--operation mode is normal

G1L1584 = G1_INC_DPTR $ G1L724 # !G1L752 # !A1L115;


--G1L1585 is T8052:inst|T51:core51|SFR_RData~21364 at LC_X18_Y10_N5
--operation mode is normal

G1L1585 = G1L1579 & (G1L1580 # G1L1583 & G1L1584);


--G1L87 is T8052:inst|T51:core51|add~20035 at LC_X22_Y17_N9
--operation mode is arithmetic

G1L87_carry_eqn = (!G1L463 & G1L457) # (G1L463 & G1L458);
G1L87 = G1_DPL0[7] $ G1L87_carry_eqn;

--G1L88 is T8052:inst|T51:core51|add~20037 at LC_X22_Y17_N9
--operation mode is arithmetic

G1L88 = CARRY(!G1L458 # !G1_DPL0[7]);


--G1L1578 is T8052:inst|T51:core51|SFR_RData~35 at LC_X18_Y13_N8
--operation mode is normal

G1L1578 = G1_INC_DPTR & A1L116 & A1L114 & A1L189;


--A1L42 is rtl~48 at LC_X18_Y13_N1
--operation mode is normal

A1L42 = G1L724 & A1L116 & A1L114 & !G1L752;


--G1L1586 is T8052:inst|T51:core51|SFR_RData~21365 at LC_X21_Y17_N3
--operation mode is normal

G1L1586 = A1L42 & (G1_SP[7]) # !A1L42 & G1L1578 & (G1L87);


--A1L123 is rtl~5410 at LC_X18_Y9_N3
--operation mode is normal

A1L123 = G1L814 & G1L826 & A1L121;


--A1L49 is rtl~63 at LC_X18_Y9_N9
--operation mode is normal

A1L49 = G1L791 & G1L802 & A1L123;


--G1L1587 is T8052:inst|T51:core51|SFR_RData~21366 at LC_X18_Y10_N0
--operation mode is normal

G1L1587 = A1L49 & (G1_B[7]) # !A1L49 & (G1L1585 # G1L1586);


--A1L124 is rtl~5411 at LC_X18_Y9_N6
--operation mode is normal

A1L124 = !G1L780 & !G1L795 & (G1L798 # G1L801);


--A1L50 is rtl~64 at LC_X18_Y9_N0
--operation mode is normal

A1L50 = A1L124 & G1L826 & G1L814 & A1L121;


--A1L43 is rtl~50 at LC_X18_Y9_N4
--operation mode is normal

A1L43 = G1L791 & !G1L802 & A1L123;


--A1L125 is rtl~5412 at LC_X25_Y20_N5
--operation mode is normal

A1L125 = G1_Inst[2] & !G1_Inst[3] & !G1_Inst[0] & !G1_Inst[1];


--A1L30 is rtl~7 at LC_X16_Y16_N4
--operation mode is normal

A1L30 = A1L125 & A1L82;


--G1_PCPaused[3] is T8052:inst|T51:core51|PCPaused[3] at LC_X16_Y16_N5
--operation mode is normal

G1_PCPaused[3]_lut_out = G1L1343 & (G1_PCPaused[3] $ (G1L494 & G1_PCPaused[2]));
G1_PCPaused[3] = DFFEAS(G1_PCPaused[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1_PCPaused[2] is T8052:inst|T51:core51|PCPaused[2] at LC_X23_Y18_N3
--operation mode is normal

G1_PCPaused[2]_lut_out = G1L1343 & (G1_PCPaused[2] $ (G1_PCPaused[0] & G1_PCPaused[1]));
G1_PCPaused[2] = DFFEAS(G1_PCPaused[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1_PCPaused[1] is T8052:inst|T51:core51|PCPaused[1] at LC_X16_Y16_N0
--operation mode is normal

G1_PCPaused[1]_lut_out = G1L1343 & (G1_PCPaused[0] $ G1_PCPaused[1]);
G1_PCPaused[1] = DFFEAS(G1_PCPaused[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L1340 is T8052:inst|T51:core51|process12~1495 at LC_X16_Y16_N7
--operation mode is normal

G1L1340 = !G1_PCPaused[2] & !G1_PCPaused[1] & (!G1_PCPaused[3]);


--DB1_Div_Rdy is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Rdy at LC_X16_Y16_N3
--operation mode is normal

DB1_Div_Rdy_lut_out = !DB1L104 & (DB1_Cnt[3] # A1L54 # DB1L62);
DB1_Div_Rdy = DFFEAS(DB1_Div_Rdy_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--G1L1341 is T8052:inst|T51:core51|process12~1496 at LC_X16_Y16_N9
--operation mode is normal

G1L1341 = A1L82 & A1L125 & (G1L1340 # !DB1_Div_Rdy);


--G1L1342 is T8052:inst|T51:core51|process12~1497 at LC_X23_Y18_N5
--operation mode is normal

G1L1342 = !G1_Inst[2] & A1L29 & A1L76 & G1L827;


--G1L1343 is T8052:inst|T51:core51|process12~1498 at LC_X23_Y18_N8
--operation mode is normal

G1L1343 = G1L1341 # !G1_PCPaused[0] & (G1L1726 # G1L1342);


--G1L698 is T8052:inst|T51:core51|Inst2[7]~53 at LC_X23_Y18_N9
--operation mode is normal

G1L698 = !G1L1725 & !G1L929 & (!A1L30 # !G1L1343);


--G1L662 is T8052:inst|T51:core51|Equal~1499 at LC_X22_Y9_N4
--operation mode is normal

G1L662 = G1_PSW[4] $ (G1L780 # G1L803 & G1L790);


--A1L126 is rtl~5413 at LC_X28_Y20_N1
--operation mode is normal

A1L126 = !G1_Inst[5] & A1L74;


--G1L1697 is T8052:inst|T51:core51|Stall_pipe~820 at LC_X21_Y15_N7
--operation mode is normal

G1L1697 = G1L1694 & (G1_Inst[4] # !A1L73 # !A1L126);


--G1L663 is T8052:inst|T51:core51|Equal~1500 at LC_X21_Y15_N2
--operation mode is normal

G1L663 = G1_PSW[3] $ (G1L771 # G1L772 & G1L803);


--G1L1699 is T8052:inst|T51:core51|Stall_pipe~822 at LC_X26_Y13_N6
--operation mode is normal

G1L1699 = !G1L826 & G1L1724 & G1L1722 & G1L1720;


--G1L1681 is T8052:inst|T51:core51|SP_Stall~159 at LC_X25_Y11_N9
--operation mode is normal

G1L1681 = !B1L99 & !B1L95 & !B1L100 & !B1L96;


--G1L625 is T8052:inst|T51:core51|Decoder~354 at LC_X24_Y14_N7
--operation mode is normal

G1L625 = B1L91 & (B1L88 # B1L87) # !B1L91 & B1L92 & (B1L88 # B1L87);


--G1L962 is T8052:inst|T51:core51|MCode[2]~3841 at LC_X30_Y20_N2
--operation mode is normal

G1L962 = G1_Inst[4] & (G1_Inst[5] $ (G1_Inst[6] # G1_Inst[7])) # !G1_Inst[4] & (G1_Inst[5] & (!G1_Inst[7]) # !G1_Inst[5] & G1_Inst[6]);


--G1L963 is T8052:inst|T51:core51|MCode[2]~3842 at LC_X30_Y20_N4
--operation mode is normal

G1L963 = G1_Inst[2] # G1_Inst[3];


--G1L964 is T8052:inst|T51:core51|MCode[2]~3843 at LC_X25_Y20_N6
--operation mode is normal

G1L964 = !G1_Inst[3] & (G1_Inst[2] & (G1_Inst[1] # !G1_Inst[0]) # !G1_Inst[2] & G1_Inst[0]);


--G1L965 is T8052:inst|T51:core51|MCode[2]~3844 at LC_X30_Y20_N1
--operation mode is normal

G1L965 = G1_Inst[6] & (!G1_Inst[5] & !G1_Inst[7] # !G1_Inst[4]) # !G1_Inst[6] & G1_Inst[7] & (G1_Inst[4] # !G1_Inst[5]);


--G1L966 is T8052:inst|T51:core51|MCode[2]~3845 at LC_X30_Y20_N8
--operation mode is normal

G1L966 = G1_Inst[4] & G1_Inst[6] & (G1_Inst[5] # G1_Inst[7]) # !G1_Inst[4] & (G1_Inst[5] & G1_Inst[7]);


--G1L967 is T8052:inst|T51:core51|MCode[2]~3846 at LC_X30_Y20_N6
--operation mode is normal

G1L967 = G1L964 & G1_Inst[1] & (G1L966 $ !G1L965) # !G1L964 & (G1L966 & !G1L965);


--G1L968 is T8052:inst|T51:core51|MCode[2]~3847 at LC_X30_Y20_N9
--operation mode is normal

G1L968 = G1L964 & (G1L966 & G1_Inst[1] # !G1L966 & (G1L965)) # !G1L964 & (G1L966 & G1L965);


--G1L969 is T8052:inst|T51:core51|MCode[2]~3848 at LC_X30_Y20_N5
--operation mode is normal

G1L969 = G1L963 & (G1L968 # G1L964 $ !G1L967) # !G1L963 & !G1L964 & G1L968 & !G1L967;


--G1L970 is T8052:inst|T51:core51|MCode[2]~3849 at LC_X30_Y20_N7
--operation mode is normal

G1L970 = G1L964 & (G1L967 $ (G1L963 & !G1L968)) # !G1L964 & (G1L968 & !G1L967);


--G1L971 is T8052:inst|T51:core51|MCode[2]~3850 at LC_X30_Y20_N3
--operation mode is normal

G1L971 = G1L970 $ (G1L969 & G1L962);


--G1L1700 is T8052:inst|T51:core51|Stall_pipe~823 at LC_X25_Y11_N0
--operation mode is normal

G1L1700 = !B1L117 & G1L625 & G1L971 & B1L104;


--G1L1730 is T8052:inst|T51:core51|xxx_flag~125 at LC_X32_Y10_N2
--operation mode is normal

G1L1730 = G1_Inst[7] & G1L1728;


--G1L1682 is T8052:inst|T51:core51|SP_Stall~160 at LC_X24_Y14_N0
--operation mode is normal

G1L1682 = !B1L91 & !B1L92 & (B1L88 # B1L87);


--G1L1701 is T8052:inst|T51:core51|Stall_pipe~824 at LC_X25_Y11_N5
--operation mode is normal

G1L1701 = B1L117 & G1L1727 & G1L1730 & !G1L1682;


--G1L1702 is T8052:inst|T51:core51|Stall_pipe~825 at LC_X25_Y11_N1
--operation mode is normal

G1L1702 = G1L1681 & G1L1693 & (G1L1700 # G1L1701);


--G1L1705 is T8052:inst|T51:core51|Stall_pipe~828 at LC_X26_Y13_N5
--operation mode is normal

G1L1705 = G1L826 & G1L1714 & G1L1712 & G1L1716;


--G1L1706 is T8052:inst|T51:core51|Stall_pipe~829 at LC_X26_Y13_N3
--operation mode is normal

G1L1706 = G1L1699 # G1L937 & (G1L1705 # G1L1702);


--G1L626 is T8052:inst|T51:core51|Decoder~355 at LC_X24_Y14_N2
--operation mode is normal

G1L626 = !B1L88 & !B1L87 & (B1L91 # B1L92);


--G1L1683 is T8052:inst|T51:core51|SP_Stall~161 at LC_X24_Y10_N6
--operation mode is normal

G1L1683 = !B1L113 & G1L626 & !B1L117 & !B1L109;


--G1L1684 is T8052:inst|T51:core51|SP_Stall~162 at LC_X25_Y11_N2
--operation mode is normal

G1L1684 = G1L1681 & B1L104 & (G1L1683 # G1L1682);


--G1_IPending is T8052:inst|T51:core51|IPending at LC_X16_Y13_N4
--operation mode is normal

G1_IPending_lut_out = G1_IPending # !G1L1319 # !G1L1320;
G1_IPending = DFFEAS(G1_IPending_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , G1_ICall, );


--G1L932 is T8052:inst|T51:core51|IStart~100 at LC_X23_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_RET_r_qfbk = G1_RET_r;
G1L932 = !G1_RET_r_qfbk & G1_IPending & (G1L1321 # G1L936);

--G1_RET_r is T8052:inst|T51:core51|RET_r at LC_X23_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_RET_r = DFFEAS(G1L932, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, G1L897, , , VCC);


--G1L1685 is T8052:inst|T51:core51|SP_Stall~163 at LC_X31_Y13_N8
--operation mode is normal

G1L1685 = G1L1684 # !G1L933 & G1L932 & G1L931;


--G1L1686 is T8052:inst|T51:core51|SP_Stall~164 at LC_X23_Y13_N1
--operation mode is normal

G1L1686 = L1L1 & G1L724 & !G1L752 & A1L115;


--G1L1707 is T8052:inst|T51:core51|Stall_pipe~830 at LC_X31_Y13_N2
--operation mode is normal

G1L1707 = G1L1706 # G1L1686 & G1L1685;


--G1_Rst_r_n is T8052:inst|T51:core51|Rst_r_n at LC_X10_Y11_N2
--operation mode is normal

G1_Rst_r_n_lut_out = VCC;
G1_Rst_r_n = DFFEAS(G1_Rst_r_n_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--A1L127 is rtl~5414 at LC_X27_Y13_N6
--operation mode is normal

A1L127 = !G1_RET_r & G1_Rst_r_n;


--G1L1301 is T8052:inst|T51:core51|process3~76 at LC_X26_Y12_N1
--operation mode is normal

G1L1301 = G1L933 # G1L932 # !A1L127 # !G1L931;


--G1L699 is T8052:inst|T51:core51|Inst2[7]~54 at LC_X26_Y12_N9
--operation mode is normal

G1L699 = G1L698 & !G1L1707 & A1L32 & !G1L1301;


--G1L688 is T8052:inst|T51:core51|Inst1[7]~49 at LC_X26_Y12_N2
--operation mode is normal

G1L688 = !G1L1301 & !G1L1707 & A1L29 & G1L698;


--G1L11 is T8052:inst|T51:core51|ACC~4320 at LC_X24_Y9_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_RAM_Rd_i_qfbk = G1_RAM_Rd_i;
G1L11 = !B1_mux_sel_r[3] & (G1_RAM_Rd_i_qfbk);

--G1_RAM_Rd_i is T8052:inst|T51:core51|RAM_Rd_i at LC_X24_Y9_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_RAM_Rd_i = DFFEAS(G1L11, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1726, , , VCC);


--B1_mux_sel_r[2] is T8052:inst|mux_sel_r[2] at LC_X24_Y9_N0
--operation mode is normal

B1_mux_sel_r[2]_lut_out = !B1_RAM_Addr_r[15] & B1_RAM_Addr_r[14];
B1_mux_sel_r[2] = DFFEAS(B1_mux_sel_r[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L12 is T8052:inst|T51:core51|ACC~4321 at LC_X24_Y13_N6
--operation mode is normal

G1L12 = G1L11 & (B1_mux_sel_r[2] & (B1L114) # !B1_mux_sel_r[2] & W1_q_a[7]);


--G1L1306 is T8052:inst|T51:core51|process4~157 at LC_X15_Y9_N7
--operation mode is normal

G1L1306 = X1_Int_AddrA_r_i[7] & (B1_IO_Addr_r[6]);


--G1L1307 is T8052:inst|T51:core51|process4~158 at LC_X15_Y9_N4
--operation mode is normal

G1L1307 = G1L1306 & B1_IO_Addr_r[5] & !B1_IO_Addr_r[3] & G1L1304;


--G1L1302 is T8052:inst|T51:core51|process4~5 at LC_X24_Y13_N5
--operation mode is normal

G1L1302 = !B1_IO_Addr_r[4] & (G1L1307);


--G1L13 is T8052:inst|T51:core51|ACC~4322 at LC_X24_Y13_N4
--operation mode is normal

G1L13 = !G1L1302 & (G1_ACC_Wr & (Y1L63) # !G1_ACC_Wr & G1_ACC[7]);


--G1L14 is T8052:inst|T51:core51|ACC~4323 at LC_X24_Y13_N7
--operation mode is normal

G1L14 = G1L12 # !G1_RAM_Rd_i & (G1L40 # G1L13);


--G1L1372 is T8052:inst|T51:core51|PSW~1374 at LC_X30_Y19_N5
--operation mode is normal

G1L1372 = G1L1729 & J1L317 # !G1L1729 & (G1_PSW[7]);


--Y1L617 is T8052:inst|T51:core51|T51_ALU:alu|process0~2024 at LC_X28_Y19_N1
--operation mode is normal

Y1L617 = G1_Inst[7] & (G1_Inst[5] & G1_Inst[4] & !G1_Inst[6] # !G1_Inst[5] & (G1_Inst[6]));


--Y1L618 is T8052:inst|T51:core51|T51_ALU:alu|process0~2026 at LC_X25_Y20_N0
--operation mode is normal

Y1L618 = G1_Inst[1] # !G1_Inst[2] & !G1_Inst[0];


--Y1L619 is T8052:inst|T51:core51|T51_ALU:alu|process0~2027 at LC_X25_Y20_N1
--operation mode is normal

Y1L619 = !G1_Inst[3] & (!G1_Inst[0] & !G1_Inst[1] # !G1_Inst[2]);


--Y1L620 is T8052:inst|T51:core51|T51_ALU:alu|process0~2028 at LC_X28_Y20_N5
--operation mode is normal

Y1L620 = A1L77 & (Y1L618 & G1_Inst[7] # !Y1L619);


--A1L128 is rtl~5415 at LC_X30_Y19_N6
--operation mode is normal

A1L128 = G1_Inst[4] & !G1_Inst[5] & !G1_Inst[6] & G1_Inst[7];


--A1L51 is rtl~73 at LC_X30_Y19_N0
--operation mode is normal

A1L51 = A1L74 & A1L128;


--Y1L621 is T8052:inst|T51:core51|T51_ALU:alu|process0~2029 at LC_X28_Y20_N2
--operation mode is normal

Y1L621 = G1_Inst[6] & (A1L126) # !G1_Inst[6] & Y1L616 & !G1_Inst[4];


--Y1L622 is T8052:inst|T51:core51|T51_ALU:alu|process0~2031 at LC_X32_Y10_N6
--operation mode is normal

Y1L622 = G1_Inst[7] & !G1_Inst[4];


--Y1L623 is T8052:inst|T51:core51|T51_ALU:alu|process0~2033 at LC_X32_Y17_N8
--operation mode is normal

Y1L623 = G1_Inst[7] & G1_Inst[3] & (G1_Inst[6]) # !G1_Inst[7] & (!Y1L619 & !G1_Inst[6]);


--J1L60 is T8052:inst|T51_TC01:tc01|add~2522 at LC_X23_Y4_N7
--operation mode is normal

J1L60_carry_eqn = (!J1L76 & J1L70) # (J1L76 & J1L71);
J1L60 = J1_Cnt1[15] $ J1L60_carry_eqn;


--H1L61 is T8052:inst|T51_Glue:glue51|TH0_Wr~24 at LC_X21_Y11_N8
--operation mode is normal

H1L61 = B1_IO_Addr_r[2] & !B1_IO_Addr_r[1];


--J1L355 is T8052:inst|T51_TC01:tc01|Cnt1~7125 at LC_X21_Y6_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[4]_qfbk = J1_TMOD[4];
J1L355 = J1_Tick1 & J1_TMOD[4]_qfbk & !J1_TMOD[5];

--J1_TMOD[4] is T8052:inst|T51_TC01:tc01|TMOD[4] at LC_X21_Y6_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[4] = DFFEAS(J1L355, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, J1L311, , , VCC);


--A1L66 is rtl~238 at LC_X21_Y6_N1
--operation mode is normal

A1L66 = J1L355 # H1L61 & H1L70 & H1L63;


--Y1L601 is T8052:inst|T51:core51|T51_ALU:alu|IOP[0]~360 at LC_X27_Y8_N7
--operation mode is normal

Y1L601 = Y1_Do_I_Imm & (G1L1066) # !Y1_Do_I_Imm & G1_ACC[0];


--Y1L592 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33814 at LC_X27_Y8_N9
--operation mode is normal

Y1L592 = Y1_MOV_Op[3] & (G1_ACC[0]) # !Y1_MOV_Op[3] & G1L1066;


--Y1L593 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33815 at LC_X26_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[0]_qfbk = Y1_IA_d[0];
Y1L593 = !Y1L529 & (Y1L527 & (Y1L592) # !Y1L527 & Y1_IA_d[0]_qfbk);

--Y1_IA_d[0] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[0] at LC_X26_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Y1_IA_d[0] = DFFEAS(Y1L593, GLOBAL(MB1__clk0), VCC, , , G1L1042, , , VCC);


--Y1L594 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33816 at LC_X27_Y11_N1
--operation mode is normal

Y1L594 = G1_Bit_Pattern[0] & (Y1L524) # !G1_Bit_Pattern[0] & (G1L1041 # G1L1040);


--Y1L595 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33817 at LC_X27_Y11_N4
--operation mode is normal

Y1L595 = Y1L529 & (Y1L445 & Y1L437 # !Y1L445 & (Y1L594));


--Y1L596 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33818 at LC_X26_Y7_N8
--operation mode is normal

Y1L596 = Y1L537 & (Y1L595 # Y1L593) # !Y1L537 & (G1_ACC[0]);


--Y1L597 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33819 at LC_X26_Y6_N0
--operation mode is normal

Y1L597 = Y1L523 & (Y1_Do_I_XRL & Y1L515 # !Y1_Do_I_XRL & (Y1L596));


--Y1L598 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33820 at LC_X26_Y6_N7
--operation mode is normal

Y1L598 = Y1_Do_I_ORL & (G1L1042 # Y1L601) # !Y1_Do_I_ORL & Y1_Do_I_ANL & G1L1042 & Y1L601;


--Y1L599 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33821 at LC_X26_Y6_N8
--operation mode is normal

Y1L599 = Y1_Do_I_DEC & (!G1L1042) # !Y1_Do_I_DEC & (Y1L598 # Y1L597);


--J1L62 is T8052:inst|T51_TC01:tc01|add~2529 at LC_X23_Y5_N2
--operation mode is arithmetic

J1L62_cout_0 = J1_Cnt1[0];
J1L62 = CARRY(J1L62_cout_0);

--J1L63 is T8052:inst|T51_TC01:tc01|add~2529COUT1_2894 at LC_X23_Y5_N2
--operation mode is arithmetic

J1L63_cout_1 = J1_Cnt1[0];
J1L63 = CARRY(J1L63_cout_1);


--J1_Cnt1[8] is T8052:inst|T51_TC01:tc01|Cnt1[8] at LC_X22_Y4_N9
--operation mode is normal

J1_Cnt1[8]_lut_out = J1_TMOD[5] & J1_Cnt1[8] # !J1_TMOD[5] & (J1L369);
J1_Cnt1[8] = DFFEAS(J1_Cnt1[8]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L303, , , H1_TH1_Wr);


--J1L65 is T8052:inst|T51_TC01:tc01|add~2534 at LC_X24_Y5_N0
--operation mode is arithmetic

J1L65_cout_0 = J1_Cnt1[0];
J1L65 = CARRY(J1L65_cout_0);

--J1L66 is T8052:inst|T51_TC01:tc01|add~2534COUT1_2918 at LC_X24_Y5_N0
--operation mode is arithmetic

J1L66_cout_1 = J1_Cnt1[0];
J1L66 = CARRY(J1L66_cout_1);


--J1L356 is T8052:inst|T51_TC01:tc01|Cnt1~7126 at LC_X22_Y4_N8
--operation mode is normal

J1L356 = A1L70 & (A1L71 & (J1_Cnt1[8]) # !A1L71 & !J1_Cnt1[0]) # !A1L70 & !J1_Cnt1[0];


--J1L357 is T8052:inst|T51_TC01:tc01|Cnt1~7127 at LC_X22_Y4_N1
--operation mode is normal

J1L357 = J1_TMOD[5] & J1L356 & (!J1_TMOD[4]) # !J1_TMOD[5] & (!J1_Cnt1[0] & J1_TMOD[4]);


--J1L68 is T8052:inst|T51_TC01:tc01|add~2539 at LC_X22_Y6_N4
--operation mode is arithmetic

J1L68 = CARRY(J1_Tick1 & J1_Cnt1[0]);


--J1L358 is T8052:inst|T51_TC01:tc01|Cnt1~7128 at LC_X22_Y4_N5
--operation mode is normal

J1L358 = J1_Cnt1[0] $ (J1_Tick1 & !J1_TMOD[4] & !J1_TMOD[5]);


--J1L359 is T8052:inst|T51_TC01:tc01|Cnt1~7129 at LC_X22_Y4_N3
--operation mode is normal

J1L359 = J1_Tick1 & (J1L357 # J1L358 & !J1L329) # !J1_Tick1 & J1L358;


--J1_Tick12 is T8052:inst|T51_TC01:tc01|Tick12 at LC_X14_Y14_N8
--operation mode is normal

J1_Tick12_lut_out = J1_Prescaler[3] & M1_Prescaler[0] & !J1_Prescaler[2] & J1_Prescaler[1];
J1_Tick12 = DFFEAS(J1_Tick12_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_TMOD[6] is T8052:inst|T51_TC01:tc01|TMOD[6] at LC_X21_Y6_N5
--operation mode is normal

J1_TMOD[6]_lut_out = J1L315;
J1_TMOD[6] = DFFEAS(J1_TMOD[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, , , , );


--J1_TMOD[7] is T8052:inst|T51_TC01:tc01|TMOD[7] at LC_X21_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[7]_lut_out = GND;
J1_TMOD[7] = DFFEAS(J1_TMOD[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, J1L317, , , VCC);


--A1L129 is rtl~5417 at LC_X23_Y18_N0
--operation mode is normal

A1L129 = G1L936 & (!A1L30 # !G1L1343) # !G1L936 & G1L1321 & (!A1L30 # !G1L1343);


--A1L53 is rtl~94 at LC_X26_Y12_N7
--operation mode is normal

A1L53 = !G1L1301 & A1L129 & (!G1L1707);


--G1_iReady is T8052:inst|T51:core51|iReady at LC_X21_Y16_N8
--operation mode is normal

G1_iReady = !G1L929 & !G1L1725;


--A1L130 is rtl~5418 at LC_X26_Y12_N8
--operation mode is normal

A1L130 = G1_iReady & (G1L1707 # A1L129 # G1L1301);


--G1L1300 is T8052:inst|T51:core51|process2~3 at LC_X24_Y15_N4
--operation mode is normal

G1L1300 = A1L39 # A1L40 # G1_ICall;


--G1L1687 is T8052:inst|T51:core51|SP~2675 at LC_X18_Y18_N6
--operation mode is normal

G1L1687 = !G1L897 & (!G1L936 & !G1L1321 # !G1L1300);


--G1L1310 is T8052:inst|T51:core51|process5~2 at LC_X16_Y16_N8
--operation mode is normal

G1L1310 = G1_PCPaused[0] & A1L38;


--G1L89 is T8052:inst|T51:core51|add~20040 at LC_X18_Y18_N9
--operation mode is normal

G1L89 = G1L1687 & !G1L1311 & !G1L1310 # !G1_iReady;


--H1L40 is T8052:inst|T51_Glue:glue51|SBUF_Wr~41 at LC_X18_Y14_N0
--operation mode is normal

H1L40 = !B1_IO_Addr_r[5] & (G1_SFR_Wr_i);


--H1L20 is T8052:inst|T51_Glue:glue51|P0_Wr~37 at LC_X18_Y14_N5
--operation mode is normal

H1L20 = !B1_IO_Addr_r[3] & (!B1_IO_Addr_r[6] & !B1_IO_Addr_r[4]);


--G1L1312 is T8052:inst|T51:core51|process5~71 at LC_X21_Y11_N7
--operation mode is normal

G1L1312 = !B1_IO_Addr_r[1] & !B1_IO_Addr_r[2] & B1_IO_Addr_r[0];


--G1L1313 is T8052:inst|T51:core51|process5~72 at LC_X18_Y14_N2
--operation mode is normal

G1L1313 = G1L1312 & H1L20 & X1_Int_AddrA_r_i[7] & H1L40;


--G1L91 is T8052:inst|T51:core51|add~20042 at LC_X17_Y15_N4
--operation mode is arithmetic

G1L91 = G1_SP[4] $ G1L393;

--G1L92 is T8052:inst|T51:core51|add~20044 at LC_X17_Y15_N4
--operation mode is arithmetic

G1L92 = G1L93;


--G1L96 is T8052:inst|T51:core51|add~20048 at LC_X17_Y18_N4
--operation mode is arithmetic

G1L96 = G1_SP[4] $ (!G1L405);

--G1L97 is T8052:inst|T51:core51|add~20050 at LC_X17_Y18_N4
--operation mode is arithmetic

G1L97 = G1L98;


--G1L1309 is T8052:inst|T51:core51|process5~1 at LC_X18_Y16_N8
--operation mode is normal

G1L1309 = G1L1300 & (G1L936 # G1L1321);


--G1L100 is T8052:inst|T51:core51|add~20053 at LC_X21_Y18_N6
--operation mode is normal

G1L100 = G1L1309 & G1L50 # !G1L1309 & (G1L96 & G1L897);


--G1L666 is T8052:inst|T51:core51|FCycle[0]~3 at LC_X24_Y18_N2
--operation mode is normal

G1L666 = !G1L929 & !G1L1343 & !G1L1725;


--B1_RAM_Addr_r[15] is T8052:inst|RAM_Addr_r[15] at LC_X24_Y17_N7
--operation mode is normal

B1_RAM_Addr_r[15]_lut_out = G1_INC_DPTR & G1L86 # !G1_INC_DPTR & (G1L1378);
B1_RAM_Addr_r[15] = DFFEAS(B1_RAM_Addr_r[15]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1379, , , G1_Inst[1]);


--B1_XRAM_WE is T8052:inst|XRAM_WE at LC_X27_Y6_N2
--operation mode is normal

B1_XRAM_WE = !B1_RAM_Addr_r[15] & G1_RAM_Wr_i;


--RB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LC_X37_Y12_N4
--operation mode is normal

RB1_state[5] = AMPP_FUNCTION(A1L6, RB1_state[3], A1L8, RB1_state[4], VCC);


--D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LC_X40_Y13_N3
--operation mode is normal

D1_jtag_debug_mode = AMPP_FUNCTION(A1L6, RB1_state[15], D1L32, D1L33, D1_jtag_debug_mode, RB1_state[0]);


--NB2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] at LC_X37_Y12_N2
--operation mode is normal

NB2_Q[0] = AMPP_FUNCTION(A1L6, D1L1, NB9_Q[0], NB2_Q[0], SB1_dffe1a[1], D1_CLRN_SIGNAL);


--R2L67 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~25 at LC_X37_Y12_N8
--operation mode is normal

R2L67 = AMPP_FUNCTION(NB8_Q[1], D1_jtag_debug_mode, NB2_Q[0], D1_jtag_debug_mode_usr1);


--R2L2 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~13 at LC_X35_Y10_N0
--operation mode is normal

R2L2 = AMPP_FUNCTION(R2L67, NB4_Q[2], RB1_state[5]);


--B1_RAM_Addr_r[0] is T8052:inst|RAM_Addr_r[0] at LC_X24_Y17_N1
--operation mode is normal

B1_RAM_Addr_r[0]_lut_out = G1_INC_DPTR & !G1_DPL0[0] # !G1_INC_DPTR & (G1L1380);
B1_RAM_Addr_r[0] = DFFEAS(B1_RAM_Addr_r[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L12, , , G1_Inst[1]);


--B1_RAM_Addr_r[1] is T8052:inst|RAM_Addr_r[1] at LC_X24_Y17_N8
--operation mode is normal

B1_RAM_Addr_r[1]_lut_out = G1_INC_DPTR & (G1L427) # !G1_INC_DPTR & G1L1381;
B1_RAM_Addr_r[1] = DFFEAS(B1_RAM_Addr_r[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L13, , , G1_Inst[1]);


--B1_RAM_Addr_r[2] is T8052:inst|RAM_Addr_r[2] at LC_X24_Y17_N5
--operation mode is normal

B1_RAM_Addr_r[2]_lut_out = G1_INC_DPTR & (G1L462) # !G1_INC_DPTR & G1L1382;
B1_RAM_Addr_r[2] = DFFEAS(B1_RAM_Addr_r[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L14, , , G1_Inst[1]);


--B1_RAM_Addr_r[3] is T8052:inst|RAM_Addr_r[3] at LC_X21_Y11_N0
--operation mode is normal

B1_RAM_Addr_r[3]_lut_out = G1_INC_DPTR & (G1L445) # !G1_INC_DPTR & G1L1383;
B1_RAM_Addr_r[3] = DFFEAS(B1_RAM_Addr_r[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L15, , , G1_Inst[1]);


--B1_RAM_Addr_r[4] is T8052:inst|RAM_Addr_r[4] at LC_X21_Y11_N5
--operation mode is normal

B1_RAM_Addr_r[4]_lut_out = G1_INC_DPTR & G1L450 # !G1_INC_DPTR & (G1L1384);
B1_RAM_Addr_r[4] = DFFEAS(B1_RAM_Addr_r[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L16, , , G1_Inst[1]);


--B1_RAM_Addr_r[5] is T8052:inst|RAM_Addr_r[5] at LC_X21_Y14_N9
--operation mode is normal

B1_RAM_Addr_r[5]_lut_out = G1_INC_DPTR & (G1L439) # !G1_INC_DPTR & G1L1385;
B1_RAM_Addr_r[5] = DFFEAS(B1_RAM_Addr_r[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L17, , , G1_Inst[1]);


--B1_RAM_Addr_r[6] is T8052:inst|RAM_Addr_r[6] at LC_X21_Y11_N6
--operation mode is normal

B1_RAM_Addr_r[6]_lut_out = G1_INC_DPTR & (G1L456) # !G1_INC_DPTR & G1L1386;
B1_RAM_Addr_r[6] = DFFEAS(B1_RAM_Addr_r[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L18, , , G1_Inst[1]);


--B1_RAM_Addr_r[7] is T8052:inst|RAM_Addr_r[7] at LC_X24_Y17_N4
--operation mode is normal

B1_RAM_Addr_r[7]_lut_out = G1_INC_DPTR & G1L87 # !G1_INC_DPTR & (G1L1377);
B1_RAM_Addr_r[7] = DFFEAS(B1_RAM_Addr_r[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, X1L19, , , G1_Inst[1]);


--B1_RAM_Addr_r[8] is T8052:inst|RAM_Addr_r[8] at LC_X21_Y14_N8
--operation mode is normal

B1_RAM_Addr_r[8]_lut_out = G1_INC_DPTR & (G1L430) # !G1_INC_DPTR & G1L1387;
B1_RAM_Addr_r[8] = DFFEAS(B1_RAM_Addr_r[8]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1388, , , G1_Inst[1]);


--B1_RAM_Addr_r[9] is T8052:inst|RAM_Addr_r[9] at LC_X21_Y14_N6
--operation mode is normal

B1_RAM_Addr_r[9]_lut_out = G1_INC_DPTR & G1L424 # !G1_INC_DPTR & (G1L1389);
B1_RAM_Addr_r[9] = DFFEAS(B1_RAM_Addr_r[9]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1390, , , G1_Inst[1]);


--B1_RAM_Addr_r[10] is T8052:inst|RAM_Addr_r[10] at LC_X21_Y14_N0
--operation mode is normal

B1_RAM_Addr_r[10]_lut_out = G1_INC_DPTR & (G1L459) # !G1_INC_DPTR & G1L1391;
B1_RAM_Addr_r[10] = DFFEAS(B1_RAM_Addr_r[10]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1392, , , G1_Inst[1]);


--B1_RAM_Addr_r[11] is T8052:inst|RAM_Addr_r[11] at LC_X21_Y14_N7
--operation mode is normal

B1_RAM_Addr_r[11]_lut_out = G1_INC_DPTR & G1L442 # !G1_INC_DPTR & (G1L1393);
B1_RAM_Addr_r[11] = DFFEAS(B1_RAM_Addr_r[11]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1394, , , G1_Inst[1]);


--R2_ram_rom_data_reg[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at LC_X37_Y9_N0
--operation mode is normal

R2_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[4], R2_ram_rom_data_reg[5], W1_q_b[4], R2L11, VCC, R2L10);


--R2_ram_rom_addr_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at LC_X35_Y10_N4
--operation mode is arithmetic

R2_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_incr_addr, R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], !NB4_Q[0], R2L9);

--R2L16 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~157 at LC_X35_Y10_N4
--operation mode is arithmetic

R2L16 = AMPP_FUNCTION(R2_ram_rom_incr_addr, R2_ram_rom_addr_reg[0]);


--R2_ram_rom_addr_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at LC_X35_Y10_N5
--operation mode is arithmetic

R2_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], !NB4_Q[0], R2L9, R2L16);

--R2L18 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~161 at LC_X35_Y10_N5
--operation mode is arithmetic

R2L18 = AMPP_FUNCTION(R2_ram_rom_addr_reg[1]);

--R2L19 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~161COUT1_214 at LC_X35_Y10_N5
--operation mode is arithmetic

R2L19 = AMPP_FUNCTION(R2_ram_rom_addr_reg[1]);


--R2_ram_rom_addr_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at LC_X35_Y10_N6
--operation mode is arithmetic

R2_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], !NB4_Q[0], R2L9, R2L16, R2L18, R2L19);

--R2L21 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~165 at LC_X35_Y10_N6
--operation mode is arithmetic

R2L21 = AMPP_FUNCTION(R2_ram_rom_addr_reg[2], R2L18);

--R2L22 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~165COUT1_216 at LC_X35_Y10_N6
--operation mode is arithmetic

R2L22 = AMPP_FUNCTION(R2_ram_rom_addr_reg[2], R2L19);


--R2_ram_rom_addr_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at LC_X35_Y10_N7
--operation mode is arithmetic

R2_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], !NB4_Q[0], R2L9, R2L16, R2L21, R2L22);

--R2L24 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~169 at LC_X35_Y10_N7
--operation mode is arithmetic

R2L24 = AMPP_FUNCTION(R2_ram_rom_addr_reg[3], R2L21);

--R2L25 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~169COUT1_218 at LC_X35_Y10_N7
--operation mode is arithmetic

R2L25 = AMPP_FUNCTION(R2_ram_rom_addr_reg[3], R2L22);


--R2_ram_rom_addr_reg[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at LC_X35_Y10_N8
--operation mode is arithmetic

R2_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], !NB4_Q[0], R2L9, R2L16, R2L24, R2L25);

--R2L27 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~173 at LC_X35_Y10_N8
--operation mode is arithmetic

R2L27 = AMPP_FUNCTION(R2_ram_rom_addr_reg[4], R2L24);

--R2L28 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~173COUT1_220 at LC_X35_Y10_N8
--operation mode is arithmetic

R2L28 = AMPP_FUNCTION(R2_ram_rom_addr_reg[4], R2L25);


--R2_ram_rom_addr_reg[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] at LC_X35_Y10_N9
--operation mode is arithmetic

R2_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], !NB4_Q[0], R2L9, R2L16, R2L27, R2L28);

--R2L30 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~177 at LC_X35_Y10_N9
--operation mode is arithmetic

R2L30 = AMPP_FUNCTION(R2_ram_rom_addr_reg[5], R2L16, R2L27, R2L28);


--R2_ram_rom_addr_reg[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] at LC_X35_Y9_N0
--operation mode is arithmetic

R2_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], !NB4_Q[0], R2L9, R2L30);

--R2L32 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~181 at LC_X35_Y9_N0
--operation mode is arithmetic

R2L32 = AMPP_FUNCTION(R2_ram_rom_addr_reg[6]);

--R2L33 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~181COUT1_222 at LC_X35_Y9_N0
--operation mode is arithmetic

R2L33 = AMPP_FUNCTION(R2_ram_rom_addr_reg[6]);


--R2_ram_rom_addr_reg[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] at LC_X35_Y9_N1
--operation mode is arithmetic

R2_ram_rom_addr_reg[7] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], !NB4_Q[0], R2L9, R2L30, R2L32, R2L33);

--R2L35 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~185 at LC_X35_Y9_N1
--operation mode is arithmetic

R2L35 = AMPP_FUNCTION(R2_ram_rom_addr_reg[7], R2L32);

--R2L36 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~185COUT1_224 at LC_X35_Y9_N1
--operation mode is arithmetic

R2L36 = AMPP_FUNCTION(R2_ram_rom_addr_reg[7], R2L33);


--R2_ram_rom_addr_reg[8] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] at LC_X35_Y9_N2
--operation mode is arithmetic

R2_ram_rom_addr_reg[8] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], !NB4_Q[0], R2L9, R2L30, R2L35, R2L36);

--R2L38 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~189 at LC_X35_Y9_N2
--operation mode is arithmetic

R2L38 = AMPP_FUNCTION(R2_ram_rom_addr_reg[8], R2L35);

--R2L39 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~189COUT1_226 at LC_X35_Y9_N2
--operation mode is arithmetic

R2L39 = AMPP_FUNCTION(R2_ram_rom_addr_reg[8], R2L36);


--R2_ram_rom_addr_reg[9] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] at LC_X35_Y9_N3
--operation mode is arithmetic

R2_ram_rom_addr_reg[9] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], !NB4_Q[0], R2L9, R2L30, R2L38, R2L39);

--R2L41 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~193 at LC_X35_Y9_N3
--operation mode is arithmetic

R2L41 = AMPP_FUNCTION(R2_ram_rom_addr_reg[9], R2L38);

--R2L42 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~193COUT1_228 at LC_X35_Y9_N3
--operation mode is arithmetic

R2L42 = AMPP_FUNCTION(R2_ram_rom_addr_reg[9], R2L39);


--R2_ram_rom_addr_reg[10] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] at LC_X35_Y9_N4
--operation mode is arithmetic

R2_ram_rom_addr_reg[10] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11], !NB4_Q[0], R2L9, R2L30, R2L41, R2L42);

--R2L44 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~197 at LC_X35_Y9_N4
--operation mode is arithmetic

R2L44 = AMPP_FUNCTION(R2_ram_rom_addr_reg[10], R2L30, R2L41, R2L42);


--R2_ram_rom_addr_reg[11] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] at LC_X35_Y9_N5
--operation mode is normal

R2_ram_rom_addr_reg[11] = AMPP_FUNCTION(A1L6, altera_internal_jtag, R2_ram_rom_addr_reg[11], !NB4_Q[0], R2L9, R2L44);


--R1_ram_rom_addr_reg[12] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] at LC_X36_Y14_N6
--operation mode is normal

R1_ram_rom_addr_reg[12] = AMPP_FUNCTION(A1L6, altera_internal_jtag, R1_ram_rom_addr_reg[12], !NB5_Q[0], R1L8, R1L43, R1L45, R1L46);


--R1L69 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~25 at LC_X37_Y13_N9
--operation mode is normal

R1L69 = AMPP_FUNCTION(NB2_Q[0], D1_jtag_debug_mode_usr1, D1_jtag_debug_mode, NB8_Q[0]);


--S2L2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|decode_fga:decode5|eq_node[1]~28 at LC_X37_Y12_N1
--operation mode is normal

S2L2 = NB5_Q[2] & R1L69 & RB1_state[5] & R1_ram_rom_addr_reg[12];


--G1L1557 is T8052:inst|T51:core51|ROM_Addr[12]~4991 at LC_X25_Y13_N4
--operation mode is normal

G1L1557 = A1L190 & !G1L929 & !G1L1725 & A1L127;


--G1L103 is T8052:inst|T51:core51|add~20056 at LC_X26_Y14_N4
--operation mode is arithmetic

G1L103_carry_eqn = (!G1L257 & G1L324) # (G1L257 & G1L325);
G1L103 = G1_DPH0[4] $ !G1L103_carry_eqn;

--G1L104 is T8052:inst|T51:core51|add~20058 at LC_X26_Y14_N4
--operation mode is arithmetic

G1L104 = CARRY(G1_DPH0[4] & !G1L325);


--G1L105 is T8052:inst|T51:core51|add~20061 at LC_X29_Y14_N4
--operation mode is arithmetic

G1L105_carry_eqn = (!G1L259 & G1L327) # (G1L259 & G1L328);
G1L105 = G1_OPC[12] $ !G1L105_carry_eqn;

--G1L106 is T8052:inst|T51:core51|add~20063 at LC_X29_Y14_N4
--operation mode is arithmetic

G1L106 = CARRY(G1_OPC[12] & !G1L328);


--G1L1558 is T8052:inst|T51:core51|ROM_Addr[12]~4992 at LC_X25_Y13_N3
--operation mode is normal

G1L1558 = G1L1557 & (G1_Inst[4] & (G1L103) # !G1_Inst[4] & G1L105);


--G1L1409 is T8052:inst|T51:core51|ROM_Addr[0]~4993 at LC_X25_Y13_N0
--operation mode is normal

G1L1409 = G1_Rst_r_n & !G1L929 & !G1L1725 & G1_RET_r;


--G1L1559 is T8052:inst|T51:core51|ROM_Addr[12]~4994 at LC_X25_Y13_N7
--operation mode is normal

G1L1559 = G1L1409 & (X1_wren_mux_a & (X1_wrdata_r[4]) # !X1_wren_mux_a & CB1_q_b[4]);


--G1_PC[12] is T8052:inst|T51:core51|PC[12] at LC_X25_Y13_N9
--operation mode is normal

G1_PC[12]_lut_out = G1L1561 # G1L1562 & (G1L126 # G1L121);
G1_PC[12] = DFFEAS(G1_PC[12]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L1560 is T8052:inst|T51:core51|ROM_Addr[12]~4995 at LC_X25_Y13_N1
--operation mode is normal

G1L1560 = G1_Rst_r_n & (G1L1725 # G1L929);


--G1L1561 is T8052:inst|T51:core51|ROM_Addr[12]~4996 at LC_X25_Y13_N5
--operation mode is normal

G1L1561 = G1L1559 # G1L1558 # G1_PC[12] & G1L1560;


--G1L1562 is T8052:inst|T51:core51|ROM_Addr[12]~4997 at LC_X23_Y18_N7
--operation mode is normal

G1L1562 = !A1L190 & !G1L929 & A1L127 & !G1L1725;


--G1L107 is T8052:inst|T51:core51|add~20066 at LC_X28_Y16_N4
--operation mode is arithmetic

G1L107_carry_eqn = (!G1L267 & G1L342) # (G1L267 & G1L343);
G1L107 = G1_PC[12] $ G1_Inst2[7] $ !G1L107_carry_eqn;

--G1L108 is T8052:inst|T51:core51|add~20068 at LC_X28_Y16_N4
--operation mode is arithmetic

G1L108 = CARRY(G1_PC[12] & (G1_Inst2[7] # !G1L343) # !G1_PC[12] & G1_Inst2[7] & !G1L343);


--G1L1344 is T8052:inst|T51:core51|process12~1499 at LC_X29_Y19_N5
--operation mode is normal

G1L1344 = !G1_Inst[6] & !G1_Inst[5] & A1L79 & !G1_Inst[0];


--G1L109 is T8052:inst|T51:core51|add~20071 at LC_X27_Y19_N0
--operation mode is normal

G1L109 = !G1L1336 & !G1_ICall & !G1L1344 # !A1L32;


--G1L111 is T8052:inst|T51:core51|add~20073 at LC_X29_Y18_N0
--operation mode is normal

G1L111 = !G1_ICall & !G1L1344 & !G1L1336;


--G1L112 is T8052:inst|T51:core51|add~20074 at LC_X30_Y13_N0
--operation mode is normal

G1L112 = !G1L1331 & (G1L111 & !G1L1335);


--G1L113 is T8052:inst|T51:core51|add~20075 at LC_X29_Y16_N4
--operation mode is arithmetic

G1L113_carry_eqn = (!G1L261 & G1L330) # (G1L261 & G1L331);
G1L113 = G1_Inst1[7] $ G1_PC[12] $ !G1L113_carry_eqn;

--G1L114 is T8052:inst|T51:core51|add~20077 at LC_X29_Y16_N4
--operation mode is arithmetic

G1L114 = CARRY(G1_Inst1[7] & (G1_PC[12] # !G1L331) # !G1_Inst1[7] & G1_PC[12] & !G1L331);


--G1L116 is T8052:inst|T51:core51|add~20081 at LC_X28_Y9_N4
--operation mode is arithmetic

G1L116_carry_eqn = (!G1L263 & G1L333) # (G1L263 & G1L334);
G1L116 = G1_PC[12] $ !G1L116_carry_eqn;

--G1L117 is T8052:inst|T51:core51|add~20083 at LC_X28_Y9_N4
--operation mode is arithmetic

G1L117 = CARRY(G1_PC[12] & !G1L334);


--G1L1027 is T8052:inst|T51:core51|NPC~14525 at LC_X31_Y13_N6
--operation mode is normal

G1L1027 = G1L1343 # G1L1706 # G1L1686 & G1L1685;


--G1_OPC[12] is T8052:inst|T51:core51|OPC[12] at LC_X30_Y10_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[12]_lut_out = G1L1027 & (G1L1092) # !G1L1027 & G1L1090;
G1_OPC[12] = DFFEAS(G1_OPC[12]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[12], , , VCC);


--G1L121 is T8052:inst|T51:core51|add~20089 at LC_X32_Y13_N5
--operation mode is normal

G1L121 = G1L599 & (G1L591 # G1L589 & G1L601) # !G1L599 & (G1L601);


--G1L122 is T8052:inst|T51:core51|add~20090 at LC_X26_Y16_N4
--operation mode is arithmetic

G1L122_carry_eqn = (!G1L265 & G1L339) # (G1L265 & G1L340);
G1L122 = G1_DPH0[4] $ G1_ACC[7] $ !G1L122_carry_eqn;

--G1L123 is T8052:inst|T51:core51|add~20092 at LC_X26_Y16_N4
--operation mode is arithmetic

G1L123 = CARRY(G1_DPH0[4] & (G1_ACC[7] # !G1L340) # !G1_DPH0[4] & G1_ACC[7] & !G1L340);


--G1L124 is T8052:inst|T51:core51|add~20095 at LC_X29_Y19_N2
--operation mode is normal

G1L124 = G1L1344 & G1_Inst1[4] # !G1L1344 & (G1L1336 & G1_PC[12]);


--A1L131 is rtl~5419 at LC_X29_Y19_N1
--operation mode is normal

A1L131 = G1_Inst[6] & G1_Inst[5] & G1_Inst[4] & G1_Inst[0];


--G1L125 is T8052:inst|T51:core51|add~20096 at LC_X29_Y19_N6
--operation mode is normal

G1L125 = A1L32 & !G1_ICall & (!A1L79 # !A1L131);


--G1L126 is T8052:inst|T51:core51|add~20097 at LC_X29_Y19_N0
--operation mode is normal

G1L126 = G1L122 & (A1L31 # G1L124 & G1L125) # !G1L122 & (G1L124 & G1L125);


--G1L1563 is T8052:inst|T51:core51|ROM_Addr[12]~4998 at LC_X32_Y13_N6
--operation mode is normal

G1L1563 = !G1L1561 & (!G1L126 & !G1L121 # !G1L1562);


--X1L12 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[0]~75 at LC_X27_Y14_N2
--operation mode is normal

X1L12 = X1_wren_mux_b & (X1_wrdata_r[0]) # !X1_wren_mux_b & CB2_q_b[0];


--G1L127 is T8052:inst|T51:core51|add~20098 at LC_X26_Y15_N2
--operation mode is arithmetic

G1L127 = G1_ACC[0] $ G1_DPL0[0];

--G1L128 is T8052:inst|T51:core51|add~20100 at LC_X26_Y15_N2
--operation mode is arithmetic

G1L128_cout_0 = G1_ACC[0] & G1_DPL0[0];
G1L128 = CARRY(G1L128_cout_0);

--G1L129 is T8052:inst|T51:core51|add~20100COUT1_20988 at LC_X26_Y15_N2
--operation mode is arithmetic

G1L129_cout_1 = G1_ACC[0] & G1_DPL0[0];
G1L129 = CARRY(G1L129_cout_1);


--G1L130 is T8052:inst|T51:core51|add~20103 at LC_X29_Y15_N2
--operation mode is arithmetic

G1L130 = G1_ACC[0] $ G1_OPC[0];

--G1L131 is T8052:inst|T51:core51|add~20105 at LC_X29_Y15_N2
--operation mode is arithmetic

G1L131_cout_0 = G1_ACC[0] & G1_OPC[0];
G1L131 = CARRY(G1L131_cout_0);

--G1L132 is T8052:inst|T51:core51|add~20105COUT1_21012 at LC_X29_Y15_N2
--operation mode is arithmetic

G1L132_cout_1 = G1_ACC[0] & G1_OPC[0];
G1L132 = CARRY(G1L132_cout_1);


--G1L1410 is T8052:inst|T51:core51|ROM_Addr[0]~4999 at LC_X27_Y14_N8
--operation mode is normal

G1L1410 = G1L1557 & (G1_Inst[4] & (G1L127) # !G1_Inst[4] & G1L130);


--G1L1411 is T8052:inst|T51:core51|ROM_Addr[0]~5000 at LC_X27_Y14_N3
--operation mode is normal

G1L1411 = G1L1410 # G1L1427 # G1_PC[0] & G1L1560;


--G1L1412 is T8052:inst|T51:core51|ROM_Addr[0]~5001 at LC_X27_Y17_N4
--operation mode is normal

G1L1412 = !G1L1344 & (!G1L1336 & G1L1324);


--G1L1413 is T8052:inst|T51:core51|ROM_Addr[0]~5002 at LC_X31_Y15_N1
--operation mode is normal

G1L1413 = !G1L1335 & G1L1412 & !G1L1331 # !A1L32;


--G1L1414 is T8052:inst|T51:core51|ROM_Addr[0]~5003 at LC_X28_Y19_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[0]_qfbk = G1_OPC[0];
G1L1414 = A1L83 & A1L103 & G1_OPC[0]_qfbk & A1L35;

--G1_OPC[0] is T8052:inst|T51:core51|OPC[0] at LC_X28_Y19_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[0] = DFFEAS(G1L1414, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[0], , , VCC);


--G1L133 is T8052:inst|T51:core51|add~20108 at LC_X29_Y17_N2
--operation mode is arithmetic

G1L133 = G1_PC[0] $ G1_Inst1[0];

--G1L134 is T8052:inst|T51:core51|add~20110 at LC_X29_Y17_N2
--operation mode is arithmetic

G1L134_cout_0 = G1_PC[0] & G1_Inst1[0];
G1L134 = CARRY(G1L134_cout_0);

--G1L135 is T8052:inst|T51:core51|add~20110COUT1_21036 at LC_X29_Y17_N2
--operation mode is arithmetic

G1L135_cout_1 = G1_PC[0] & G1_Inst1[0];
G1L135 = CARRY(G1L135_cout_1);


--G1L1415 is T8052:inst|T51:core51|ROM_Addr[0]~5004 at LC_X29_Y19_N3
--operation mode is normal

G1L1415 = G1L1324 & !G1L1344 & !G1L1336 & G1L133;


--G1L1416 is T8052:inst|T51:core51|ROM_Addr[0]~5005 at LC_X31_Y15_N2
--operation mode is normal

G1L1416 = G1L1414 & (G1L1413 # G1L1415 & G1L933) # !G1L1414 & G1L1415 & G1L933;


--G1L137 is T8052:inst|T51:core51|add~20115 at LC_X28_Y10_N2
--operation mode is arithmetic

G1L137_cout_0 = G1_PC[0];
G1L137 = CARRY(G1L137_cout_0);

--G1L138 is T8052:inst|T51:core51|add~20115COUT1_21060 at LC_X28_Y10_N2
--operation mode is arithmetic

G1L138_cout_1 = G1_PC[0];
G1L138 = CARRY(G1L138_cout_1);


--G1L1417 is T8052:inst|T51:core51|ROM_Addr[0]~5006 at LC_X31_Y15_N4
--operation mode is normal

G1L1417 = G1_PC[0] $ (!G1L1027);


--G1L1345 is T8052:inst|T51:core51|process12~1500 at LC_X30_Y13_N2
--operation mode is normal

G1L1345 = G1L1331 # G1L1335;


--G1L1418 is T8052:inst|T51:core51|ROM_Addr[0]~5007 at LC_X31_Y15_N5
--operation mode is normal

G1L1418 = !G1L1325 & (G1L1412 & !G1L1345 # !A1L32);


--G1L1419 is T8052:inst|T51:core51|ROM_Addr[0]~5008 at LC_X31_Y15_N7
--operation mode is normal

G1L1419 = G1L578 & (G1L1416 # G1L1417 & G1L1418);


--G1L140 is T8052:inst|T51:core51|add~20120 at LC_X26_Y17_N2
--operation mode is arithmetic

G1L140_cout_0 = G1_ACC[0] & G1_DPL0[0];
G1L140 = CARRY(G1L140_cout_0);

--G1L141 is T8052:inst|T51:core51|add~20120COUT1_21084 at LC_X26_Y17_N2
--operation mode is arithmetic

G1L141_cout_1 = G1_ACC[0] & G1_DPL0[0];
G1L141 = CARRY(G1L141_cout_1);


--G1L1420 is T8052:inst|T51:core51|ROM_Addr[0]~5009 at LC_X26_Y15_N1
--operation mode is normal

G1L1420 = !A1L190 & A1L31 & (G1_ACC[0] $ G1_DPL0[0]);


--G1L142 is T8052:inst|T51:core51|add~20123 at LC_X26_Y18_N8
--operation mode is normal

G1L142 = A1L32 & (!A1L77 # !G1_Inst[0] # !A1L79);


--G1L1470 is T8052:inst|T51:core51|ROM_Addr[5]~5010 at LC_X26_Y18_N4
--operation mode is normal

G1L1470 = G1L142 & G1L1324;


--G1L1421 is T8052:inst|T51:core51|ROM_Addr[0]~5011 at LC_X27_Y19_N3
--operation mode is normal

G1L1421 = G1_ICall # G1_Inst1[0] & G1L1336 & !G1L1344;


--G1L1422 is T8052:inst|T51:core51|ROM_Addr[0]~5012 at LC_X25_Y14_N4
--operation mode is normal

G1L1422 = G1L1344 & (B1L88 # B1L87);


--G1L1423 is T8052:inst|T51:core51|ROM_Addr[0]~5013 at LC_X27_Y19_N7
--operation mode is normal

G1L1423 = G1L1420 # G1L1470 & (G1L1422 # G1L1421);


--G1L143 is T8052:inst|T51:core51|add~20124 at LC_X28_Y17_N2
--operation mode is arithmetic

G1L143 = G1_PC[0] $ G1_Inst2[0];

--G1L144 is T8052:inst|T51:core51|add~20126 at LC_X28_Y17_N2
--operation mode is arithmetic

G1L144_cout_0 = G1_PC[0] & G1_Inst2[0];
G1L144 = CARRY(G1L144_cout_0);

--G1L145 is T8052:inst|T51:core51|add~20126COUT1_21108 at LC_X28_Y17_N2
--operation mode is arithmetic

G1L145_cout_1 = G1_PC[0] & G1_Inst2[0];
G1L145 = CARRY(G1L145_cout_1);


--G1L1424 is T8052:inst|T51:core51|ROM_Addr[0]~5014 at LC_X27_Y17_N5
--operation mode is normal

G1L1424 = !A1L31 & G1L143 & (G1L1412 # !A1L32);


--G1L1425 is T8052:inst|T51:core51|ROM_Addr[0]~5015 at LC_X27_Y17_N3
--operation mode is normal

G1L1425 = G1L1423 # G1L1424 & G1L70 & A1L35;


--G1L1426 is T8052:inst|T51:core51|ROM_Addr[0]~5016 at LC_X31_Y15_N3
--operation mode is normal

G1L1426 = G1L1411 # G1L1564 & (G1L1419 # G1L1425);

--G1_PC[0] is T8052:inst|T51:core51|PC[0] at LC_X31_Y15_N3
--operation mode is normal

G1_PC[0] = DFFEAS(G1L1426, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--X1L13 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[1]~76 at LC_X24_Y19_N4
--operation mode is normal

X1L13 = X1_wren_mux_b & (X1_wrdata_r[1]) # !X1_wren_mux_b & CB2_q_b[1];


--G1L146 is T8052:inst|T51:core51|add~20129 at LC_X26_Y15_N3
--operation mode is arithmetic

G1L146 = G1_ACC[1] $ G1_DPL0[1] $ G1L128;

--G1L147 is T8052:inst|T51:core51|add~20131 at LC_X26_Y15_N3
--operation mode is arithmetic

G1L147_cout_0 = G1_ACC[1] & !G1_DPL0[1] & !G1L128 # !G1_ACC[1] & (!G1L128 # !G1_DPL0[1]);
G1L147 = CARRY(G1L147_cout_0);

--G1L148 is T8052:inst|T51:core51|add~20131COUT1_20990 at LC_X26_Y15_N3
--operation mode is arithmetic

G1L148_cout_1 = G1_ACC[1] & !G1_DPL0[1] & !G1L129 # !G1_ACC[1] & (!G1L129 # !G1_DPL0[1]);
G1L148 = CARRY(G1L148_cout_1);


--G1L149 is T8052:inst|T51:core51|add~20134 at LC_X29_Y15_N3
--operation mode is arithmetic

G1L149 = G1_ACC[1] $ G1_OPC[1] $ G1L131;

--G1L150 is T8052:inst|T51:core51|add~20136 at LC_X29_Y15_N3
--operation mode is arithmetic

G1L150_cout_0 = G1_ACC[1] & !G1_OPC[1] & !G1L131 # !G1_ACC[1] & (!G1L131 # !G1_OPC[1]);
G1L150 = CARRY(G1L150_cout_0);

--G1L151 is T8052:inst|T51:core51|add~20136COUT1_21014 at LC_X29_Y15_N3
--operation mode is arithmetic

G1L151_cout_1 = G1_ACC[1] & !G1_OPC[1] & !G1L132 # !G1_ACC[1] & (!G1L132 # !G1_OPC[1]);
G1L151 = CARRY(G1L151_cout_1);


--G1L1428 is T8052:inst|T51:core51|ROM_Addr[1]~5017 at LC_X30_Y14_N5
--operation mode is normal

G1L1428 = G1L1557 & (G1_Inst[4] & G1L146 # !G1_Inst[4] & (G1L149));


--G1L1429 is T8052:inst|T51:core51|ROM_Addr[1]~5018 at LC_X30_Y14_N3
--operation mode is normal

G1L1429 = G1L1428 # G1L1431 # G1_PC[1] & G1L1560;


--G1L152 is T8052:inst|T51:core51|add~20139 at LC_X27_Y19_N6
--operation mode is normal

G1L152 = !A1L31 & (!G1L1336 & !G1L1344 # !A1L32);


--G1L153 is T8052:inst|T51:core51|add~20140 at LC_X28_Y17_N3
--operation mode is arithmetic

G1L153 = G1_PC[1] $ G1_Inst2[1] $ G1L144;

--G1L154 is T8052:inst|T51:core51|add~20142 at LC_X28_Y17_N3
--operation mode is arithmetic

G1L154_cout_0 = G1_PC[1] & !G1_Inst2[1] & !G1L144 # !G1_PC[1] & (!G1L144 # !G1_Inst2[1]);
G1L154 = CARRY(G1L154_cout_0);

--G1L155 is T8052:inst|T51:core51|add~20142COUT1_21110 at LC_X28_Y17_N3
--operation mode is arithmetic

G1L155_cout_1 = G1_PC[1] & !G1_Inst2[1] & !G1L145 # !G1_PC[1] & (!G1L145 # !G1_Inst2[1]);
G1L155 = CARRY(G1L155_cout_1);


--G1L156 is T8052:inst|T51:core51|add~20145 at LC_X29_Y17_N3
--operation mode is arithmetic

G1L156 = G1_PC[1] $ G1_Inst1[1] $ G1L134;

--G1L157 is T8052:inst|T51:core51|add~20147 at LC_X29_Y17_N3
--operation mode is arithmetic

G1L157_cout_0 = G1_PC[1] & !G1_Inst1[1] & !G1L134 # !G1_PC[1] & (!G1L134 # !G1_Inst1[1]);
G1L157 = CARRY(G1L157_cout_0);

--G1L158 is T8052:inst|T51:core51|add~20147COUT1_21038 at LC_X29_Y17_N3
--operation mode is arithmetic

G1L158_cout_1 = G1_PC[1] & !G1_Inst1[1] & !G1L135 # !G1_PC[1] & (!G1L135 # !G1_Inst1[1]);
G1L158 = CARRY(G1L158_cout_1);


--G1L1028 is T8052:inst|T51:core51|NPC~14526 at LC_X29_Y17_N1
--operation mode is normal

G1L1028 = G1L577 & G1L153 # !G1L577 & (G1L156 & G1L933);


--G1L159 is T8052:inst|T51:core51|add~20150 at LC_X28_Y10_N3
--operation mode is arithmetic

G1L159 = G1_PC[1] $ G1L137;

--G1L160 is T8052:inst|T51:core51|add~20152 at LC_X28_Y10_N3
--operation mode is arithmetic

G1L160_cout_0 = !G1L137 # !G1_PC[1];
G1L160 = CARRY(G1L160_cout_0);

--G1L161 is T8052:inst|T51:core51|add~20152COUT1_21062 at LC_X28_Y10_N3
--operation mode is arithmetic

G1L161_cout_1 = !G1L138 # !G1_PC[1];
G1L161 = CARRY(G1L161_cout_1);


--G1L1029 is T8052:inst|T51:core51|NPC~14527 at LC_X31_Y13_N4
--operation mode is normal

G1L1029 = G1L1027 & G1_PC[1] # !G1L1027 & (G1L159);


--G1L1030 is T8052:inst|T51:core51|NPC~14528 at LC_X31_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[1]_qfbk = G1_OPC[1];
G1L1030 = !G1L577 & (G1L1325 & (G1_OPC[1]_qfbk) # !G1L1325 & G1L1029);

--G1_OPC[1] is T8052:inst|T51:core51|OPC[1] at LC_X31_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[1] = DFFEAS(G1L1030, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[1], , , VCC);


--G1L162 is T8052:inst|T51:core51|add~20155 at LC_X31_Y13_N3
--operation mode is normal

G1L162 = G1L152 & (G1L1028 # G1L1030 & !G1L933);


--G1L163 is T8052:inst|T51:core51|add~20156 at LC_X26_Y17_N3
--operation mode is arithmetic

G1L163 = G1_ACC[1] $ G1_DPL0[1] $ G1L140;

--G1L164 is T8052:inst|T51:core51|add~20158 at LC_X26_Y17_N3
--operation mode is arithmetic

G1L164_cout_0 = G1_ACC[1] & !G1_DPL0[1] & !G1L140 # !G1_ACC[1] & (!G1L140 # !G1_DPL0[1]);
G1L164 = CARRY(G1L164_cout_0);

--G1L165 is T8052:inst|T51:core51|add~20158COUT1_21086 at LC_X26_Y17_N3
--operation mode is arithmetic

G1L165_cout_1 = G1_ACC[1] & !G1_DPL0[1] & !G1L141 # !G1_ACC[1] & (!G1L141 # !G1_DPL0[1]);
G1L165 = CARRY(G1L165_cout_1);


--G1L166 is T8052:inst|T51:core51|add~20161 at LC_X27_Y19_N8
--operation mode is normal

G1L166 = G1_ICall # G1_Inst1[1] & G1L1336 & !G1L1344;


--G1L167 is T8052:inst|T51:core51|add~20162 at LC_X27_Y19_N4
--operation mode is normal

G1L167 = G1L166 # G1L1344 & (B1L92 # B1L91);


--G1L168 is T8052:inst|T51:core51|add~20163 at LC_X27_Y19_N9
--operation mode is normal

G1L168 = A1L31 & (G1L163 # G1L167 & G1L142) # !A1L31 & (G1L167 & G1L142);


--G1L1430 is T8052:inst|T51:core51|ROM_Addr[1]~5019 at LC_X31_Y13_N9
--operation mode is normal

G1L1430 = G1L1429 # G1L1562 & (G1L168 # G1L162);

--G1_PC[1] is T8052:inst|T51:core51|PC[1] at LC_X31_Y13_N9
--operation mode is normal

G1_PC[1] = DFFEAS(G1L1430, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--X1L14 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[2]~77 at LC_X27_Y18_N4
--operation mode is normal

X1L14 = X1_wren_mux_b & (X1_wrdata_r[2]) # !X1_wren_mux_b & CB2_q_b[2];


--G1L169 is T8052:inst|T51:core51|add~20164 at LC_X26_Y15_N4
--operation mode is arithmetic

G1L169 = G1_ACC[2] $ G1_DPL0[2] $ !G1L147;

--G1L170 is T8052:inst|T51:core51|add~20166 at LC_X26_Y15_N4
--operation mode is arithmetic

G1L170 = CARRY(G1_ACC[2] & (G1_DPL0[2] # !G1L148) # !G1_ACC[2] & G1_DPL0[2] & !G1L148);


--G1L171 is T8052:inst|T51:core51|add~20169 at LC_X29_Y15_N4
--operation mode is arithmetic

G1L171 = G1_OPC[2] $ G1_ACC[2] $ !G1L150;

--G1L172 is T8052:inst|T51:core51|add~20171 at LC_X29_Y15_N4
--operation mode is arithmetic

G1L172 = CARRY(G1_OPC[2] & (G1_ACC[2] # !G1L151) # !G1_OPC[2] & G1_ACC[2] & !G1L151);


--G1L1432 is T8052:inst|T51:core51|ROM_Addr[2]~5020 at LC_X27_Y18_N9
--operation mode is normal

G1L1432 = G1L1557 & (G1_Inst[4] & (G1L169) # !G1_Inst[4] & G1L171);


--G1L1433 is T8052:inst|T51:core51|ROM_Addr[2]~5021 at LC_X27_Y18_N2
--operation mode is normal

G1L1433 = G1L1432 # G1L1443 # G1_PC[2] & G1L1560;


--G1L173 is T8052:inst|T51:core51|add~20174 at LC_X29_Y17_N4
--operation mode is arithmetic

G1L173 = G1_Inst1[2] $ G1_PC[2] $ !G1L157;

--G1L174 is T8052:inst|T51:core51|add~20176 at LC_X29_Y17_N4
--operation mode is arithmetic

G1L174 = CARRY(G1_Inst1[2] & (G1_PC[2] # !G1L158) # !G1_Inst1[2] & G1_PC[2] & !G1L158);


--G1L1434 is T8052:inst|T51:core51|ROM_Addr[2]~5022 at LC_X30_Y15_N0
--operation mode is normal

G1L1434 = !G1L1324 & !G1_FCycle[0] & G1_FCycle[1];


--G1L1545 is T8052:inst|T51:core51|ROM_Addr[11]~5023 at LC_X25_Y17_N4
--operation mode is normal

G1L1545 = A1L32 & !G1_ICall & (!A1L83 # !A1L103);


--G1L175 is T8052:inst|T51:core51|add~20179 at LC_X29_Y18_N6
--operation mode is normal

G1L175 = !G1L1344 & (G1L1545 & !G1L1336);


--G1L176 is T8052:inst|T51:core51|add~20180 at LC_X31_Y16_N6
--operation mode is normal

G1L176 = G1L175 & (G1L1335 # G1L1331);


--G1_OPC[2] is T8052:inst|T51:core51|OPC[2] at LC_X30_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[2]_qfbk = G1_OPC[2];
G1_OPC[2]_lut_out = G1L173 & (G1L176 # G1L1434 & G1_OPC[2]_qfbk) # !G1L173 & G1L1434 & G1_OPC[2]_qfbk;
G1_OPC[2] = DFFEAS(G1_OPC[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[2], , , VCC);


--G1L177 is T8052:inst|T51:core51|add~20181 at LC_X28_Y10_N4
--operation mode is arithmetic

G1L177 = G1_PC[2] $ !G1L160;

--G1L178 is T8052:inst|T51:core51|add~20183 at LC_X28_Y10_N4
--operation mode is arithmetic

G1L178 = CARRY(G1_PC[2] & !G1L161);


--G1L1437 is T8052:inst|T51:core51|ROM_Addr[2]~5026 at LC_X30_Y15_N2
--operation mode is normal

G1L1437 = G1L1324 & (G1L112 # !G1_FCycle[0]) # !G1_FCycle[1];


--G1L179 is T8052:inst|T51:core51|add~20186 at LC_X26_Y17_N4
--operation mode is arithmetic

G1L179 = G1_ACC[2] $ G1_DPL0[2] $ !G1L164;

--G1L180 is T8052:inst|T51:core51|add~20188 at LC_X26_Y17_N4
--operation mode is arithmetic

G1L180 = CARRY(G1_ACC[2] & (G1_DPL0[2] # !G1L165) # !G1_ACC[2] & G1_DPL0[2] & !G1L165);


--G1L181 is T8052:inst|T51:core51|add~20191 at LC_X28_Y17_N4
--operation mode is arithmetic

G1L181 = G1_PC[2] $ G1_Inst2[2] $ !G1L154;

--G1L182 is T8052:inst|T51:core51|add~20193 at LC_X28_Y17_N4
--operation mode is arithmetic

G1L182 = CARRY(G1_PC[2] & (G1_Inst2[2] # !G1L155) # !G1_PC[2] & G1_Inst2[2] & !G1L155);


--G1L183 is T8052:inst|T51:core51|add~20196 at LC_X28_Y15_N8
--operation mode is normal

G1L183 = G1L579 & G1L70 & A1L35 & !A1L31;


--G1L1439 is T8052:inst|T51:core51|ROM_Addr[2]~5028 at LC_X29_Y19_N7
--operation mode is normal

G1L1439 = G1L1344 & (B1L97) # !G1L1344 & G1L1336 & G1_Inst1[2];


--G1L1440 is T8052:inst|T51:core51|ROM_Addr[2]~5029 at LC_X27_Y18_N5
--operation mode is normal

G1L1440 = G1L1556 & (G1L1439 # G1L181 & G1L183) # !G1L1556 & G1L181 & (G1L183);


--G1L1442 is T8052:inst|T51:core51|ROM_Addr[2]~5031 at LC_X30_Y15_N5
--operation mode is normal

G1L1442 = G1L1116 & (G1L1108 # G1L1110) # !G1L1116 & (!G1L1114);

--G1_PC[2] is T8052:inst|T51:core51|PC[2] at LC_X30_Y15_N5
--operation mode is normal

G1_PC[2] = DFFEAS(G1L1442, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--X1L15 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[3]~78 at LC_X25_Y15_N9
--operation mode is normal

X1L15 = X1_wren_mux_b & (X1_wrdata_r[3]) # !X1_wren_mux_b & (CB2_q_b[3]);


--G1L184 is T8052:inst|T51:core51|add~20197 at LC_X26_Y15_N5
--operation mode is arithmetic

G1L184_carry_eqn = G1L170;
G1L184 = G1_DPL0[3] $ G1_ACC[3] $ G1L184_carry_eqn;

--G1L185 is T8052:inst|T51:core51|add~20199 at LC_X26_Y15_N5
--operation mode is arithmetic

G1L185_cout_0 = G1_DPL0[3] & !G1_ACC[3] & !G1L170 # !G1_DPL0[3] & (!G1L170 # !G1_ACC[3]);
G1L185 = CARRY(G1L185_cout_0);

--G1L186 is T8052:inst|T51:core51|add~20199COUT1_20992 at LC_X26_Y15_N5
--operation mode is arithmetic

G1L186_cout_1 = G1_DPL0[3] & !G1_ACC[3] & !G1L170 # !G1_DPL0[3] & (!G1L170 # !G1_ACC[3]);
G1L186 = CARRY(G1L186_cout_1);


--G1L187 is T8052:inst|T51:core51|add~20202 at LC_X29_Y15_N5
--operation mode is arithmetic

G1L187_carry_eqn = G1L172;
G1L187 = G1_ACC[3] $ G1_OPC[3] $ G1L187_carry_eqn;

--G1L188 is T8052:inst|T51:core51|add~20204 at LC_X29_Y15_N5
--operation mode is arithmetic

G1L188_cout_0 = G1_ACC[3] & !G1_OPC[3] & !G1L172 # !G1_ACC[3] & (!G1L172 # !G1_OPC[3]);
G1L188 = CARRY(G1L188_cout_0);

--G1L189 is T8052:inst|T51:core51|add~20204COUT1_21016 at LC_X29_Y15_N5
--operation mode is arithmetic

G1L189_cout_1 = G1_ACC[3] & !G1_OPC[3] & !G1L172 # !G1_ACC[3] & (!G1L172 # !G1_OPC[3]);
G1L189 = CARRY(G1L189_cout_1);


--G1L1444 is T8052:inst|T51:core51|ROM_Addr[3]~5032 at LC_X25_Y15_N8
--operation mode is normal

G1L1444 = G1L1557 & (G1_Inst[4] & G1L184 # !G1_Inst[4] & (G1L187));


--G1L1445 is T8052:inst|T51:core51|ROM_Addr[3]~5033 at LC_X25_Y15_N5
--operation mode is normal

G1L1445 = G1L1456 # G1L1444 # G1_PC[3] & G1L1560;


--G1L190 is T8052:inst|T51:core51|add~20207 at LC_X29_Y17_N5
--operation mode is arithmetic

G1L190_carry_eqn = G1L174;
G1L190 = G1_Inst1[3] $ G1_PC[3] $ G1L190_carry_eqn;

--G1L191 is T8052:inst|T51:core51|add~20209 at LC_X29_Y17_N5
--operation mode is arithmetic

G1L191_cout_0 = G1_Inst1[3] & !G1_PC[3] & !G1L174 # !G1_Inst1[3] & (!G1L174 # !G1_PC[3]);
G1L191 = CARRY(G1L191_cout_0);

--G1L192 is T8052:inst|T51:core51|add~20209COUT1_21040 at LC_X29_Y17_N5
--operation mode is arithmetic

G1L192_cout_1 = G1_Inst1[3] & !G1_PC[3] & !G1L174 # !G1_Inst1[3] & (!G1L174 # !G1_PC[3]);
G1L192 = CARRY(G1L192_cout_1);


--G1_OPC[3] is T8052:inst|T51:core51|OPC[3] at LC_X30_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[3]_qfbk = G1_OPC[3];
G1_OPC[3]_lut_out = G1L190 & (G1L176 # G1L1434 & G1_OPC[3]_qfbk) # !G1L190 & G1L1434 & G1_OPC[3]_qfbk;
G1_OPC[3] = DFFEAS(G1_OPC[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[3], , , VCC);


--G1L193 is T8052:inst|T51:core51|add~20212 at LC_X28_Y10_N5
--operation mode is arithmetic

G1L193_carry_eqn = G1L178;
G1L193 = G1_PC[3] $ G1L193_carry_eqn;

--G1L194 is T8052:inst|T51:core51|add~20214 at LC_X28_Y10_N5
--operation mode is arithmetic

G1L194_cout_0 = !G1L178 # !G1_PC[3];
G1L194 = CARRY(G1L194_cout_0);

--G1L195 is T8052:inst|T51:core51|add~20214COUT1_21064 at LC_X28_Y10_N5
--operation mode is arithmetic

G1L195_cout_1 = !G1L178 # !G1_PC[3];
G1L195 = CARRY(G1L195_cout_1);


--G1_Int_Trig_r[1] is T8052:inst|T51:core51|Int_Trig_r[1] at LC_X16_Y13_N0
--operation mode is normal

G1_Int_Trig_r[1]_lut_out = A1L191 & (G1_IP[1] # !G1L1320 & G1L1319);
G1_Int_Trig_r[1] = DFFEAS(G1_Int_Trig_r[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L162, , , , );


--G1_Int_Trig_r[3] is T8052:inst|T51:core51|Int_Trig_r[3] at LC_X16_Y14_N9
--operation mode is normal

G1_Int_Trig_r[3]_lut_out = A1L192 & (G1_IP[3] # !G1L1320 & G1L1319);
G1_Int_Trig_r[3] = DFFEAS(G1_Int_Trig_r[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L162, , , , );


--G1_Int_Trig_r[5] is T8052:inst|T51:core51|Int_Trig_r[5] at LC_X16_Y13_N2
--operation mode is normal

G1_Int_Trig_r[5]_lut_out = A1L193 & (G1_IP[5] # G1L1319 & !G1L1320);
G1_Int_Trig_r[5] = DFFEAS(G1_Int_Trig_r[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L162, , , , );


--G1_Int_Trig_r[4] is T8052:inst|T51:core51|Int_Trig_r[4] at LC_X16_Y14_N0
--operation mode is normal

G1_Int_Trig_r[4]_lut_out = A1L194 & (G1_IP[4] # !G1L1320 & G1L1319);
G1_Int_Trig_r[4] = DFFEAS(G1_Int_Trig_r[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L162, , , , );


--G1L1449 is T8052:inst|T51:core51|ROM_Addr[3]~5037 at LC_X27_Y17_N9
--operation mode is normal

G1L1449 = G1_Int_Trig_r[5] & (!G1_Int_Trig_r[4]);


--G1_Int_Trig_r[2] is T8052:inst|T51:core51|Int_Trig_r[2] at LC_X17_Y14_N5
--operation mode is normal

G1_Int_Trig_r[2]_lut_out = A1L163 & (G1_IP[2] # !G1L1320 & G1L1319);
G1_Int_Trig_r[2] = DFFEAS(G1_Int_Trig_r[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L162, , , , );


--G1L1450 is T8052:inst|T51:core51|ROM_Addr[3]~5038 at LC_X15_Y12_N8
--operation mode is normal

G1L1450 = G1_Int_Trig_r[1] # !G1_Int_Trig_r[2] & (G1L1449 # G1_Int_Trig_r[3]);


--G1L1451 is T8052:inst|T51:core51|ROM_Addr[3]~5039 at LC_X26_Y18_N6
--operation mode is normal

G1L1451 = G1L1344 & (B1L101) # !G1L1344 & G1_Inst1[3] & (G1L1336);


--G1L1452 is T8052:inst|T51:core51|ROM_Addr[3]~5040 at LC_X25_Y15_N1
--operation mode is normal

G1L1452 = G1L1470 & (G1_ICall & (G1L1450) # !G1_ICall & G1L1451);


--G1L196 is T8052:inst|T51:core51|add~20217 at LC_X26_Y17_N5
--operation mode is arithmetic

G1L196_carry_eqn = G1L180;
G1L196 = G1_ACC[3] $ G1_DPL0[3] $ G1L196_carry_eqn;

--G1L197 is T8052:inst|T51:core51|add~20219 at LC_X26_Y17_N5
--operation mode is arithmetic

G1L197_cout_0 = G1_ACC[3] & !G1_DPL0[3] & !G1L180 # !G1_ACC[3] & (!G1L180 # !G1_DPL0[3]);
G1L197 = CARRY(G1L197_cout_0);

--G1L198 is T8052:inst|T51:core51|add~20219COUT1_21088 at LC_X26_Y17_N5
--operation mode is arithmetic

G1L198_cout_1 = G1_ACC[3] & !G1_DPL0[3] & !G1L180 # !G1_ACC[3] & (!G1L180 # !G1_DPL0[3]);
G1L198 = CARRY(G1L198_cout_1);


--G1L1453 is T8052:inst|T51:core51|ROM_Addr[3]~5041 at LC_X23_Y7_N2
--operation mode is normal

G1L1453 = !A1L190 & (A1L31 & G1L196);


--G1L199 is T8052:inst|T51:core51|add~20222 at LC_X28_Y17_N5
--operation mode is arithmetic

G1L199_carry_eqn = G1L182;
G1L199 = G1_PC[3] $ G1_Inst2[3] $ G1L199_carry_eqn;

--G1L200 is T8052:inst|T51:core51|add~20224 at LC_X28_Y17_N5
--operation mode is arithmetic

G1L200_cout_0 = G1_PC[3] & !G1_Inst2[3] & !G1L182 # !G1_PC[3] & (!G1L182 # !G1_Inst2[3]);
G1L200 = CARRY(G1L200_cout_0);

--G1L201 is T8052:inst|T51:core51|add~20224COUT1_21112 at LC_X28_Y17_N5
--operation mode is arithmetic

G1L201_cout_1 = G1_PC[3] & !G1_Inst2[3] & !G1L182 # !G1_PC[3] & (!G1L182 # !G1_Inst2[3]);
G1L201 = CARRY(G1L201_cout_1);


--G1L1455 is T8052:inst|T51:core51|ROM_Addr[3]~5043 at LC_X30_Y15_N7
--operation mode is normal

G1L1455 = G1L1127 & (G1L1119 # G1L1121) # !G1L1127 & !G1L1125;

--G1_PC[3] is T8052:inst|T51:core51|PC[3] at LC_X30_Y15_N7
--operation mode is normal

G1_PC[3] = DFFEAS(G1L1455, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--X1L16 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[4]~79 at LC_X27_Y15_N1
--operation mode is normal

X1L16 = X1_wren_mux_b & (X1_wrdata_r[4]) # !X1_wren_mux_b & CB2_q_b[4];


--G1L202 is T8052:inst|T51:core51|add~20227 at LC_X26_Y15_N6
--operation mode is arithmetic

G1L202_carry_eqn = (!G1L170 & G1L185) # (G1L170 & G1L186);
G1L202 = G1_DPL0[4] $ G1_ACC[4] $ !G1L202_carry_eqn;

--G1L203 is T8052:inst|T51:core51|add~20229 at LC_X26_Y15_N6
--operation mode is arithmetic

G1L203_cout_0 = G1_DPL0[4] & (G1_ACC[4] # !G1L185) # !G1_DPL0[4] & G1_ACC[4] & !G1L185;
G1L203 = CARRY(G1L203_cout_0);

--G1L204 is T8052:inst|T51:core51|add~20229COUT1_20994 at LC_X26_Y15_N6
--operation mode is arithmetic

G1L204_cout_1 = G1_DPL0[4] & (G1_ACC[4] # !G1L186) # !G1_DPL0[4] & G1_ACC[4] & !G1L186;
G1L204 = CARRY(G1L204_cout_1);


--G1L205 is T8052:inst|T51:core51|add~20232 at LC_X29_Y15_N6
--operation mode is arithmetic

G1L205_carry_eqn = (!G1L172 & G1L188) # (G1L172 & G1L189);
G1L205 = G1_OPC[4] $ G1_ACC[4] $ !G1L205_carry_eqn;

--G1L206 is T8052:inst|T51:core51|add~20234 at LC_X29_Y15_N6
--operation mode is arithmetic

G1L206_cout_0 = G1_OPC[4] & (G1_ACC[4] # !G1L188) # !G1_OPC[4] & G1_ACC[4] & !G1L188;
G1L206 = CARRY(G1L206_cout_0);

--G1L207 is T8052:inst|T51:core51|add~20234COUT1_21018 at LC_X29_Y15_N6
--operation mode is arithmetic

G1L207_cout_1 = G1_OPC[4] & (G1_ACC[4] # !G1L189) # !G1_OPC[4] & G1_ACC[4] & !G1L189;
G1L207 = CARRY(G1L207_cout_1);


--G1L1457 is T8052:inst|T51:core51|ROM_Addr[4]~5044 at LC_X27_Y15_N7
--operation mode is normal

G1L1457 = G1L1557 & (G1_Inst[4] & (G1L202) # !G1_Inst[4] & G1L205);


--G1L1458 is T8052:inst|T51:core51|ROM_Addr[4]~5045 at LC_X27_Y15_N2
--operation mode is normal

G1L1458 = G1L1457 # G1L1469 # G1_PC[4] & G1L1560;


--G1L208 is T8052:inst|T51:core51|add~20237 at LC_X29_Y17_N6
--operation mode is arithmetic

G1L208_carry_eqn = (!G1L174 & G1L191) # (G1L174 & G1L192);
G1L208 = G1_PC[4] $ G1_Inst1[4] $ !G1L208_carry_eqn;

--G1L209 is T8052:inst|T51:core51|add~20239 at LC_X29_Y17_N6
--operation mode is arithmetic

G1L209_cout_0 = G1_PC[4] & (G1_Inst1[4] # !G1L191) # !G1_PC[4] & G1_Inst1[4] & !G1L191;
G1L209 = CARRY(G1L209_cout_0);

--G1L210 is T8052:inst|T51:core51|add~20239COUT1_21042 at LC_X29_Y17_N6
--operation mode is arithmetic

G1L210_cout_1 = G1_PC[4] & (G1_Inst1[4] # !G1L192) # !G1_PC[4] & G1_Inst1[4] & !G1L192;
G1L210 = CARRY(G1L210_cout_1);


--G1_OPC[4] is T8052:inst|T51:core51|OPC[4] at LC_X30_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[4]_qfbk = G1_OPC[4];
G1_OPC[4]_lut_out = G1L176 & (G1L208 # G1_OPC[4]_qfbk & G1L1434) # !G1L176 & (G1_OPC[4]_qfbk & G1L1434);
G1_OPC[4] = DFFEAS(G1_OPC[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[4], , , VCC);


--G1L211 is T8052:inst|T51:core51|add~20242 at LC_X28_Y10_N6
--operation mode is arithmetic

G1L211_carry_eqn = (!G1L178 & G1L194) # (G1L178 & G1L195);
G1L211 = G1_PC[4] $ !G1L211_carry_eqn;

--G1L212 is T8052:inst|T51:core51|add~20244 at LC_X28_Y10_N6
--operation mode is arithmetic

G1L212_cout_0 = G1_PC[4] & !G1L194;
G1L212 = CARRY(G1L212_cout_0);

--G1L213 is T8052:inst|T51:core51|add~20244COUT1_21066 at LC_X28_Y10_N6
--operation mode is arithmetic

G1L213_cout_1 = G1_PC[4] & !G1L195;
G1L213 = CARRY(G1L213_cout_1);


--G1L1462 is T8052:inst|T51:core51|ROM_Addr[4]~5049 at LC_X29_Y19_N9
--operation mode is normal

G1L1462 = G1_Inst1[4] & G1L1336 & !G1L1344;


--G1L1463 is T8052:inst|T51:core51|ROM_Addr[4]~5050 at LC_X29_Y19_N8
--operation mode is normal

G1L1463 = !G1_ICall & (G1L1462 # B1L104 & G1L1344);


--G1L1464 is T8052:inst|T51:core51|ROM_Addr[4]~5051 at LC_X16_Y14_N6
--operation mode is normal

G1L1464 = G1_ICall & (!G1_Int_Trig_r[1]);


--G1L1471 is T8052:inst|T51:core51|ROM_Addr[5]~5052 at LC_X15_Y12_N7
--operation mode is normal

G1L1471 = !G1_Int_Trig_r[3] & (!G1_Int_Trig_r[2]);


--G1L1465 is T8052:inst|T51:core51|ROM_Addr[4]~5053 at LC_X27_Y15_N9
--operation mode is normal

G1L1465 = G1L1470 & (G1L1463 # G1L1464 & !G1L1471);


--G1L214 is T8052:inst|T51:core51|add~20247 at LC_X26_Y17_N6
--operation mode is arithmetic

G1L214_carry_eqn = (!G1L180 & G1L197) # (G1L180 & G1L198);
G1L214 = G1_ACC[4] $ G1_DPL0[4] $ !G1L214_carry_eqn;

--G1L215 is T8052:inst|T51:core51|add~20249 at LC_X26_Y17_N6
--operation mode is arithmetic

G1L215_cout_0 = G1_ACC[4] & (G1_DPL0[4] # !G1L197) # !G1_ACC[4] & G1_DPL0[4] & !G1L197;
G1L215 = CARRY(G1L215_cout_0);

--G1L216 is T8052:inst|T51:core51|add~20249COUT1_21090 at LC_X26_Y17_N6
--operation mode is arithmetic

G1L216_cout_1 = G1_ACC[4] & (G1_DPL0[4] # !G1L198) # !G1_ACC[4] & G1_DPL0[4] & !G1L198;
G1L216 = CARRY(G1L216_cout_1);


--G1L1466 is T8052:inst|T51:core51|ROM_Addr[4]~5054 at LC_X26_Y17_N1
--operation mode is normal

G1L1466 = A1L31 & !A1L190 & G1L214;


--G1L217 is T8052:inst|T51:core51|add~20252 at LC_X28_Y17_N6
--operation mode is arithmetic

G1L217_carry_eqn = (!G1L182 & G1L200) # (G1L182 & G1L201);
G1L217 = G1_Inst2[4] $ G1_PC[4] $ !G1L217_carry_eqn;

--G1L218 is T8052:inst|T51:core51|add~20254 at LC_X28_Y17_N6
--operation mode is arithmetic

G1L218_cout_0 = G1_Inst2[4] & (G1_PC[4] # !G1L200) # !G1_Inst2[4] & G1_PC[4] & !G1L200;
G1L218 = CARRY(G1L218_cout_0);

--G1L219 is T8052:inst|T51:core51|add~20254COUT1_21114 at LC_X28_Y17_N6
--operation mode is arithmetic

G1L219_cout_1 = G1_Inst2[4] & (G1_PC[4] # !G1L201) # !G1_Inst2[4] & G1_PC[4] & !G1L201;
G1L219 = CARRY(G1L219_cout_1);


--G1L1468 is T8052:inst|T51:core51|ROM_Addr[4]~5056 at LC_X30_Y15_N6
--operation mode is normal

G1L1468 = G1L1138 & (G1L1132 # G1L1130) # !G1L1138 & (!G1L1136);

--G1_PC[4] is T8052:inst|T51:core51|PC[4] at LC_X30_Y15_N6
--operation mode is normal

G1_PC[4] = DFFEAS(G1L1468, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L220 is T8052:inst|T51:core51|add~20257 at LC_X26_Y15_N7
--operation mode is arithmetic

G1L220_carry_eqn = (!G1L170 & G1L203) # (G1L170 & G1L204);
G1L220 = G1_DPL0[5] $ G1_ACC[5] $ G1L220_carry_eqn;

--G1L221 is T8052:inst|T51:core51|add~20259 at LC_X26_Y15_N7
--operation mode is arithmetic

G1L221_cout_0 = G1_DPL0[5] & !G1_ACC[5] & !G1L203 # !G1_DPL0[5] & (!G1L203 # !G1_ACC[5]);
G1L221 = CARRY(G1L221_cout_0);

--G1L222 is T8052:inst|T51:core51|add~20259COUT1_20996 at LC_X26_Y15_N7
--operation mode is arithmetic

G1L222_cout_1 = G1_DPL0[5] & !G1_ACC[5] & !G1L204 # !G1_DPL0[5] & (!G1L204 # !G1_ACC[5]);
G1L222 = CARRY(G1L222_cout_1);


--G1L223 is T8052:inst|T51:core51|add~20262 at LC_X29_Y15_N7
--operation mode is arithmetic

G1L223_carry_eqn = (!G1L172 & G1L206) # (G1L172 & G1L207);
G1L223 = G1_ACC[5] $ G1_OPC[5] $ G1L223_carry_eqn;

--G1L224 is T8052:inst|T51:core51|add~20264 at LC_X29_Y15_N7
--operation mode is arithmetic

G1L224_cout_0 = G1_ACC[5] & !G1_OPC[5] & !G1L206 # !G1_ACC[5] & (!G1L206 # !G1_OPC[5]);
G1L224 = CARRY(G1L224_cout_0);

--G1L225 is T8052:inst|T51:core51|add~20264COUT1_21020 at LC_X29_Y15_N7
--operation mode is arithmetic

G1L225_cout_1 = G1_ACC[5] & !G1_OPC[5] & !G1L207 # !G1_ACC[5] & (!G1L207 # !G1_OPC[5]);
G1L225 = CARRY(G1L225_cout_1);


--G1L1472 is T8052:inst|T51:core51|ROM_Addr[5]~5057 at LC_X30_Y14_N4
--operation mode is normal

G1L1472 = G1L1557 & (G1_Inst[4] & G1L220 # !G1_Inst[4] & (G1L223));


--G1L1473 is T8052:inst|T51:core51|ROM_Addr[5]~5058 at LC_X28_Y15_N1
--operation mode is normal

G1L1473 = G1L1472 # G1L1483 # G1_PC[5] & G1L1560;


--G1L226 is T8052:inst|T51:core51|add~20267 at LC_X29_Y17_N7
--operation mode is arithmetic

G1L226_carry_eqn = (!G1L174 & G1L209) # (G1L174 & G1L210);
G1L226 = G1_Inst1[5] $ G1_PC[5] $ G1L226_carry_eqn;

--G1L227 is T8052:inst|T51:core51|add~20269 at LC_X29_Y17_N7
--operation mode is arithmetic

G1L227_cout_0 = G1_Inst1[5] & !G1_PC[5] & !G1L209 # !G1_Inst1[5] & (!G1L209 # !G1_PC[5]);
G1L227 = CARRY(G1L227_cout_0);

--G1L228 is T8052:inst|T51:core51|add~20269COUT1_21044 at LC_X29_Y17_N7
--operation mode is arithmetic

G1L228_cout_1 = G1_Inst1[5] & !G1_PC[5] & !G1L210 # !G1_Inst1[5] & (!G1L210 # !G1_PC[5]);
G1L228 = CARRY(G1L228_cout_1);


--G1_OPC[5] is T8052:inst|T51:core51|OPC[5] at LC_X28_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[5]_qfbk = G1_OPC[5];
G1_OPC[5]_lut_out = G1L1434 & (G1_OPC[5]_qfbk # G1L226 & G1L176) # !G1L1434 & G1L226 & (G1L176);
G1_OPC[5] = DFFEAS(G1_OPC[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[5], , , VCC);


--G1L229 is T8052:inst|T51:core51|add~20272 at LC_X28_Y10_N7
--operation mode is arithmetic

G1L229_carry_eqn = (!G1L178 & G1L212) # (G1L178 & G1L213);
G1L229 = G1_PC[5] $ G1L229_carry_eqn;

--G1L230 is T8052:inst|T51:core51|add~20274 at LC_X28_Y10_N7
--operation mode is arithmetic

G1L230_cout_0 = !G1L212 # !G1_PC[5];
G1L230 = CARRY(G1L230_cout_0);

--G1L231 is T8052:inst|T51:core51|add~20274COUT1_21068 at LC_X28_Y10_N7
--operation mode is arithmetic

G1L231_cout_1 = !G1L213 # !G1_PC[5];
G1L231 = CARRY(G1L231_cout_1);


--G1L1477 is T8052:inst|T51:core51|ROM_Addr[5]~5062 at LC_X27_Y17_N1
--operation mode is normal

G1L1477 = G1L1464 & G1L1471 & (G1_Int_Trig_r[4] # G1_Int_Trig_r[5]);


--G1L1478 is T8052:inst|T51:core51|ROM_Addr[5]~5063 at LC_X27_Y17_N8
--operation mode is normal

G1L1478 = G1L1344 & (B1L109) # !G1L1344 & G1L1336 & (G1_Inst1[5]);


--G1L1479 is T8052:inst|T51:core51|ROM_Addr[5]~5064 at LC_X27_Y17_N2
--operation mode is normal

G1L1479 = G1L1470 & (G1L1477 # !G1_ICall & G1L1478);


--G1L232 is T8052:inst|T51:core51|add~20277 at LC_X26_Y17_N7
--operation mode is arithmetic

G1L232_carry_eqn = (!G1L180 & G1L215) # (G1L180 & G1L216);
G1L232 = G1_ACC[5] $ G1_DPL0[5] $ G1L232_carry_eqn;

--G1L233 is T8052:inst|T51:core51|add~20279 at LC_X26_Y17_N7
--operation mode is arithmetic

G1L233_cout_0 = G1_ACC[5] & !G1_DPL0[5] & !G1L215 # !G1_ACC[5] & (!G1L215 # !G1_DPL0[5]);
G1L233 = CARRY(G1L233_cout_0);

--G1L234 is T8052:inst|T51:core51|add~20279COUT1_21092 at LC_X26_Y17_N7
--operation mode is arithmetic

G1L234_cout_1 = G1_ACC[5] & !G1_DPL0[5] & !G1L216 # !G1_ACC[5] & (!G1L216 # !G1_DPL0[5]);
G1L234 = CARRY(G1L234_cout_1);


--G1L1480 is T8052:inst|T51:core51|ROM_Addr[5]~5065 at LC_X26_Y17_N0
--operation mode is normal

G1L1480 = G1L232 & A1L31 & !A1L190;


--G1L235 is T8052:inst|T51:core51|add~20282 at LC_X28_Y17_N7
--operation mode is arithmetic

G1L235_carry_eqn = (!G1L182 & G1L218) # (G1L182 & G1L219);
G1L235 = G1_PC[5] $ G1_Inst2[5] $ G1L235_carry_eqn;

--G1L236 is T8052:inst|T51:core51|add~20284 at LC_X28_Y17_N7
--operation mode is arithmetic

G1L236_cout_0 = G1_PC[5] & !G1_Inst2[5] & !G1L218 # !G1_PC[5] & (!G1L218 # !G1_Inst2[5]);
G1L236 = CARRY(G1L236_cout_0);

--G1L237 is T8052:inst|T51:core51|add~20284COUT1_21116 at LC_X28_Y17_N7
--operation mode is arithmetic

G1L237_cout_1 = G1_PC[5] & !G1_Inst2[5] & !G1L219 # !G1_PC[5] & (!G1L219 # !G1_Inst2[5]);
G1L237 = CARRY(G1L237_cout_1);


--G1L1482 is T8052:inst|T51:core51|ROM_Addr[5]~5067 at LC_X28_Y15_N2
--operation mode is normal

G1L1482 = G1L1149 & (G1L1143 # G1L1141) # !G1L1149 & (!G1L1147);

--G1_PC[5] is T8052:inst|T51:core51|PC[5] at LC_X28_Y15_N2
--operation mode is normal

G1_PC[5] = DFFEAS(G1L1482, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L238 is T8052:inst|T51:core51|add~20287 at LC_X26_Y15_N8
--operation mode is arithmetic

G1L238_carry_eqn = (!G1L170 & G1L221) # (G1L170 & G1L222);
G1L238 = G1_ACC[6] $ G1_DPL0[6] $ !G1L238_carry_eqn;

--G1L239 is T8052:inst|T51:core51|add~20289 at LC_X26_Y15_N8
--operation mode is arithmetic

G1L239_cout_0 = G1_ACC[6] & (G1_DPL0[6] # !G1L221) # !G1_ACC[6] & G1_DPL0[6] & !G1L221;
G1L239 = CARRY(G1L239_cout_0);

--G1L240 is T8052:inst|T51:core51|add~20289COUT1_20998 at LC_X26_Y15_N8
--operation mode is arithmetic

G1L240_cout_1 = G1_ACC[6] & (G1_DPL0[6] # !G1L222) # !G1_ACC[6] & G1_DPL0[6] & !G1L222;
G1L240 = CARRY(G1L240_cout_1);


--G1L241 is T8052:inst|T51:core51|add~20292 at LC_X29_Y15_N8
--operation mode is arithmetic

G1L241_carry_eqn = (!G1L172 & G1L224) # (G1L172 & G1L225);
G1L241 = G1_ACC[6] $ G1_OPC[6] $ !G1L241_carry_eqn;

--G1L242 is T8052:inst|T51:core51|add~20294 at LC_X29_Y15_N8
--operation mode is arithmetic

G1L242_cout_0 = G1_ACC[6] & (G1_OPC[6] # !G1L224) # !G1_ACC[6] & G1_OPC[6] & !G1L224;
G1L242 = CARRY(G1L242_cout_0);

--G1L243 is T8052:inst|T51:core51|add~20294COUT1_21022 at LC_X29_Y15_N8
--operation mode is arithmetic

G1L243_cout_1 = G1_ACC[6] & (G1_OPC[6] # !G1L225) # !G1_ACC[6] & G1_OPC[6] & !G1L225;
G1L243 = CARRY(G1L243_cout_1);


--G1L1484 is T8052:inst|T51:core51|ROM_Addr[6]~5068 at LC_X30_Y14_N7
--operation mode is normal

G1L1484 = G1L1557 & (G1_Inst[4] & (G1L238) # !G1_Inst[4] & G1L241);


--G1L1485 is T8052:inst|T51:core51|ROM_Addr[6]~5069 at LC_X28_Y18_N4
--operation mode is normal

G1L1485 = G1L1493 # G1L1484 # G1L1560 & G1_PC[6];


--G1L244 is T8052:inst|T51:core51|add~20297 at LC_X29_Y17_N8
--operation mode is arithmetic

G1L244_carry_eqn = (!G1L174 & G1L227) # (G1L174 & G1L228);
G1L244 = G1_PC[6] $ G1_Inst1[6] $ !G1L244_carry_eqn;

--G1L245 is T8052:inst|T51:core51|add~20299 at LC_X29_Y17_N8
--operation mode is arithmetic

G1L245_cout_0 = G1_PC[6] & (G1_Inst1[6] # !G1L227) # !G1_PC[6] & G1_Inst1[6] & !G1L227;
G1L245 = CARRY(G1L245_cout_0);

--G1L246 is T8052:inst|T51:core51|add~20299COUT1_21046 at LC_X29_Y17_N8
--operation mode is arithmetic

G1L246_cout_1 = G1_PC[6] & (G1_Inst1[6] # !G1L228) # !G1_PC[6] & G1_Inst1[6] & !G1L228;
G1L246 = CARRY(G1L246_cout_1);


--G1_OPC[6] is T8052:inst|T51:core51|OPC[6] at LC_X28_Y18_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[6]_qfbk = G1_OPC[6];
G1_OPC[6]_lut_out = G1L176 & (G1L244 # G1_OPC[6]_qfbk & G1L1434) # !G1L176 & (G1_OPC[6]_qfbk & G1L1434);
G1_OPC[6] = DFFEAS(G1_OPC[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[6], , , VCC);


--G1L247 is T8052:inst|T51:core51|add~20302 at LC_X28_Y10_N8
--operation mode is arithmetic

G1L247_carry_eqn = (!G1L178 & G1L230) # (G1L178 & G1L231);
G1L247 = G1_PC[6] $ (!G1L247_carry_eqn);

--G1L248 is T8052:inst|T51:core51|add~20304 at LC_X28_Y10_N8
--operation mode is arithmetic

G1L248_cout_0 = G1_PC[6] & (!G1L230);
G1L248 = CARRY(G1L248_cout_0);

--G1L249 is T8052:inst|T51:core51|add~20304COUT1_21070 at LC_X28_Y10_N8
--operation mode is arithmetic

G1L249_cout_1 = G1_PC[6] & (!G1L231);
G1L249 = CARRY(G1L249_cout_1);


--G1L250 is T8052:inst|T51:core51|add~20307 at LC_X26_Y17_N8
--operation mode is arithmetic

G1L250_carry_eqn = (!G1L180 & G1L233) # (G1L180 & G1L234);
G1L250 = G1_DPL0[6] $ G1_ACC[6] $ !G1L250_carry_eqn;

--G1L251 is T8052:inst|T51:core51|add~20309 at LC_X26_Y17_N8
--operation mode is arithmetic

G1L251_cout_0 = G1_DPL0[6] & (G1_ACC[6] # !G1L233) # !G1_DPL0[6] & G1_ACC[6] & !G1L233;
G1L251 = CARRY(G1L251_cout_0);

--G1L252 is T8052:inst|T51:core51|add~20309COUT1_21094 at LC_X26_Y17_N8
--operation mode is arithmetic

G1L252_cout_1 = G1_DPL0[6] & (G1_ACC[6] # !G1L234) # !G1_DPL0[6] & G1_ACC[6] & !G1L234;
G1L252 = CARRY(G1L252_cout_1);


--G1L253 is T8052:inst|T51:core51|add~20312 at LC_X28_Y17_N8
--operation mode is arithmetic

G1L253_carry_eqn = (!G1L182 & G1L236) # (G1L182 & G1L237);
G1L253 = G1_Inst2[6] $ G1_PC[6] $ !G1L253_carry_eqn;

--G1L254 is T8052:inst|T51:core51|add~20314 at LC_X28_Y17_N8
--operation mode is arithmetic

G1L254_cout_0 = G1_Inst2[6] & (G1_PC[6] # !G1L236) # !G1_Inst2[6] & G1_PC[6] & !G1L236;
G1L254 = CARRY(G1L254_cout_0);

--G1L255 is T8052:inst|T51:core51|add~20314COUT1_21118 at LC_X28_Y17_N8
--operation mode is arithmetic

G1L255_cout_1 = G1_Inst2[6] & (G1_PC[6] # !G1L237) # !G1_Inst2[6] & G1_PC[6] & !G1L237;
G1L255 = CARRY(G1L255_cout_1);


--G1L1489 is T8052:inst|T51:core51|ROM_Addr[6]~5073 at LC_X27_Y16_N9
--operation mode is normal

G1L1489 = G1L1344 & (B1L113) # !G1L1344 & G1_Inst1[6] & (G1L1336);


--G1L1490 is T8052:inst|T51:core51|ROM_Addr[6]~5074 at LC_X28_Y18_N8
--operation mode is normal

G1L1490 = G1L253 & (G1L183 # G1L1489 & G1L1556) # !G1L253 & G1L1489 & G1L1556;


--G1L1492 is T8052:inst|T51:core51|ROM_Addr[6]~5076 at LC_X28_Y18_N2
--operation mode is normal

G1L1492 = G1L1160 & (G1L1154 # G1L1152) # !G1L1160 & !G1L1158;

--G1_PC[6] is T8052:inst|T51:core51|PC[6] at LC_X28_Y18_N2
--operation mode is normal

G1_PC[6] = DFFEAS(G1L1492, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L256 is T8052:inst|T51:core51|add~20317 at LC_X26_Y15_N9
--operation mode is arithmetic

G1L256_carry_eqn = (!G1L170 & G1L239) # (G1L170 & G1L240);
G1L256 = G1_ACC[7] $ G1_DPL0[7] $ G1L256_carry_eqn;

--G1L257 is T8052:inst|T51:core51|add~20319 at LC_X26_Y15_N9
--operation mode is arithmetic

G1L257 = CARRY(G1_ACC[7] & !G1_DPL0[7] & !G1L240 # !G1_ACC[7] & (!G1L240 # !G1_DPL0[7]));


--G1L258 is T8052:inst|T51:core51|add~20322 at LC_X29_Y15_N9
--operation mode is arithmetic

G1L258_carry_eqn = (!G1L172 & G1L242) # (G1L172 & G1L243);
G1L258 = G1_ACC[7] $ G1_OPC[7] $ G1L258_carry_eqn;

--G1L259 is T8052:inst|T51:core51|add~20324 at LC_X29_Y15_N9
--operation mode is arithmetic

G1L259 = CARRY(G1_ACC[7] & !G1_OPC[7] & !G1L243 # !G1_ACC[7] & (!G1L243 # !G1_OPC[7]));


--G1L1494 is T8052:inst|T51:core51|ROM_Addr[7]~5077 at LC_X30_Y14_N9
--operation mode is normal

G1L1494 = G1L1557 & (G1_Inst[4] & (G1L256) # !G1_Inst[4] & G1L258);


--G1L1495 is T8052:inst|T51:core51|ROM_Addr[7]~5078 at LC_X30_Y17_N7
--operation mode is normal

G1L1495 = G1L1494 # G1L1503 # G1_PC[7] & G1L1560;


--G1L260 is T8052:inst|T51:core51|add~20327 at LC_X29_Y17_N9
--operation mode is arithmetic

G1L260_carry_eqn = (!G1L174 & G1L245) # (G1L174 & G1L246);
G1L260 = G1_Inst1[7] $ G1_PC[7] $ G1L260_carry_eqn;

--G1L261 is T8052:inst|T51:core51|add~20329 at LC_X29_Y17_N9
--operation mode is arithmetic

G1L261 = CARRY(G1_Inst1[7] & !G1_PC[7] & !G1L246 # !G1_Inst1[7] & (!G1L246 # !G1_PC[7]));


--G1_OPC[7] is T8052:inst|T51:core51|OPC[7] at LC_X30_Y17_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[7]_qfbk = G1_OPC[7];
G1_OPC[7]_lut_out = G1L176 & (G1L260 # G1L1434 & G1_OPC[7]_qfbk) # !G1L176 & G1L1434 & G1_OPC[7]_qfbk;
G1_OPC[7] = DFFEAS(G1_OPC[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[7], , , VCC);


--G1L262 is T8052:inst|T51:core51|add~20332 at LC_X28_Y10_N9
--operation mode is arithmetic

G1L262_carry_eqn = (!G1L178 & G1L248) # (G1L178 & G1L249);
G1L262 = G1_PC[7] $ G1L262_carry_eqn;

--G1L263 is T8052:inst|T51:core51|add~20334 at LC_X28_Y10_N9
--operation mode is arithmetic

G1L263 = CARRY(!G1L249 # !G1_PC[7]);


--G1L264 is T8052:inst|T51:core51|add~20337 at LC_X26_Y17_N9
--operation mode is arithmetic

G1L264_carry_eqn = (!G1L180 & G1L251) # (G1L180 & G1L252);
G1L264 = G1_ACC[7] $ G1_DPL0[7] $ G1L264_carry_eqn;

--G1L265 is T8052:inst|T51:core51|add~20339 at LC_X26_Y17_N9
--operation mode is arithmetic

G1L265 = CARRY(G1_ACC[7] & !G1_DPL0[7] & !G1L252 # !G1_ACC[7] & (!G1L252 # !G1_DPL0[7]));


--G1L266 is T8052:inst|T51:core51|add~20342 at LC_X28_Y17_N9
--operation mode is arithmetic

G1L266_carry_eqn = (!G1L182 & G1L254) # (G1L182 & G1L255);
G1L266 = G1_PC[7] $ G1_Inst2[7] $ G1L266_carry_eqn;

--G1L267 is T8052:inst|T51:core51|add~20344 at LC_X28_Y17_N9
--operation mode is arithmetic

G1L267 = CARRY(G1_PC[7] & !G1_Inst2[7] & !G1L255 # !G1_PC[7] & (!G1L255 # !G1_Inst2[7]));


--G1L1499 is T8052:inst|T51:core51|ROM_Addr[7]~5082 at LC_X27_Y16_N5
--operation mode is normal

G1L1499 = G1L1344 & (B1L117) # !G1L1344 & G1_Inst1[7] & G1L1336;


--G1L1500 is T8052:inst|T51:core51|ROM_Addr[7]~5083 at LC_X30_Y17_N5
--operation mode is normal

G1L1500 = G1L266 & (G1L183 # G1L1556 & G1L1499) # !G1L266 & G1L1556 & (G1L1499);


--G1L1502 is T8052:inst|T51:core51|ROM_Addr[7]~5085 at LC_X30_Y17_N2
--operation mode is normal

G1L1502 = G1L1171 & (G1L1163 # G1L1165) # !G1L1171 & !G1L1169;

--G1_PC[7] is T8052:inst|T51:core51|PC[7] at LC_X30_Y17_N2
--operation mode is normal

G1_PC[7] = DFFEAS(G1L1502, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L268 is T8052:inst|T51:core51|add~20347 at LC_X26_Y14_N0
--operation mode is arithmetic

G1L268_carry_eqn = G1L257;
G1L268 = G1_DPH0[0] $ (!G1L268_carry_eqn);

--G1L269 is T8052:inst|T51:core51|add~20349 at LC_X26_Y14_N0
--operation mode is arithmetic

G1L269_cout_0 = G1_DPH0[0] & (!G1L257);
G1L269 = CARRY(G1L269_cout_0);

--G1L270 is T8052:inst|T51:core51|add~20349COUT1_21000 at LC_X26_Y14_N0
--operation mode is arithmetic

G1L270_cout_1 = G1_DPH0[0] & (!G1L257);
G1L270 = CARRY(G1L270_cout_1);


--G1L271 is T8052:inst|T51:core51|add~20352 at LC_X29_Y14_N0
--operation mode is arithmetic

G1L271_carry_eqn = G1L259;
G1L271 = G1_OPC[8] $ (!G1L271_carry_eqn);

--G1L272 is T8052:inst|T51:core51|add~20354 at LC_X29_Y14_N0
--operation mode is arithmetic

G1L272_cout_0 = G1_OPC[8] & (!G1L259);
G1L272 = CARRY(G1L272_cout_0);

--G1L273 is T8052:inst|T51:core51|add~20354COUT1_21024 at LC_X29_Y14_N0
--operation mode is arithmetic

G1L273_cout_1 = G1_OPC[8] & (!G1L259);
G1L273 = CARRY(G1L273_cout_1);


--G1L1504 is T8052:inst|T51:core51|ROM_Addr[8]~5086 at LC_X27_Y14_N0
--operation mode is normal

G1L1504 = G1L1557 & (G1_Inst[4] & G1L268 # !G1_Inst[4] & (G1L271));


--G1L1505 is T8052:inst|T51:core51|ROM_Addr[8]~5087 at LC_X27_Y14_N9
--operation mode is normal

G1L1505 = G1L1409 & (X1_wren_mux_a & X1_wrdata_r[0] # !X1_wren_mux_a & (CB1_q_b[0]));


--G1L1506 is T8052:inst|T51:core51|ROM_Addr[8]~5088 at LC_X27_Y14_N4
--operation mode is normal

G1L1506 = G1L1505 # G1L1504 # G1_PC[8] & G1L1560;


--G1L1507 is T8052:inst|T51:core51|ROM_Addr[8]~5089 at LC_X30_Y18_N6
--operation mode is normal

G1L1507 = G1L1520 & (!G1L1335 & G1L1522) # !G1L1520 & G1L1518;


--G1L275 is T8052:inst|T51:core51|add~20358 at LC_X28_Y9_N0
--operation mode is arithmetic

G1L275_carry_eqn = G1L263;
G1L275 = G1_PC[8] $ !G1L275_carry_eqn;

--G1L276 is T8052:inst|T51:core51|add~20360 at LC_X28_Y9_N0
--operation mode is arithmetic

G1L276_cout_0 = G1_PC[8] & !G1L263;
G1L276 = CARRY(G1L276_cout_0);

--G1L277 is T8052:inst|T51:core51|add~20360COUT1_21072 at LC_X28_Y9_N0
--operation mode is arithmetic

G1L277_cout_1 = G1_PC[8] & !G1L263;
G1L277 = CARRY(G1L277_cout_1);


--G1L278 is T8052:inst|T51:core51|add~20363 at LC_X29_Y16_N0
--operation mode is arithmetic

G1L278_carry_eqn = G1L261;
G1L278 = G1_Inst1[7] $ G1_PC[8] $ !G1L278_carry_eqn;

--G1L279 is T8052:inst|T51:core51|add~20365 at LC_X29_Y16_N0
--operation mode is arithmetic

G1L279_cout_0 = G1_Inst1[7] & (G1_PC[8] # !G1L261) # !G1_Inst1[7] & G1_PC[8] & !G1L261;
G1L279 = CARRY(G1L279_cout_0);

--G1L280 is T8052:inst|T51:core51|add~20365COUT1_21048 at LC_X29_Y16_N0
--operation mode is arithmetic

G1L280_cout_1 = G1_Inst1[7] & (G1_PC[8] # !G1L261) # !G1_Inst1[7] & G1_PC[8] & !G1L261;
G1L280 = CARRY(G1L280_cout_1);


--G1L1509 is T8052:inst|T51:core51|ROM_Addr[8]~5091 at LC_X30_Y16_N2
--operation mode is normal

G1L1509 = G1L278 & G1L175 & (G1L1335 # G1L1331);


--G1_OPC[8] is T8052:inst|T51:core51|OPC[8] at LC_X30_Y16_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[8]_qfbk = G1_OPC[8];
G1_OPC[8]_lut_out = !G1L577 & (G1L1509 # G1_OPC[8]_qfbk & G1L1434);
G1_OPC[8] = DFFEAS(G1_OPC[8]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[8], , , VCC);


--G1L281 is T8052:inst|T51:core51|add~20368 at LC_X28_Y16_N0
--operation mode is arithmetic

G1L281_carry_eqn = G1L267;
G1L281 = G1_Inst2[7] $ G1_PC[8] $ !G1L281_carry_eqn;

--G1L282 is T8052:inst|T51:core51|add~20370 at LC_X28_Y16_N0
--operation mode is arithmetic

G1L282_cout_0 = G1_Inst2[7] & (G1_PC[8] # !G1L267) # !G1_Inst2[7] & G1_PC[8] & !G1L267;
G1L282 = CARRY(G1L282_cout_0);

--G1L283 is T8052:inst|T51:core51|add~20370COUT1_21120 at LC_X28_Y16_N0
--operation mode is arithmetic

G1L283_cout_1 = G1_Inst2[7] & (G1_PC[8] # !G1L267) # !G1_Inst2[7] & G1_PC[8] & !G1L267;
G1L283 = CARRY(G1L283_cout_1);


--G1L1511 is T8052:inst|T51:core51|ROM_Addr[8]~5093 at LC_X27_Y19_N5
--operation mode is normal

G1L1511 = G1_Inst1[0] & (G1L1344 # G1L1336 & G1_Inst[5]) # !G1_Inst1[0] & (G1L1336 & G1_Inst[5]);


--G1L1512 is T8052:inst|T51:core51|ROM_Addr[8]~5094 at LC_X31_Y19_N4
--operation mode is normal

G1L1512 = G1L1545 & (G1L1511 # G1L281 & G1L1516) # !G1L1545 & (G1L281 & G1L1516);


--G1L284 is T8052:inst|T51:core51|add~20373 at LC_X26_Y16_N0
--operation mode is arithmetic

G1L284_carry_eqn = G1L265;
G1L284 = G1_DPH0[0] $ G1_ACC[7] $ !G1L284_carry_eqn;

--G1L285 is T8052:inst|T51:core51|add~20375 at LC_X26_Y16_N0
--operation mode is arithmetic

G1L285_cout_0 = G1_DPH0[0] & (G1_ACC[7] # !G1L265) # !G1_DPH0[0] & G1_ACC[7] & !G1L265;
G1L285 = CARRY(G1L285_cout_0);

--G1L286 is T8052:inst|T51:core51|add~20375COUT1_21096 at LC_X26_Y16_N0
--operation mode is arithmetic

G1L286_cout_1 = G1_DPH0[0] & (G1_ACC[7] # !G1L265) # !G1_DPH0[0] & G1_ACC[7] & !G1L265;
G1L286 = CARRY(G1L286_cout_1);


--G1L1514 is T8052:inst|T51:core51|ROM_Addr[8]~5096 at LC_X26_Y16_N8
--operation mode is normal

G1L1514 = !A1L190 & A1L31 & (G1L284);


--G1L1515 is T8052:inst|T51:core51|ROM_Addr[8]~5097 at LC_X30_Y18_N3
--operation mode is normal

G1L1515 = !G1L1184 & (G1L1180 # G1L1178 # !G1L1182);

--G1_PC[8] is T8052:inst|T51:core51|PC[8] at LC_X30_Y18_N3
--operation mode is normal

G1_PC[8] = DFFEAS(G1L1515, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L287 is T8052:inst|T51:core51|add~20378 at LC_X26_Y14_N1
--operation mode is arithmetic

G1L287_carry_eqn = (!G1L257 & G1L269) # (G1L257 & G1L270);
G1L287 = G1_DPH0[1] $ (G1L287_carry_eqn);

--G1L288 is T8052:inst|T51:core51|add~20380 at LC_X26_Y14_N1
--operation mode is arithmetic

G1L288_cout_0 = !G1L269 # !G1_DPH0[1];
G1L288 = CARRY(G1L288_cout_0);

--G1L289 is T8052:inst|T51:core51|add~20380COUT1_21002 at LC_X26_Y14_N1
--operation mode is arithmetic

G1L289_cout_1 = !G1L270 # !G1_DPH0[1];
G1L289 = CARRY(G1L289_cout_1);


--G1L290 is T8052:inst|T51:core51|add~20383 at LC_X29_Y14_N1
--operation mode is arithmetic

G1L290_carry_eqn = (!G1L259 & G1L272) # (G1L259 & G1L273);
G1L290 = G1_OPC[9] $ (G1L290_carry_eqn);

--G1L291 is T8052:inst|T51:core51|add~20385 at LC_X29_Y14_N1
--operation mode is arithmetic

G1L291_cout_0 = !G1L272 # !G1_OPC[9];
G1L291 = CARRY(G1L291_cout_0);

--G1L292 is T8052:inst|T51:core51|add~20385COUT1_21026 at LC_X29_Y14_N1
--operation mode is arithmetic

G1L292_cout_1 = !G1L273 # !G1_OPC[9];
G1L292 = CARRY(G1L292_cout_1);


--G1L1523 is T8052:inst|T51:core51|ROM_Addr[9]~5098 at LC_X31_Y18_N9
--operation mode is normal

G1L1523 = G1L1557 & (G1_Inst[4] & (G1L287) # !G1_Inst[4] & G1L290);


--G1L1524 is T8052:inst|T51:core51|ROM_Addr[9]~5099 at LC_X31_Y18_N2
--operation mode is normal

G1L1524 = G1L1409 & (X1_wren_mux_a & X1_wrdata_r[1] # !X1_wren_mux_a & (CB1_q_b[1]));


--G1L1525 is T8052:inst|T51:core51|ROM_Addr[9]~5100 at LC_X31_Y18_N3
--operation mode is normal

G1L1525 = G1L1523 # G1L1524 # G1L1560 & G1_PC[9];


--G1L293 is T8052:inst|T51:core51|add~20388 at LC_X28_Y9_N1
--operation mode is arithmetic

G1L293_carry_eqn = (!G1L263 & G1L276) # (G1L263 & G1L277);
G1L293 = G1_PC[9] $ G1L293_carry_eqn;

--G1L294 is T8052:inst|T51:core51|add~20390 at LC_X28_Y9_N1
--operation mode is arithmetic

G1L294_cout_0 = !G1L276 # !G1_PC[9];
G1L294 = CARRY(G1L294_cout_0);

--G1L295 is T8052:inst|T51:core51|add~20390COUT1_21074 at LC_X28_Y9_N1
--operation mode is arithmetic

G1L295_cout_1 = !G1L277 # !G1_PC[9];
G1L295 = CARRY(G1L295_cout_1);


--G1L296 is T8052:inst|T51:core51|add~20393 at LC_X29_Y16_N1
--operation mode is arithmetic

G1L296_carry_eqn = (!G1L261 & G1L279) # (G1L261 & G1L280);
G1L296 = G1_Inst1[7] $ G1_PC[9] $ G1L296_carry_eqn;

--G1L297 is T8052:inst|T51:core51|add~20395 at LC_X29_Y16_N1
--operation mode is arithmetic

G1L297_cout_0 = G1_Inst1[7] & !G1_PC[9] & !G1L279 # !G1_Inst1[7] & (!G1L279 # !G1_PC[9]);
G1L297 = CARRY(G1L297_cout_0);

--G1L298 is T8052:inst|T51:core51|add~20395COUT1_21050 at LC_X29_Y16_N1
--operation mode is arithmetic

G1L298_cout_1 = G1_Inst1[7] & !G1_PC[9] & !G1L280 # !G1_Inst1[7] & (!G1L280 # !G1_PC[9]);
G1L298 = CARRY(G1L298_cout_1);


--G1L1527 is T8052:inst|T51:core51|ROM_Addr[9]~5102 at LC_X29_Y18_N7
--operation mode is normal

G1L1527 = G1L175 & G1L296 & (G1L1331 # G1L1335);


--G1_OPC[9] is T8052:inst|T51:core51|OPC[9] at LC_X30_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[9]_qfbk = G1_OPC[9];
G1_OPC[9]_lut_out = !G1L577 & (G1L1527 # G1_OPC[9]_qfbk & G1L1434);
G1_OPC[9] = DFFEAS(G1_OPC[9]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[9], , , VCC);


--G1L299 is T8052:inst|T51:core51|add~20398 at LC_X28_Y16_N1
--operation mode is arithmetic

G1L299_carry_eqn = (!G1L267 & G1L282) # (G1L267 & G1L283);
G1L299 = G1_PC[9] $ G1_Inst2[7] $ G1L299_carry_eqn;

--G1L300 is T8052:inst|T51:core51|add~20400 at LC_X28_Y16_N1
--operation mode is arithmetic

G1L300_cout_0 = G1_PC[9] & !G1_Inst2[7] & !G1L282 # !G1_PC[9] & (!G1L282 # !G1_Inst2[7]);
G1L300 = CARRY(G1L300_cout_0);

--G1L301 is T8052:inst|T51:core51|add~20400COUT1_21122 at LC_X28_Y16_N1
--operation mode is arithmetic

G1L301_cout_1 = G1_PC[9] & !G1_Inst2[7] & !G1L283 # !G1_PC[9] & (!G1L283 # !G1_Inst2[7]);
G1L301 = CARRY(G1L301_cout_1);


--G1L1529 is T8052:inst|T51:core51|ROM_Addr[9]~5104 at LC_X27_Y19_N1
--operation mode is normal

G1L1529 = G1_Inst1[1] & (G1L1344 # G1_Inst[6] & G1L1336) # !G1_Inst1[1] & G1_Inst[6] & G1L1336;


--G1L1530 is T8052:inst|T51:core51|ROM_Addr[9]~5105 at LC_X31_Y19_N7
--operation mode is normal

G1L1530 = G1L1529 & (G1L1545 # G1L299 & G1L1516) # !G1L1529 & G1L299 & (G1L1516);


--G1L302 is T8052:inst|T51:core51|add~20403 at LC_X26_Y16_N1
--operation mode is arithmetic

G1L302_carry_eqn = (!G1L265 & G1L285) # (G1L265 & G1L286);
G1L302 = G1_DPH0[1] $ G1_ACC[7] $ G1L302_carry_eqn;

--G1L303 is T8052:inst|T51:core51|add~20405 at LC_X26_Y16_N1
--operation mode is arithmetic

G1L303_cout_0 = G1_DPH0[1] & !G1_ACC[7] & !G1L285 # !G1_DPH0[1] & (!G1L285 # !G1_ACC[7]);
G1L303 = CARRY(G1L303_cout_0);

--G1L304 is T8052:inst|T51:core51|add~20405COUT1_21098 at LC_X26_Y16_N1
--operation mode is arithmetic

G1L304_cout_1 = G1_DPH0[1] & !G1_ACC[7] & !G1L286 # !G1_DPH0[1] & (!G1L286 # !G1_ACC[7]);
G1L304 = CARRY(G1L304_cout_1);


--G1L1532 is T8052:inst|T51:core51|ROM_Addr[9]~5107 at LC_X31_Y18_N6
--operation mode is normal

G1L1532 = !A1L190 & (G1L302 & A1L31);


--G1L1533 is T8052:inst|T51:core51|ROM_Addr[9]~5108 at LC_X30_Y18_N1
--operation mode is normal

G1L1533 = !G1L1197 & (G1L1193 # G1L1191 # !G1L1195);

--G1_PC[9] is T8052:inst|T51:core51|PC[9] at LC_X30_Y18_N1
--operation mode is normal

G1_PC[9] = DFFEAS(G1L1533, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L305 is T8052:inst|T51:core51|add~20408 at LC_X26_Y14_N2
--operation mode is arithmetic

G1L305_carry_eqn = (!G1L257 & G1L288) # (G1L257 & G1L289);
G1L305 = G1_DPH0[2] $ !G1L305_carry_eqn;

--G1L306 is T8052:inst|T51:core51|add~20410 at LC_X26_Y14_N2
--operation mode is arithmetic

G1L306_cout_0 = G1_DPH0[2] & !G1L288;
G1L306 = CARRY(G1L306_cout_0);

--G1L307 is T8052:inst|T51:core51|add~20410COUT1_21004 at LC_X26_Y14_N2
--operation mode is arithmetic

G1L307_cout_1 = G1_DPH0[2] & !G1L289;
G1L307 = CARRY(G1L307_cout_1);


--G1L308 is T8052:inst|T51:core51|add~20413 at LC_X29_Y14_N2
--operation mode is arithmetic

G1L308_carry_eqn = (!G1L259 & G1L291) # (G1L259 & G1L292);
G1L308 = G1_OPC[10] $ !G1L308_carry_eqn;

--G1L309 is T8052:inst|T51:core51|add~20415 at LC_X29_Y14_N2
--operation mode is arithmetic

G1L309_cout_0 = G1_OPC[10] & !G1L291;
G1L309 = CARRY(G1L309_cout_0);

--G1L310 is T8052:inst|T51:core51|add~20415COUT1_21028 at LC_X29_Y14_N2
--operation mode is arithmetic

G1L310_cout_1 = G1_OPC[10] & !G1L292;
G1L310 = CARRY(G1L310_cout_1);


--G1L1534 is T8052:inst|T51:core51|ROM_Addr[10]~5109 at LC_X30_Y14_N0
--operation mode is normal

G1L1534 = G1L1557 & (G1_Inst[4] & (G1L305) # !G1_Inst[4] & G1L308);


--G1L1535 is T8052:inst|T51:core51|ROM_Addr[10]~5110 at LC_X30_Y14_N2
--operation mode is normal

G1L1535 = G1L1409 & (X1_wren_mux_a & X1_wrdata_r[2] # !X1_wren_mux_a & (CB1_q_b[2]));


--G1L1536 is T8052:inst|T51:core51|ROM_Addr[10]~5111 at LC_X30_Y14_N8
--operation mode is normal

G1L1536 = G1L1535 # G1L1534 # G1L1560 & G1_PC[10];


--G1L311 is T8052:inst|T51:core51|add~20418 at LC_X28_Y9_N2
--operation mode is arithmetic

G1L311_carry_eqn = (!G1L263 & G1L294) # (G1L263 & G1L295);
G1L311 = G1_PC[10] $ (!G1L311_carry_eqn);

--G1L312 is T8052:inst|T51:core51|add~20420 at LC_X28_Y9_N2
--operation mode is arithmetic

G1L312_cout_0 = G1_PC[10] & (!G1L294);
G1L312 = CARRY(G1L312_cout_0);

--G1L313 is T8052:inst|T51:core51|add~20420COUT1_21076 at LC_X28_Y9_N2
--operation mode is arithmetic

G1L313_cout_1 = G1_PC[10] & (!G1L295);
G1L313 = CARRY(G1L313_cout_1);


--G1L314 is T8052:inst|T51:core51|add~20423 at LC_X29_Y16_N2
--operation mode is arithmetic

G1L314_carry_eqn = (!G1L261 & G1L297) # (G1L261 & G1L298);
G1L314 = G1_Inst1[7] $ G1_PC[10] $ !G1L314_carry_eqn;

--G1L315 is T8052:inst|T51:core51|add~20425 at LC_X29_Y16_N2
--operation mode is arithmetic

G1L315_cout_0 = G1_Inst1[7] & (G1_PC[10] # !G1L297) # !G1_Inst1[7] & G1_PC[10] & !G1L297;
G1L315 = CARRY(G1L315_cout_0);

--G1L316 is T8052:inst|T51:core51|add~20425COUT1_21052 at LC_X29_Y16_N2
--operation mode is arithmetic

G1L316_cout_1 = G1_Inst1[7] & (G1_PC[10] # !G1L298) # !G1_Inst1[7] & G1_PC[10] & !G1L298;
G1L316 = CARRY(G1L316_cout_1);


--G1L1538 is T8052:inst|T51:core51|ROM_Addr[10]~5113 at LC_X29_Y18_N4
--operation mode is normal

G1L1538 = G1L175 & G1L314 & (G1L1331 # G1L1335);


--G1_OPC[10] is T8052:inst|T51:core51|OPC[10] at LC_X29_Y18_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[10]_qfbk = G1_OPC[10];
G1_OPC[10]_lut_out = !G1L577 & (G1L1538 # G1_OPC[10]_qfbk & G1L1434);
G1_OPC[10] = DFFEAS(G1_OPC[10]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[10], , , VCC);


--G1L317 is T8052:inst|T51:core51|add~20428 at LC_X28_Y16_N2
--operation mode is arithmetic

G1L317_carry_eqn = (!G1L267 & G1L300) # (G1L267 & G1L301);
G1L317 = G1_Inst2[7] $ G1_PC[10] $ !G1L317_carry_eqn;

--G1L318 is T8052:inst|T51:core51|add~20430 at LC_X28_Y16_N2
--operation mode is arithmetic

G1L318_cout_0 = G1_Inst2[7] & (G1_PC[10] # !G1L300) # !G1_Inst2[7] & G1_PC[10] & !G1L300;
G1L318 = CARRY(G1L318_cout_0);

--G1L319 is T8052:inst|T51:core51|add~20430COUT1_21124 at LC_X28_Y16_N2
--operation mode is arithmetic

G1L319_cout_1 = G1_Inst2[7] & (G1_PC[10] # !G1L301) # !G1_Inst2[7] & G1_PC[10] & !G1L301;
G1L319 = CARRY(G1L319_cout_1);


--G1L1540 is T8052:inst|T51:core51|ROM_Addr[10]~5115 at LC_X29_Y19_N4
--operation mode is normal

G1L1540 = G1L1336 & (G1_Inst[7] # G1_Inst1[2] & G1L1344) # !G1L1336 & (G1_Inst1[2] & G1L1344);


--G1L1541 is T8052:inst|T51:core51|ROM_Addr[10]~5116 at LC_X31_Y19_N6
--operation mode is normal

G1L1541 = G1L1540 & (G1L1545 # G1L317 & G1L1516) # !G1L1540 & G1L317 & (G1L1516);


--G1L320 is T8052:inst|T51:core51|add~20433 at LC_X26_Y16_N2
--operation mode is arithmetic

G1L320_carry_eqn = (!G1L265 & G1L303) # (G1L265 & G1L304);
G1L320 = G1_DPH0[2] $ G1_ACC[7] $ !G1L320_carry_eqn;

--G1L321 is T8052:inst|T51:core51|add~20435 at LC_X26_Y16_N2
--operation mode is arithmetic

G1L321_cout_0 = G1_DPH0[2] & (G1_ACC[7] # !G1L303) # !G1_DPH0[2] & G1_ACC[7] & !G1L303;
G1L321 = CARRY(G1L321_cout_0);

--G1L322 is T8052:inst|T51:core51|add~20435COUT1_21100 at LC_X26_Y16_N2
--operation mode is arithmetic

G1L322_cout_1 = G1_DPH0[2] & (G1_ACC[7] # !G1L304) # !G1_DPH0[2] & G1_ACC[7] & !G1L304;
G1L322 = CARRY(G1L322_cout_1);


--G1L1543 is T8052:inst|T51:core51|ROM_Addr[10]~5118 at LC_X26_Y16_N9
--operation mode is normal

G1L1543 = G1L320 & A1L31 & (!A1L190);


--G1L1544 is T8052:inst|T51:core51|ROM_Addr[10]~5119 at LC_X30_Y18_N2
--operation mode is normal

G1L1544 = !G1L1210 & (G1L1206 # G1L1204 # !G1L1208);

--G1_PC[10] is T8052:inst|T51:core51|PC[10] at LC_X30_Y18_N2
--operation mode is normal

G1_PC[10] = DFFEAS(G1L1544, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L323 is T8052:inst|T51:core51|add~20438 at LC_X26_Y14_N3
--operation mode is arithmetic

G1L323_carry_eqn = (!G1L257 & G1L306) # (G1L257 & G1L307);
G1L323 = G1_DPH0[3] $ G1L323_carry_eqn;

--G1L324 is T8052:inst|T51:core51|add~20440 at LC_X26_Y14_N3
--operation mode is arithmetic

G1L324_cout_0 = !G1L306 # !G1_DPH0[3];
G1L324 = CARRY(G1L324_cout_0);

--G1L325 is T8052:inst|T51:core51|add~20440COUT1_21006 at LC_X26_Y14_N3
--operation mode is arithmetic

G1L325_cout_1 = !G1L307 # !G1_DPH0[3];
G1L325 = CARRY(G1L325_cout_1);


--G1L326 is T8052:inst|T51:core51|add~20443 at LC_X29_Y14_N3
--operation mode is arithmetic

G1L326_carry_eqn = (!G1L259 & G1L309) # (G1L259 & G1L310);
G1L326 = G1_OPC[11] $ (G1L326_carry_eqn);

--G1L327 is T8052:inst|T51:core51|add~20445 at LC_X29_Y14_N3
--operation mode is arithmetic

G1L327_cout_0 = !G1L309 # !G1_OPC[11];
G1L327 = CARRY(G1L327_cout_0);

--G1L328 is T8052:inst|T51:core51|add~20445COUT1_21030 at LC_X29_Y14_N3
--operation mode is arithmetic

G1L328_cout_1 = !G1L310 # !G1_OPC[11];
G1L328 = CARRY(G1L328_cout_1);


--G1L1546 is T8052:inst|T51:core51|ROM_Addr[11]~5120 at LC_X27_Y14_N6
--operation mode is normal

G1L1546 = G1L1557 & (G1_Inst[4] & G1L323 # !G1_Inst[4] & (G1L326));


--G1L1547 is T8052:inst|T51:core51|ROM_Addr[11]~5121 at LC_X27_Y14_N5
--operation mode is normal

G1L1547 = G1L1409 & (X1_wren_mux_a & (X1_wrdata_r[3]) # !X1_wren_mux_a & CB1_q_b[3]);


--G1L1548 is T8052:inst|T51:core51|ROM_Addr[11]~5122 at LC_X27_Y14_N7
--operation mode is normal

G1L1548 = G1L1546 # G1L1547 # G1_PC[11] & G1L1560;


--G1L329 is T8052:inst|T51:core51|add~20448 at LC_X29_Y16_N3
--operation mode is arithmetic

G1L329_carry_eqn = (!G1L261 & G1L315) # (G1L261 & G1L316);
G1L329 = G1_Inst1[7] $ G1_PC[11] $ G1L329_carry_eqn;

--G1L330 is T8052:inst|T51:core51|add~20450 at LC_X29_Y16_N3
--operation mode is arithmetic

G1L330_cout_0 = G1_Inst1[7] & !G1_PC[11] & !G1L315 # !G1_Inst1[7] & (!G1L315 # !G1_PC[11]);
G1L330 = CARRY(G1L330_cout_0);

--G1L331 is T8052:inst|T51:core51|add~20450COUT1_21054 at LC_X29_Y16_N3
--operation mode is arithmetic

G1L331_cout_1 = G1_Inst1[7] & !G1_PC[11] & !G1L316 # !G1_Inst1[7] & (!G1L316 # !G1_PC[11]);
G1L331 = CARRY(G1L331_cout_1);


--G1L332 is T8052:inst|T51:core51|add~20453 at LC_X28_Y9_N3
--operation mode is arithmetic

G1L332_carry_eqn = (!G1L263 & G1L312) # (G1L263 & G1L313);
G1L332 = G1_PC[11] $ G1L332_carry_eqn;

--G1L333 is T8052:inst|T51:core51|add~20455 at LC_X28_Y9_N3
--operation mode is arithmetic

G1L333_cout_0 = !G1L312 # !G1_PC[11];
G1L333 = CARRY(G1L333_cout_0);

--G1L334 is T8052:inst|T51:core51|add~20455COUT1_21078 at LC_X28_Y9_N3
--operation mode is arithmetic

G1L334_cout_1 = !G1L313 # !G1_PC[11];
G1L334 = CARRY(G1L334_cout_1);


--G1_OPC[11] is T8052:inst|T51:core51|OPC[11] at LC_X28_Y11_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[11]_qfbk = G1_OPC[11];
G1_OPC[11]_lut_out = G1L1325 & (G1_OPC[11]_qfbk) # !G1L1325 & !G1L1027 & G1L332;
G1_OPC[11] = DFFEAS(G1_OPC[11]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[11], , , VCC);


--G1L336 is T8052:inst|T51:core51|add~20459 at LC_X31_Y16_N0
--operation mode is normal

G1L336 = !G1L1335 & !G1L1331 & G1L585 # !A1L32;


--G1L338 is T8052:inst|T51:core51|add~20461 at LC_X26_Y16_N3
--operation mode is arithmetic

G1L338_carry_eqn = (!G1L265 & G1L321) # (G1L265 & G1L322);
G1L338 = G1_DPH0[3] $ G1_ACC[7] $ G1L338_carry_eqn;

--G1L339 is T8052:inst|T51:core51|add~20463 at LC_X26_Y16_N3
--operation mode is arithmetic

G1L339_cout_0 = G1_DPH0[3] & !G1_ACC[7] & !G1L321 # !G1_DPH0[3] & (!G1L321 # !G1_ACC[7]);
G1L339 = CARRY(G1L339_cout_0);

--G1L340 is T8052:inst|T51:core51|add~20463COUT1_21102 at LC_X26_Y16_N3
--operation mode is arithmetic

G1L340_cout_1 = G1_DPH0[3] & !G1_ACC[7] & !G1L322 # !G1_DPH0[3] & (!G1L322 # !G1_ACC[7]);
G1L340 = CARRY(G1L340_cout_1);


--G1L1552 is T8052:inst|T51:core51|ROM_Addr[11]~5126 at LC_X26_Y18_N5
--operation mode is normal

G1L1552 = G1L1344 & G1_Inst1[3] # !G1L1344 & (G1_PC[11] & G1L1336);


--G1L1553 is T8052:inst|T51:core51|ROM_Addr[11]~5127 at LC_X26_Y18_N7
--operation mode is normal

G1L1553 = G1L1556 & (G1L1552 # G1L581 & G1L338) # !G1L1556 & G1L581 & G1L338;


--G1L341 is T8052:inst|T51:core51|add~20466 at LC_X28_Y16_N3
--operation mode is arithmetic

G1L341_carry_eqn = (!G1L267 & G1L318) # (G1L267 & G1L319);
G1L341 = G1_Inst2[7] $ G1_PC[11] $ G1L341_carry_eqn;

--G1L342 is T8052:inst|T51:core51|add~20468 at LC_X28_Y16_N3
--operation mode is arithmetic

G1L342_cout_0 = G1_Inst2[7] & !G1_PC[11] & !G1L318 # !G1_Inst2[7] & (!G1L318 # !G1_PC[11]);
G1L342 = CARRY(G1L342_cout_0);

--G1L343 is T8052:inst|T51:core51|add~20468COUT1_21126 at LC_X28_Y16_N3
--operation mode is arithmetic

G1L343_cout_1 = G1_Inst2[7] & !G1_PC[11] & !G1L319 # !G1_Inst2[7] & (!G1L319 # !G1_PC[11]);
G1L343 = CARRY(G1L343_cout_1);


--G1L1554 is T8052:inst|T51:core51|ROM_Addr[11]~5128 at LC_X28_Y15_N9
--operation mode is normal

G1L1554 = G1L1553 # G1L341 & G1L183;


--G1L1555 is T8052:inst|T51:core51|ROM_Addr[11]~5129 at LC_X31_Y16_N9
--operation mode is normal

G1L1555 = G1L1227 & (G1L1225 & (G1L580) # !G1L1225 & G1L1223) # !G1L1227 & (!G1L1225);

--G1_PC[11] is T8052:inst|T51:core51|PC[11] at LC_X31_Y16_N9
--operation mode is normal

G1_PC[11] = DFFEAS(G1L1555, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--R1_ram_rom_data_reg[4] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at LC_X36_Y13_N0
--operation mode is normal

R1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_reg[5], T2L5, R1_ram_rom_data_reg[4], VCC, R1L9);


--R1_ram_rom_addr_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at LC_X36_Y15_N4
--operation mode is arithmetic

R1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, R1_ram_rom_incr_addr, R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], !NB5_Q[0], R1L8);

--R1L15 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~174 at LC_X36_Y15_N4
--operation mode is arithmetic

R1L15 = AMPP_FUNCTION(R1_ram_rom_incr_addr, R1_ram_rom_addr_reg[0]);


--R1_ram_rom_addr_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at LC_X36_Y15_N5
--operation mode is arithmetic

R1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], !NB5_Q[0], R1L8, R1L15);

--R1L17 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~178 at LC_X36_Y15_N5
--operation mode is arithmetic

R1L17 = AMPP_FUNCTION(R1_ram_rom_addr_reg[1]);

--R1L18 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~178COUT1_232 at LC_X36_Y15_N5
--operation mode is arithmetic

R1L18 = AMPP_FUNCTION(R1_ram_rom_addr_reg[1]);


--R1_ram_rom_addr_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at LC_X36_Y15_N6
--operation mode is arithmetic

R1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], !NB5_Q[0], R1L8, R1L15, R1L17, R1L18);

--R1L20 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~182 at LC_X36_Y15_N6
--operation mode is arithmetic

R1L20 = AMPP_FUNCTION(R1_ram_rom_addr_reg[2], R1L17);

--R1L21 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~182COUT1_234 at LC_X36_Y15_N6
--operation mode is arithmetic

R1L21 = AMPP_FUNCTION(R1_ram_rom_addr_reg[2], R1L18);


--R1_ram_rom_addr_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at LC_X36_Y15_N7
--operation mode is arithmetic

R1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], !NB5_Q[0], R1L8, R1L15, R1L20, R1L21);

--R1L23 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~186 at LC_X36_Y15_N7
--operation mode is arithmetic

R1L23 = AMPP_FUNCTION(R1_ram_rom_addr_reg[3], R1L20);

--R1L24 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~186COUT1_236 at LC_X36_Y15_N7
--operation mode is arithmetic

R1L24 = AMPP_FUNCTION(R1_ram_rom_addr_reg[3], R1L21);


--R1_ram_rom_addr_reg[4] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at LC_X36_Y15_N8
--operation mode is arithmetic

R1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], !NB5_Q[0], R1L8, R1L15, R1L23, R1L24);

--R1L26 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~190 at LC_X36_Y15_N8
--operation mode is arithmetic

R1L26 = AMPP_FUNCTION(R1_ram_rom_addr_reg[4], R1L23);

--R1L27 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~190COUT1_238 at LC_X36_Y15_N8
--operation mode is arithmetic

R1L27 = AMPP_FUNCTION(R1_ram_rom_addr_reg[4], R1L24);


--R1_ram_rom_addr_reg[5] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] at LC_X36_Y15_N9
--operation mode is arithmetic

R1_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], !NB5_Q[0], R1L8, R1L15, R1L26, R1L27);

--R1L29 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~194 at LC_X36_Y15_N9
--operation mode is arithmetic

R1L29 = AMPP_FUNCTION(R1_ram_rom_addr_reg[5], R1L15, R1L26, R1L27);


--R1_ram_rom_addr_reg[6] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] at LC_X36_Y14_N0
--operation mode is arithmetic

R1_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], !NB5_Q[0], R1L8, R1L29);

--R1L31 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~198 at LC_X36_Y14_N0
--operation mode is arithmetic

R1L31 = AMPP_FUNCTION(R1_ram_rom_addr_reg[6]);

--R1L32 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~198COUT1_240 at LC_X36_Y14_N0
--operation mode is arithmetic

R1L32 = AMPP_FUNCTION(R1_ram_rom_addr_reg[6]);


--R1_ram_rom_addr_reg[7] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] at LC_X36_Y14_N1
--operation mode is arithmetic

R1_ram_rom_addr_reg[7] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], !NB5_Q[0], R1L8, R1L29, R1L31, R1L32);

--R1L34 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~202 at LC_X36_Y14_N1
--operation mode is arithmetic

R1L34 = AMPP_FUNCTION(R1_ram_rom_addr_reg[7], R1L31);

--R1L35 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~202COUT1_242 at LC_X36_Y14_N1
--operation mode is arithmetic

R1L35 = AMPP_FUNCTION(R1_ram_rom_addr_reg[7], R1L32);


--R1_ram_rom_addr_reg[8] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] at LC_X36_Y14_N2
--operation mode is arithmetic

R1_ram_rom_addr_reg[8] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], !NB5_Q[0], R1L8, R1L29, R1L34, R1L35);

--R1L37 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~206 at LC_X36_Y14_N2
--operation mode is arithmetic

R1L37 = AMPP_FUNCTION(R1_ram_rom_addr_reg[8], R1L34);

--R1L38 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~206COUT1_244 at LC_X36_Y14_N2
--operation mode is arithmetic

R1L38 = AMPP_FUNCTION(R1_ram_rom_addr_reg[8], R1L35);


--R1_ram_rom_addr_reg[9] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] at LC_X36_Y14_N3
--operation mode is arithmetic

R1_ram_rom_addr_reg[9] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], !NB5_Q[0], R1L8, R1L29, R1L37, R1L38);

--R1L40 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~210 at LC_X36_Y14_N3
--operation mode is arithmetic

R1L40 = AMPP_FUNCTION(R1_ram_rom_addr_reg[9], R1L37);

--R1L41 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~210COUT1_246 at LC_X36_Y14_N3
--operation mode is arithmetic

R1L41 = AMPP_FUNCTION(R1_ram_rom_addr_reg[9], R1L38);


--R1_ram_rom_addr_reg[10] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] at LC_X36_Y14_N4
--operation mode is arithmetic

R1_ram_rom_addr_reg[10] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11], !NB5_Q[0], R1L8, R1L29, R1L40, R1L41);

--R1L43 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~214 at LC_X36_Y14_N4
--operation mode is arithmetic

R1L43 = AMPP_FUNCTION(R1_ram_rom_addr_reg[10], R1L29, R1L40, R1L41);


--R1_ram_rom_addr_reg[11] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] at LC_X36_Y14_N5
--operation mode is arithmetic

R1_ram_rom_addr_reg[11] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[11], R1_ram_rom_addr_reg[12], !NB5_Q[0], R1L8, R1L43);

--R1L45 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~218 at LC_X36_Y14_N5
--operation mode is arithmetic

R1L45 = AMPP_FUNCTION(R1_ram_rom_addr_reg[11]);

--R1L46 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~218COUT1_248 at LC_X36_Y14_N5
--operation mode is arithmetic

R1L46 = AMPP_FUNCTION(R1_ram_rom_addr_reg[11]);


--S2L1 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|decode_fga:decode5|eq_node[0]~29 at LC_X37_Y12_N3
--operation mode is normal

S2L1 = NB5_Q[2] & R1L69 & RB1_state[5] & !R1_ram_rom_addr_reg[12];


--B1L132 is T8052:inst|XRAM_STB_O~0 at LC_X22_Y10_N4
--operation mode is normal

B1L132 = G1_RAM_Wr_i # G1L1399 & G1_RAM_Rd_i;

--G1_ramrw_r is T8052:inst|T51:core51|ramrw_r at LC_X22_Y10_N4
--operation mode is normal

G1_ramrw_r = DFFEAS(B1L132, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, , , , );


--G1_PC[15] is T8052:inst|T51:core51|PC[15] at LC_X28_Y14_N7
--operation mode is normal

G1_PC[15]_lut_out = G1_RET_r & X1L11 # !G1_RET_r & (G1L358);
G1_PC[15] = DFFEAS(G1_PC[15]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, G1_PC[15], , !G1_Rst_r_n, !G1_iReady);


--G1_PC[14] is T8052:inst|T51:core51|PC[14] at LC_X28_Y14_N2
--operation mode is normal

G1_PC[14]_lut_out = G1_RET_r & (X1L10) # !G1_RET_r & G1L385;
G1_PC[14] = DFFEAS(G1_PC[14]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, G1_PC[14], , !G1_Rst_r_n, !G1_iReady);


--X1L11 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[7]~100 at LC_X27_Y13_N9
--operation mode is normal

X1L11 = X1_wren_mux_a & (X1_wrdata_r[7]) # !X1_wren_mux_a & CB1_q_b[7];


--X1L10 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[6]~101 at LC_X27_Y13_N4
--operation mode is normal

X1L10 = X1_wren_mux_a & X1_wrdata_r[6] # !X1_wren_mux_a & (CB1_q_b[6]);


--A1L132 is rtl~5420 at LC_X27_Y13_N5
--operation mode is normal

A1L132 = G1_RET_r & (X1L11 # X1L10);


--B1L62Q is T8052:inst|mux_sel_r[0]~25 at LC_X27_Y13_N3
--operation mode is normal

B1L62Q_lut_out = G1_iReady & (A1L132) # !G1_iReady & (G1_PC[14] # G1_PC[15]);
B1L62Q = DFFEAS(B1L62Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L344 is T8052:inst|T51:core51|add~20471 at LC_X26_Y14_N7
--operation mode is normal

G1L344_carry_eqn = (!G1L104 & G1L360) # (G1L104 & G1L361);
G1L344 = G1L344_carry_eqn $ G1_DPH0[7];


--G1L345 is T8052:inst|T51:core51|add~20476 at LC_X29_Y14_N7
--operation mode is normal

G1L345_carry_eqn = (!G1L106 & G1L363) # (G1L106 & G1L364);
G1L345 = G1L345_carry_eqn $ G1_OPC[15];


--G1L346 is T8052:inst|T51:core51|add~20481 at LC_X27_Y16_N8
--operation mode is normal

G1L346 = !G1L1324 & (G1_Inst[4] & (G1L344) # !G1_Inst[4] & G1L345);


--G1L347 is T8052:inst|T51:core51|add~20482 at LC_X27_Y16_N1
--operation mode is normal

G1L347 = G1L1344 & G1_Inst1[7] # !G1L1344 & (G1L1336 & G1_PC[15]);


--G1L348 is T8052:inst|T51:core51|add~20483 at LC_X27_Y16_N7
--operation mode is normal

G1L348 = A1L32 & (G1L346 # G1L582 & G1L347);


--G1L349 is T8052:inst|T51:core51|add~20484 at LC_X26_Y16_N7
--operation mode is normal

G1L349_carry_eqn = (!G1L123 & G1L369) # (G1L123 & G1L370);
G1L349 = G1_ACC[7] $ G1L349_carry_eqn $ G1_DPH0[7];


--G1L350 is T8052:inst|T51:core51|add~20489 at LC_X26_Y18_N2
--operation mode is normal

G1L350 = G1L581 & (G1L349);


--G1L351 is T8052:inst|T51:core51|add~20490 at LC_X28_Y16_N7
--operation mode is normal

G1L351_carry_eqn = (!G1L108 & G1L373) # (G1L108 & G1L374);
G1L351 = G1_Inst2[7] $ G1L351_carry_eqn $ G1_PC[15];


--G1L352 is T8052:inst|T51:core51|add~20495 at LC_X28_Y16_N8
--operation mode is normal

G1L352 = G1L350 # G1L348 # G1L183 & G1L351;


--G1L353 is T8052:inst|T51:core51|add~20496 at LC_X29_Y16_N7
--operation mode is normal

G1L353_carry_eqn = (!G1L114 & G1L377) # (G1L114 & G1L378);
G1L353 = G1_Inst1[7] $ (G1L353_carry_eqn $ G1_PC[15]);


--G1L354 is T8052:inst|T51:core51|add~20501 at LC_X28_Y9_N7
--operation mode is normal

G1L354_carry_eqn = (!G1L117 & G1L380) # (G1L117 & G1L381);
G1L354 = G1_PC[15] $ G1L354_carry_eqn;


--G1L355 is T8052:inst|T51:core51|add~20506 at LC_X28_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[15]_qfbk = G1_OPC[15];
G1L355 = G1L1325 & (G1_OPC[15]_qfbk) # !G1L1325 & !G1L1027 & G1L354;

--G1_OPC[15] is T8052:inst|T51:core51|OPC[15] at LC_X28_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[15] = DFFEAS(G1L355, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[15], , , VCC);


--G1L356 is T8052:inst|T51:core51|add~20507 at LC_X28_Y14_N8
--operation mode is normal

G1L356 = G1L353 & (G1L176 # G1L580 & G1L355) # !G1L353 & G1L580 & (G1L355);


--G1L357 is T8052:inst|T51:core51|add~20508 at LC_X28_Y14_N3
--operation mode is normal

G1L357 = G1L1027 & G1L336 & G1_PC[15] & !G1L1325;


--G1L358 is T8052:inst|T51:core51|add~20509 at LC_X28_Y14_N4
--operation mode is normal

G1L358 = G1L352 # G1L578 & (G1L357 # G1L356);


--G1L359 is T8052:inst|T51:core51|add~20510 at LC_X26_Y14_N6
--operation mode is arithmetic

G1L359_carry_eqn = (!G1L104 & G1L496) # (G1L104 & G1L497);
G1L359 = G1_DPH0[6] $ !G1L359_carry_eqn;

--G1L360 is T8052:inst|T51:core51|add~20512 at LC_X26_Y14_N6
--operation mode is arithmetic

G1L360_cout_0 = G1_DPH0[6] & !G1L496;
G1L360 = CARRY(G1L360_cout_0);

--G1L361 is T8052:inst|T51:core51|add~20512COUT1_21010 at LC_X26_Y14_N6
--operation mode is arithmetic

G1L361_cout_1 = G1_DPH0[6] & !G1L497;
G1L361 = CARRY(G1L361_cout_1);


--G1L362 is T8052:inst|T51:core51|add~20515 at LC_X29_Y14_N6
--operation mode is arithmetic

G1L362_carry_eqn = (!G1L106 & G1L499) # (G1L106 & G1L500);
G1L362 = G1_OPC[14] $ (!G1L362_carry_eqn);

--G1L363 is T8052:inst|T51:core51|add~20517 at LC_X29_Y14_N6
--operation mode is arithmetic

G1L363_cout_0 = G1_OPC[14] & (!G1L499);
G1L363 = CARRY(G1L363_cout_0);

--G1L364 is T8052:inst|T51:core51|add~20517COUT1_21034 at LC_X29_Y14_N6
--operation mode is arithmetic

G1L364_cout_1 = G1_OPC[14] & (!G1L500);
G1L364 = CARRY(G1L364_cout_1);


--G1L365 is T8052:inst|T51:core51|add~20520 at LC_X27_Y16_N2
--operation mode is normal

G1L365 = !G1L1324 & (G1_Inst[4] & (G1L359) # !G1_Inst[4] & G1L362);


--G1L366 is T8052:inst|T51:core51|add~20521 at LC_X27_Y16_N3
--operation mode is normal

G1L366 = G1L1344 & (G1_Inst1[6]) # !G1L1344 & G1L1336 & G1_PC[14];


--G1L367 is T8052:inst|T51:core51|add~20522 at LC_X27_Y16_N0
--operation mode is normal

G1L367 = A1L32 & (G1L365 # G1L366 & G1L582);


--G1L368 is T8052:inst|T51:core51|add~20523 at LC_X26_Y16_N6
--operation mode is arithmetic

G1L368_carry_eqn = (!G1L123 & G1L502) # (G1L123 & G1L503);
G1L368 = G1_DPH0[6] $ G1_ACC[7] $ !G1L368_carry_eqn;

--G1L369 is T8052:inst|T51:core51|add~20525 at LC_X26_Y16_N6
--operation mode is arithmetic

G1L369_cout_0 = G1_DPH0[6] & (G1_ACC[7] # !G1L502) # !G1_DPH0[6] & G1_ACC[7] & !G1L502;
G1L369 = CARRY(G1L369_cout_0);

--G1L370 is T8052:inst|T51:core51|add~20525COUT1_21106 at LC_X26_Y16_N6
--operation mode is arithmetic

G1L370_cout_1 = G1_DPH0[6] & (G1_ACC[7] # !G1L503) # !G1_DPH0[6] & G1_ACC[7] & !G1L503;
G1L370 = CARRY(G1L370_cout_1);


--G1L371 is T8052:inst|T51:core51|add~20528 at LC_X26_Y18_N0
--operation mode is normal

G1L371 = G1L368 & G1L581;


--G1L372 is T8052:inst|T51:core51|add~20529 at LC_X28_Y16_N6
--operation mode is arithmetic

G1L372_carry_eqn = (!G1L108 & G1L505) # (G1L108 & G1L506);
G1L372 = G1_Inst2[7] $ G1_PC[14] $ !G1L372_carry_eqn;

--G1L373 is T8052:inst|T51:core51|add~20531 at LC_X28_Y16_N6
--operation mode is arithmetic

G1L373_cout_0 = G1_Inst2[7] & (G1_PC[14] # !G1L505) # !G1_Inst2[7] & G1_PC[14] & !G1L505;
G1L373 = CARRY(G1L373_cout_0);

--G1L374 is T8052:inst|T51:core51|add~20531COUT1_21130 at LC_X28_Y16_N6
--operation mode is arithmetic

G1L374_cout_1 = G1_Inst2[7] & (G1_PC[14] # !G1L506) # !G1_Inst2[7] & G1_PC[14] & !G1L506;
G1L374 = CARRY(G1L374_cout_1);


--G1L375 is T8052:inst|T51:core51|add~20534 at LC_X28_Y16_N9
--operation mode is normal

G1L375 = G1L371 # G1L367 # G1L183 & G1L372;


--G1L376 is T8052:inst|T51:core51|add~20535 at LC_X29_Y16_N6
--operation mode is arithmetic

G1L376_carry_eqn = (!G1L114 & G1L508) # (G1L114 & G1L509);
G1L376 = G1_Inst1[7] $ G1_PC[14] $ !G1L376_carry_eqn;

--G1L377 is T8052:inst|T51:core51|add~20537 at LC_X29_Y16_N6
--operation mode is arithmetic

G1L377_cout_0 = G1_Inst1[7] & (G1_PC[14] # !G1L508) # !G1_Inst1[7] & G1_PC[14] & !G1L508;
G1L377 = CARRY(G1L377_cout_0);

--G1L378 is T8052:inst|T51:core51|add~20537COUT1_21058 at LC_X29_Y16_N6
--operation mode is arithmetic

G1L378_cout_1 = G1_Inst1[7] & (G1_PC[14] # !G1L509) # !G1_Inst1[7] & G1_PC[14] & !G1L509;
G1L378 = CARRY(G1L378_cout_1);


--G1L379 is T8052:inst|T51:core51|add~20540 at LC_X28_Y9_N6
--operation mode is arithmetic

G1L379_carry_eqn = (!G1L117 & G1L511) # (G1L117 & G1L512);
G1L379 = G1_PC[14] $ !G1L379_carry_eqn;

--G1L380 is T8052:inst|T51:core51|add~20542 at LC_X28_Y9_N6
--operation mode is arithmetic

G1L380_cout_0 = G1_PC[14] & !G1L511;
G1L380 = CARRY(G1L380_cout_0);

--G1L381 is T8052:inst|T51:core51|add~20542COUT1_21082 at LC_X28_Y9_N6
--operation mode is arithmetic

G1L381_cout_1 = G1_PC[14] & !G1L512;
G1L381 = CARRY(G1L381_cout_1);


--G1L382 is T8052:inst|T51:core51|add~20545 at LC_X28_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[14]_qfbk = G1_OPC[14];
G1L382 = G1L1325 & (G1_OPC[14]_qfbk) # !G1L1325 & !G1L1027 & G1L379;

--G1_OPC[14] is T8052:inst|T51:core51|OPC[14] at LC_X28_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[14] = DFFEAS(G1L382, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, G1_PC[14], , , VCC);


--G1L383 is T8052:inst|T51:core51|add~20546 at LC_X28_Y14_N9
--operation mode is normal

G1L383 = G1L376 & (G1L176 # G1L580 & G1L382) # !G1L376 & G1L580 & (G1L382);


--G1L384 is T8052:inst|T51:core51|add~20547 at LC_X28_Y14_N1
--operation mode is normal

G1L384 = G1L1027 & G1L336 & G1_PC[14] & !G1L1325;


--G1L385 is T8052:inst|T51:core51|add~20548 at LC_X28_Y14_N5
--operation mode is normal

G1L385 = G1L375 # G1L578 & (G1L384 # G1L383);


--B1L63Q is T8052:inst|mux_sel_r[0]~26 at LC_X28_Y14_N6
--operation mode is normal

B1L63Q_lut_out = G1_iReady & !G1_RET_r & (G1L358 # G1L385);
B1L63Q = DFFEAS(B1L63Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_PCC[4] is T8052:inst|T51:core51|PCC[4] at LC_X27_Y10_N6
--operation mode is arithmetic

G1_PCC[4]_carry_eqn = (!G1L1251 & G1L1253) # (G1L1251 & G1L1254);
G1_PCC[4]_lut_out = G1_PC[4] $ G1_PCC[4]_carry_eqn;
G1_PCC[4] = DFFEAS(G1_PCC[4]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L516, , , !G1_ICall);

--G1L1256 is T8052:inst|T51:core51|PCC[4]~780 at LC_X27_Y10_N6
--operation mode is arithmetic

G1L1256_cout_0 = G1_PC[4] # !G1L1253;
G1L1256 = CARRY(G1L1256_cout_0);

--G1L1257 is T8052:inst|T51:core51|PCC[4]~780COUT1_856 at LC_X27_Y10_N6
--operation mode is arithmetic

G1L1257_cout_1 = G1_PC[4] # !G1L1254;
G1L1257 = CARRY(G1L1257_cout_1);


--G1_PCC[12] is T8052:inst|T51:core51|PCC[12] at LC_X27_Y9_N4
--operation mode is arithmetic

G1_PCC[12]_carry_eqn = (!G1L1265 & G1L1276) # (G1L1265 & G1L1277);
G1_PCC[12]_lut_out = G1_PC[12] $ G1_PCC[12]_carry_eqn;
G1_PCC[12] = DFFEAS(G1_PCC[12]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L519, , , !G1_ICall);

--G1L1279 is T8052:inst|T51:core51|PCC[12]~784 at LC_X27_Y9_N4
--operation mode is arithmetic

G1L1279 = CARRY(G1_PC[12] # !G1L1277);


--G1L993 is T8052:inst|T51:core51|Mem_Din[4]~954 at LC_X25_Y7_N8
--operation mode is normal

G1L993 = G1_RMux_PCH & G1_PCC[12] # !G1_RMux_PCH & (J1L311);


--G1L994 is T8052:inst|T51:core51|Mem_Din[4]~955 at LC_X25_Y7_N5
--operation mode is normal

G1L994 = G1_RMux_PCL & G1_PCC[4] # !G1_RMux_PCL & (G1L993);


--G1L899 is T8052:inst|T51:core51|Int_AddrB[0]~534 at LC_X23_Y20_N2
--operation mode is normal

G1L899 = G1_Inst[0] # G1_SP[0] & A1L73 & G1L898;


--G1L1295 is T8052:inst|T51:core51|process0~284 at LC_X18_Y15_N2
--operation mode is normal

G1L1295 = !G1L897 & (A1L84 # G1L1694);


--G1L900 is T8052:inst|T51:core51|Int_AddrB[0]~535 at LC_X25_Y14_N2
--operation mode is normal

G1L900 = G1L937 & (G1L1295 & B1L89 # !G1L1295 & (G1L899)) # !G1L937 & (G1L899);


--G1L386 is T8052:inst|T51:core51|add~20549 at LC_X17_Y15_N1
--operation mode is arithmetic

G1L386 = G1_SP[1] $ (G1L521);

--G1L387 is T8052:inst|T51:core51|add~20551 at LC_X17_Y15_N1
--operation mode is arithmetic

G1L387_cout_0 = G1_SP[1] & (!G1L521);
G1L387 = CARRY(G1L387_cout_0);

--G1L388 is T8052:inst|T51:core51|add~20551COUT1_21178 at LC_X17_Y15_N1
--operation mode is arithmetic

G1L388_cout_1 = G1_SP[1] & (!G1L522);
G1L388 = CARRY(G1L388_cout_1);


--G1L903 is T8052:inst|T51:core51|Int_AddrB[1]~536 at LC_X16_Y15_N6
--operation mode is normal

G1L903 = G1L897 & (G1L386);


--G1L389 is T8052:inst|T51:core51|add~20554 at LC_X17_Y15_N2
--operation mode is arithmetic

G1L389 = G1_SP[2] $ (!G1L387);

--G1L390 is T8052:inst|T51:core51|add~20556 at LC_X17_Y15_N2
--operation mode is arithmetic

G1L390_cout_0 = !G1L387 # !G1_SP[2];
G1L390 = CARRY(G1L390_cout_0);

--G1L391 is T8052:inst|T51:core51|add~20556COUT1_21180 at LC_X17_Y15_N2
--operation mode is arithmetic

G1L391_cout_1 = !G1L388 # !G1_SP[2];
G1L391 = CARRY(G1L391_cout_1);


--G1L904 is T8052:inst|T51:core51|Int_AddrB[2]~537 at LC_X18_Y15_N4
--operation mode is normal

G1L904 = G1L897 & (G1L389);


--G1L392 is T8052:inst|T51:core51|add~20559 at LC_X17_Y15_N3
--operation mode is arithmetic

G1L392 = G1_SP[3] $ !G1L390;

--G1L393 is T8052:inst|T51:core51|add~20561 at LC_X17_Y15_N3
--operation mode is arithmetic

G1L393_cout_0 = !G1_SP[3] & !G1L390;
G1L393 = CARRY(G1L393_cout_0);

--G1L394 is T8052:inst|T51:core51|add~20561COUT1_21181 at LC_X17_Y15_N3
--operation mode is arithmetic

G1L394_cout_1 = !G1_SP[3] & !G1L391;
G1L394 = CARRY(G1L394_cout_1);


--G1L905 is T8052:inst|T51:core51|Int_AddrB[3]~538 at LC_X16_Y15_N5
--operation mode is normal

G1L905 = G1L897 & G1L392 # !G1L897 & (G1_PSW[3]);


--G1L906 is T8052:inst|T51:core51|Int_AddrB[4]~539 at LC_X17_Y14_N9
--operation mode is normal

G1L906 = G1L897 & (G1L91) # !G1L897 & G1_PSW[4];


--G1L395 is T8052:inst|T51:core51|add~20564 at LC_X17_Y15_N5
--operation mode is arithmetic

G1L395_carry_eqn = (!G1L92 & GND) # (G1L92 & VCC);
G1L395 = G1_SP[5] $ (!G1L395_carry_eqn);

--G1L396 is T8052:inst|T51:core51|add~20566 at LC_X17_Y15_N5
--operation mode is arithmetic

G1L396_cout_0 = !G1_SP[5] & (!G1L92);
G1L396 = CARRY(G1L396_cout_0);

--G1L397 is T8052:inst|T51:core51|add~20566COUT1_21183 at LC_X17_Y15_N5
--operation mode is arithmetic

G1L397_cout_1 = !G1_SP[5] & (!G1L92);
G1L397 = CARRY(G1L397_cout_1);


--G1L907 is T8052:inst|T51:core51|Int_AddrB[5]~540 at LC_X18_Y16_N1
--operation mode is normal

G1L907 = G1L897 & G1L395;


--G1L398 is T8052:inst|T51:core51|add~20569 at LC_X17_Y15_N6
--operation mode is arithmetic

G1L398_carry_eqn = (!G1L92 & G1L396) # (G1L92 & G1L397);
G1L398 = G1_SP[6] $ G1L398_carry_eqn;

--G1L399 is T8052:inst|T51:core51|add~20571 at LC_X17_Y15_N6
--operation mode is arithmetic

G1L399_cout_0 = G1_SP[6] # !G1L396;
G1L399 = CARRY(G1L399_cout_0);

--G1L400 is T8052:inst|T51:core51|add~20571COUT1_21185 at LC_X17_Y15_N6
--operation mode is arithmetic

G1L400_cout_1 = G1_SP[6] # !G1L397;
G1L400 = CARRY(G1L400_cout_1);


--G1L908 is T8052:inst|T51:core51|Int_AddrB[6]~541 at LC_X18_Y15_N5
--operation mode is normal

G1L908 = G1L897 & (G1L398);


--G1L401 is T8052:inst|T51:core51|add~20574 at LC_X17_Y15_N7
--operation mode is normal

G1L401_carry_eqn = (!G1L92 & G1L399) # (G1L92 & G1L400);
G1L401 = G1L401_carry_eqn $ !G1_SP[7];


--G1L909 is T8052:inst|T51:core51|Int_AddrB[7]~542 at LC_X18_Y17_N9
--operation mode is normal

G1L909 = G1L897 & (G1L401);


--A1L135 is rtl~5423 at LC_X16_Y15_N4
--operation mode is normal

A1L135 = B1_IO_Addr_r[4] & G1L906 & (B1_IO_Addr_r[3] $ !G1L905) # !B1_IO_Addr_r[4] & !G1L906 & (B1_IO_Addr_r[3] $ !G1L905);


--A1L136 is rtl~5424 at LC_X17_Y15_N9
--operation mode is normal

A1L136 = B1_IO_Addr_r[1] $ (G1L386 & G1L897);


--A1L137 is rtl~5425 at LC_X16_Y15_N2
--operation mode is normal

A1L137 = A1L136 # B1_IO_Addr_r[5] $ (G1L897 & G1L395);


--A1L138 is rtl~5426 at LC_X18_Y15_N7
--operation mode is normal

A1L138 = A1L137 # B1_IO_Addr_r[6] $ (G1L897 & G1L398);


--A1L139 is rtl~5427 at LC_X18_Y15_N8
--operation mode is normal

A1L139 = !A1L138 & (B1_IO_Addr_r[2] $ (!G1L389 # !G1L897));


--A1L140 is rtl~5428 at LC_X18_Y15_N3
--operation mode is normal

A1L140 = A1L139 & A1L135 & (X1_Int_AddrA_r_i[7] $ !G1L909);


--G1L901 is T8052:inst|T51:core51|Int_AddrB[0]~543 at LC_X18_Y15_N9
--operation mode is normal

G1L901 = G1L1295 & B1L89 & (G1L1321 # G1L936);


--G1L902 is T8052:inst|T51:core51|Int_AddrB[0]~544 at LC_X25_Y14_N7
--operation mode is normal

G1L902 = G1L899 & (!G1L936 & !G1L1321 # !G1L1295);


--X1_wren_mux_b is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wren_mux_b at LC_X18_Y15_N6
--operation mode is normal

X1_wren_mux_b_lut_out = A1L140 & (B1_IO_Addr_r[0] $ (!G1L901 & !G1L902));
X1_wren_mux_b = DFFEAS(X1_wren_mux_b_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , !G1_Mem_Wr, );


--G1L404 is T8052:inst|T51:core51|add~20581 at LC_X17_Y18_N3
--operation mode is arithmetic

G1L404 = G1_SP[3] $ G1L467;

--G1L405 is T8052:inst|T51:core51|add~20583 at LC_X17_Y18_N3
--operation mode is arithmetic

G1L405_cout_0 = G1_SP[3] # !G1L467;
G1L405 = CARRY(G1L405_cout_0);

--G1L406 is T8052:inst|T51:core51|add~20583COUT1_21212 at LC_X17_Y18_N3
--operation mode is arithmetic

G1L406_cout_1 = G1_SP[3] # !G1L468;
G1L406 = CARRY(G1L406_cout_1);


--G1L407 is T8052:inst|T51:core51|add~20586 at LC_X17_Y16_N1
--operation mode is normal

G1L407 = G1L1309 & G1L57 # !G1L1309 & (G1L897 & G1L404);


--R2_ram_rom_data_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at LC_X36_Y9_N6
--operation mode is normal

R2_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[4], R2L11, W1_q_b[3], R2_ram_rom_data_reg[3], VCC, R2L10);


--R1_ram_rom_data_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at LC_X35_Y15_N6
--operation mode is normal

R1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_reg[4], T2L4, R1_ram_rom_data_reg[3], VCC, R1L9);


--G1_PCC[3] is T8052:inst|T51:core51|PCC[3] at LC_X27_Y10_N5
--operation mode is arithmetic

G1_PCC[3]_carry_eqn = G1L1251;
G1_PCC[3]_lut_out = G1_PC[3] $ !G1_PCC[3]_carry_eqn;
G1_PCC[3] = DFFEAS(G1_PCC[3]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L526, , , !G1_ICall);

--G1L1253 is T8052:inst|T51:core51|PCC[3]~788 at LC_X27_Y10_N5
--operation mode is arithmetic

G1L1253_cout_0 = !G1_PC[3] & !G1L1251;
G1L1253 = CARRY(G1L1253_cout_0);

--G1L1254 is T8052:inst|T51:core51|PCC[3]~788COUT1_854 at LC_X27_Y10_N5
--operation mode is arithmetic

G1L1254_cout_1 = !G1_PC[3] & !G1L1251;
G1L1254 = CARRY(G1L1254_cout_1);


--G1_PCC[11] is T8052:inst|T51:core51|PCC[11] at LC_X27_Y9_N3
--operation mode is arithmetic

G1_PCC[11]_carry_eqn = (!G1L1265 & G1L1273) # (G1L1265 & G1L1274);
G1_PCC[11]_lut_out = G1_PC[11] $ (!G1_PCC[11]_carry_eqn);
G1_PCC[11] = DFFEAS(G1_PCC[11]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L530, , , !G1_ICall);

--G1L1276 is T8052:inst|T51:core51|PCC[11]~792 at LC_X27_Y9_N3
--operation mode is arithmetic

G1L1276_cout_0 = !G1_PC[11] & (!G1L1273);
G1L1276 = CARRY(G1L1276_cout_0);

--G1L1277 is T8052:inst|T51:core51|PCC[11]~792COUT1_868 at LC_X27_Y9_N3
--operation mode is arithmetic

G1L1277_cout_1 = !G1_PC[11] & (!G1L1274);
G1L1277 = CARRY(G1L1277_cout_1);


--G1L991 is T8052:inst|T51:core51|Mem_Din[3]~956 at LC_X25_Y7_N3
--operation mode is normal

G1L991 = G1_RMux_PCH & G1_PCC[11] # !G1_RMux_PCH & (J1L309);


--G1L992 is T8052:inst|T51:core51|Mem_Din[3]~957 at LC_X25_Y7_N0
--operation mode is normal

G1L992 = G1_RMux_PCL & (G1_PCC[3]) # !G1_RMux_PCL & G1L991;


--G1L412 is T8052:inst|T51:core51|add~20591 at LC_X17_Y18_N5
--operation mode is arithmetic

G1L412_carry_eqn = (!G1L97 & GND) # (G1L97 & VCC);
G1L412 = G1_SP[5] $ (G1L412_carry_eqn);

--G1L413 is T8052:inst|T51:core51|add~20593 at LC_X17_Y18_N5
--operation mode is arithmetic

G1L413_cout_0 = G1_SP[5] # !G1L97;
G1L413 = CARRY(G1L413_cout_0);

--G1L414 is T8052:inst|T51:core51|add~20593COUT1_21214 at LC_X17_Y18_N5
--operation mode is arithmetic

G1L414_cout_1 = G1_SP[5] # !G1L97;
G1L414 = CARRY(G1L414_cout_1);


--G1L415 is T8052:inst|T51:core51|add~20596 at LC_X18_Y16_N3
--operation mode is normal

G1L415 = G1L1309 & (G1L63) # !G1L1309 & G1L897 & (G1L412);


--R2_ram_rom_data_reg[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at LC_X37_Y9_N4
--operation mode is normal

R2_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[6], R2_ram_rom_data_reg[5], W1_q_b[5], R2L11, VCC, R2L10);


--R1_ram_rom_data_reg[5] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at LC_X36_Y13_N5
--operation mode is normal

R1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_reg[5], T2L6, R1_ram_rom_data_reg[6], VCC, R1L9);


--G1_PCC[5] is T8052:inst|T51:core51|PCC[5] at LC_X27_Y10_N7
--operation mode is arithmetic

G1_PCC[5]_carry_eqn = (!G1L1251 & G1L1256) # (G1L1251 & G1L1257);
G1_PCC[5]_lut_out = G1_PC[5] $ (!G1_PCC[5]_carry_eqn);
G1_PCC[5] = DFFEAS(G1_PCC[5]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L534, , , !G1_ICall);

--G1L1259 is T8052:inst|T51:core51|PCC[5]~796 at LC_X27_Y10_N7
--operation mode is arithmetic

G1L1259_cout_0 = !G1_PC[5] & (!G1L1256);
G1L1259 = CARRY(G1L1259_cout_0);

--G1L1260 is T8052:inst|T51:core51|PCC[5]~796COUT1_858 at LC_X27_Y10_N7
--operation mode is arithmetic

G1L1260_cout_1 = !G1_PC[5] & (!G1L1257);
G1L1260 = CARRY(G1L1260_cout_1);


--G1_PCC[13] is T8052:inst|T51:core51|PCC[13] at LC_X27_Y9_N5
--operation mode is arithmetic

G1_PCC[13]_carry_eqn = G1L1279;
G1_PCC[13]_lut_out = A1L164 $ (!G1_PCC[13]_carry_eqn);
G1_PCC[13] = DFFEAS(G1_PCC[13]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L538, , , !G1_ICall);

--G1L1281 is T8052:inst|T51:core51|PCC[13]~800 at LC_X27_Y9_N5
--operation mode is arithmetic

G1L1281_cout_0 = !A1L164 & (!G1L1279);
G1L1281 = CARRY(G1L1281_cout_0);

--G1L1282 is T8052:inst|T51:core51|PCC[13]~800COUT1_870 at LC_X27_Y9_N5
--operation mode is arithmetic

G1L1282_cout_1 = !A1L164 & (!G1L1279);
G1L1282 = CARRY(G1L1282_cout_1);


--G1L995 is T8052:inst|T51:core51|Mem_Din[5]~958 at LC_X25_Y7_N6
--operation mode is normal

G1L995 = G1_RMux_PCH & (G1_PCC[13]) # !G1_RMux_PCH & J1L313;


--G1L996 is T8052:inst|T51:core51|Mem_Din[5]~959 at LC_X25_Y7_N9
--operation mode is normal

G1L996 = G1_RMux_PCL & (G1_PCC[5]) # !G1_RMux_PCL & (G1L995);


--R1_ram_rom_data_reg[7] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at LC_X36_Y13_N3
--operation mode is normal

R1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_reg[7], T2L8, altera_internal_jtag, VCC, R1L9);


--R2_ram_rom_data_reg[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at LC_X37_Y9_N6
--operation mode is normal

R2_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[7], R2L11, W1_q_b[7], altera_internal_jtag, VCC, R2L10);


--G1L420 is T8052:inst|T51:core51|add~20601 at LC_X17_Y18_N7
--operation mode is normal

G1L420_carry_eqn = (!G1L97 & G1L484) # (G1L97 & G1L485);
G1L420 = G1L420_carry_eqn $ G1_SP[7];


--G1L421 is T8052:inst|T51:core51|add~20606 at LC_X18_Y17_N8
--operation mode is normal

G1L421 = G1L1309 & (G1L67) # !G1L1309 & G1L420 & G1L897;


--R2_ram_rom_data_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at LC_X37_Y9_N3
--operation mode is normal

R2_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[1], R2_ram_rom_data_reg[2], W1_q_b[1], R2L11, VCC, R2L10);


--R1_ram_rom_data_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at LC_X35_Y15_N9
--operation mode is normal

R1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[1], R1_ram_rom_data_reg[2], T2L2, R1L10, VCC, R1L9);


--R2_ram_rom_data_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at LC_X36_Y9_N2
--operation mode is normal

R2_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[2], R2L11, W1_q_b[2], R2_ram_rom_data_reg[3], VCC, R2L10);


--R1_ram_rom_data_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at LC_X35_Y15_N5
--operation mode is normal

R1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_reg[2], T2L3, R1_ram_rom_data_reg[3], VCC, R1L9);


--R2_ram_rom_data_reg[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at LC_X37_Y9_N7
--operation mode is normal

R2_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[6], R2L11, W1_q_b[6], R2_ram_rom_data_reg[7], VCC, R2L10);


--R1_ram_rom_data_reg[6] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at LC_X36_Y13_N1
--operation mode is normal

R1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_reg[7], T2L7, R1_ram_rom_data_reg[6], VCC, R1L9);


--Y1L624 is T8052:inst|T51:core51|T51_ALU:alu|process0~2034 at LC_X27_Y20_N2
--operation mode is normal

Y1L624 = G1_Inst[6] & G1_Inst[4] & G1_Inst[1] & !G1_Inst[7] # !G1_Inst[6] & G1_Inst[7] & (!G1_Inst[1] # !G1_Inst[4]);


--Y1L625 is T8052:inst|T51:core51|T51_ALU:alu|process0~2035 at LC_X27_Y20_N0
--operation mode is normal

Y1L625 = Y1L624 & (G1_Inst[5]);


--A1L141 is rtl~5429 at LC_X28_Y19_N6
--operation mode is normal

A1L141 = G1_Inst[5] & G1_Inst[4] & !G1_Inst[6] & G1_Inst[7];


--A1L142 is rtl~5430 at LC_X25_Y9_N1
--operation mode is normal

A1L142 = !G1_Inst[3] & !G1_Inst[1] & G1_Inst[2];


--A1L143 is rtl~5431 at LC_X26_Y9_N0
--operation mode is normal

A1L143 = G1_Inst[4] & G1_Inst[5];


--A1L55 is rtl~112 at LC_X25_Y10_N2
--operation mode is normal

A1L55 = A1L125 & A1L80;


--G1L15 is T8052:inst|T51:core51|ACC~4324 at LC_X24_Y13_N2
--operation mode is normal

G1L15 = G1L11 & (B1_mux_sel_r[2] & (B1L86) # !B1_mux_sel_r[2] & W1_q_a[0]);


--G1L16 is T8052:inst|T51:core51|ACC~4325 at LC_X24_Y13_N8
--operation mode is normal

G1L16 = !G1L1302 & (G1_ACC_Wr & (Y1L6) # !G1_ACC_Wr & G1_ACC[0]);


--G1L17 is T8052:inst|T51:core51|ACC~4326 at LC_X24_Y13_N3
--operation mode is normal

G1L17 = G1L15 # !G1_RAM_Rd_i & (G1L16 # G1L41);


--G1_B[1] is T8052:inst|T51:core51|B[1] at LC_X21_Y12_N5
--operation mode is normal

G1_B[1]_lut_out = G1_B_Wr & Y1L429 # !G1_B_Wr & (G1_B[1]);
G1_B[1] = DFFEAS(G1_B[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L305, , , G1L1303);


--G1L424 is T8052:inst|T51:core51|add~20609 at LC_X22_Y16_N1
--operation mode is arithmetic

G1L424_carry_eqn = (!G1L88 & G1L431) # (G1L88 & G1L432);
G1L424 = G1_DPH0[1] $ (G1L424_carry_eqn);

--G1L425 is T8052:inst|T51:core51|add~20611 at LC_X22_Y16_N1
--operation mode is arithmetic

G1L425_cout_0 = !G1L431 # !G1_DPH0[1];
G1L425 = CARRY(G1L425_cout_0);

--G1L426 is T8052:inst|T51:core51|add~20611COUT1_21146 at LC_X22_Y16_N1
--operation mode is arithmetic

G1L426_cout_1 = !G1L432 # !G1_DPH0[1];
G1L426 = CARRY(G1L426_cout_1);


--G1_DPL0[1] is T8052:inst|T51:core51|DPL0[1] at LC_X25_Y17_N7
--operation mode is normal

G1_DPL0[1]_lut_out = G1_INC_DPTR & (G1L427) # !G1_INC_DPTR & G1L654;
G1_DPL0[1] = DFFEAS(G1_DPL0[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1381, , , !G1_iReady);


--G1L1588 is T8052:inst|T51:core51|SFR_RData~21367 at LC_X21_Y10_N3
--operation mode is normal

G1L1588 = G1L1577 & (G1L424) # !G1L1577 & G1L1576 & (G1_DPL0[1]);


--G1_DPH0[1] is T8052:inst|T51:core51|DPH0[1] at LC_X22_Y15_N2
--operation mode is normal

G1_DPH0[1]_lut_out = G1_INC_DPTR & (G1L424) # !G1_INC_DPTR & G1L637;
G1_DPH0[1] = DFFEAS(G1_DPH0[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1389, , , !G1_iReady);


--G1L1589 is T8052:inst|T51:core51|SFR_RData~21368 at LC_X17_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[1]_qfbk = G1_IP[1];
G1L1589 = G1L1575 & G1_DPH0[1] # !G1L1575 & (G1_IP[1]_qfbk & A1L119);

--G1_IP[1] is T8052:inst|T51:core51|IP[1] at LC_X17_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[1] = DFFEAS(G1L1589, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L305, , , VCC);


--L4_Port_Output[1] is T8052:inst|T51_Port:tp3|Port_Output[1] at LC_X26_Y6_N1
--operation mode is normal

L4_Port_Output[1]_lut_out = !J1L305;
L4_Port_Output[1] = DFFEAS(L4_Port_Output[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L15 is T8052:inst|IO_RData[1]~8644 at LC_X16_Y11_N7
--operation mode is normal

B1L15 = !L4_Port_Output[1] & G1L791 & A1L121 & A1L117;


--H1_TCON[1] is T8052:inst|T51_Glue:glue51|TCON[1] at LC_X15_Y12_N4
--operation mode is normal

H1_TCON[1]_lut_out = H1_TCON[0] & (H1L57 # !H1_Int0_r[1] & H1_Int0_r[0]) # !H1_TCON[0] & (H1_Int0_r[0]);
H1_TCON[1] = DFFEAS(H1_TCON[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--B1L16 is T8052:inst|IO_RData[1]~8645 at LC_X15_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[1]_qfbk = H1_PCON[1];
B1L16 = A1L122 & (A1L116 & H1_PCON[1]_qfbk # !A1L116 & (H1_IE[1])) # !A1L122 & (H1_IE[1]);

--H1_PCON[1] is T8052:inst|T51_Glue:glue51|PCON[1] at LC_X15_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[1] = DFFEAS(B1L16, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L305, , , VCC);


--B1L17 is T8052:inst|IO_RData[1]~8646 at LC_X16_Y11_N5
--operation mode is normal

B1L17 = !A1L45 & (A1L44 & (H1_TCON[1]) # !A1L44 & B1L16);


--L3_Port_Output[1] is T8052:inst|T51_Port:tp2|Port_Output[1] at LC_X16_Y8_N4
--operation mode is normal

L3_Port_Output[1]_lut_out = !J1L305;
L3_Port_Output[1] = DFFEAS(L3_Port_Output[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L18 is T8052:inst|IO_RData[1]~8647 at LC_X16_Y11_N3
--operation mode is normal

B1L18 = A1L46 & (!L3_Port_Output[1]) # !A1L46 & (B1L17 # B1L15);


--B1L19 is T8052:inst|IO_RData[1]~8648 at LC_X16_Y11_N8
--operation mode is normal

B1L19 = !A1L48 & (A1L47 & (!L2_Port_Output[1]) # !A1L47 & B1L18);


--G1L1590 is T8052:inst|T51:core51|SFR_RData~21369 at LC_X18_Y10_N1
--operation mode is normal

G1L1590 = G1L1589 # G1L1582 & (B1L20 # B1L19);


--G1L1591 is T8052:inst|T51:core51|SFR_RData~21370 at LC_X18_Y10_N7
--operation mode is normal

G1L1591 = G1L1579 & (G1L1588 # G1L1590 & G1L1584);


--G1L427 is T8052:inst|T51:core51|add~20614 at LC_X22_Y17_N3
--operation mode is arithmetic

G1L427 = G1_DPL0[1] $ (G1L434);

--G1L428 is T8052:inst|T51:core51|add~20616 at LC_X22_Y17_N3
--operation mode is arithmetic

G1L428_cout_0 = !G1L434 # !G1_DPL0[1];
G1L428 = CARRY(G1L428_cout_0);

--G1L429 is T8052:inst|T51:core51|add~20616COUT1_21134 at LC_X22_Y17_N3
--operation mode is arithmetic

G1L429_cout_1 = !G1L435 # !G1_DPL0[1];
G1L429 = CARRY(G1L429_cout_1);


--G1L1592 is T8052:inst|T51:core51|SFR_RData~21371 at LC_X21_Y16_N1
--operation mode is normal

G1L1592 = A1L42 & !G1_SP[1] # !A1L42 & (G1L1578 & G1L427);


--G1L1593 is T8052:inst|T51:core51|SFR_RData~21372 at LC_X18_Y10_N8
--operation mode is normal

G1L1593 = A1L49 & (G1_B[1]) # !A1L49 & (G1L1591 # G1L1592);


--G1_PSW[1] is T8052:inst|T51:core51|PSW[1] at LC_X16_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_PSW[1]_lut_out = GND;
G1_PSW[1] = DFFEAS(G1_PSW[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1729, J1L305, , , VCC);


--G1_PCC[1] is T8052:inst|T51:core51|PCC[1] at LC_X27_Y10_N3
--operation mode is arithmetic

G1_PCC[1]_lut_out = G1_PC[1] $ !G1L1245;
G1_PCC[1] = DFFEAS(G1_PCC[1]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L542, , , !G1_ICall);

--G1L1248 is T8052:inst|T51:core51|PCC[1]~804 at LC_X27_Y10_N3
--operation mode is arithmetic

G1L1248_cout_0 = !G1_PC[1] & !G1L1245;
G1L1248 = CARRY(G1L1248_cout_0);

--G1L1249 is T8052:inst|T51:core51|PCC[1]~804COUT1_852 at LC_X27_Y10_N3
--operation mode is arithmetic

G1L1249_cout_1 = !G1_PC[1] & !G1L1246;
G1L1249 = CARRY(G1L1249_cout_1);


--G1_PCC[9] is T8052:inst|T51:core51|PCC[9] at LC_X27_Y9_N1
--operation mode is arithmetic

G1_PCC[9]_carry_eqn = (!G1L1265 & G1L1267) # (G1L1265 & G1L1268);
G1_PCC[9]_lut_out = G1_PC[9] $ (!G1_PCC[9]_carry_eqn);
G1_PCC[9] = DFFEAS(G1_PCC[9]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L546, , , !G1_ICall);

--G1L1270 is T8052:inst|T51:core51|PCC[9]~808 at LC_X27_Y9_N1
--operation mode is arithmetic

G1L1270_cout_0 = !G1_PC[9] & (!G1L1267);
G1L1270 = CARRY(G1L1270_cout_0);

--G1L1271 is T8052:inst|T51:core51|PCC[9]~808COUT1_864 at LC_X27_Y9_N1
--operation mode is arithmetic

G1L1271_cout_1 = !G1_PC[9] & (!G1L1268);
G1L1271 = CARRY(G1L1271_cout_1);


--G1L987 is T8052:inst|T51:core51|Mem_Din[1]~960 at LC_X25_Y7_N2
--operation mode is normal

G1L987 = G1_RMux_PCH & (G1_PCC[9]) # !G1_RMux_PCH & J1L305;


--G1L988 is T8052:inst|T51:core51|Mem_Din[1]~961 at LC_X25_Y7_N1
--operation mode is normal

G1L988 = G1_RMux_PCL & (G1_PCC[1]) # !G1_RMux_PCL & (G1L987);


--G1L430 is T8052:inst|T51:core51|add~20619 at LC_X22_Y16_N0
--operation mode is arithmetic

G1L430_carry_eqn = G1L88;
G1L430 = G1_DPH0[0] $ !G1L430_carry_eqn;

--G1L431 is T8052:inst|T51:core51|add~20621 at LC_X22_Y16_N0
--operation mode is arithmetic

G1L431_cout_0 = G1_DPH0[0] & !G1L88;
G1L431 = CARRY(G1L431_cout_0);

--G1L432 is T8052:inst|T51:core51|add~20621COUT1_21144 at LC_X22_Y16_N0
--operation mode is arithmetic

G1L432_cout_1 = G1_DPH0[0] & !G1L88;
G1L432 = CARRY(G1L432_cout_1);


--G1_DPL0[0] is T8052:inst|T51:core51|DPL0[0] at LC_X21_Y16_N4
--operation mode is normal

G1_DPL0[0]_lut_out = G1_INC_DPTR & (!G1_DPL0[0]) # !G1_INC_DPTR & G1L655;
G1_DPL0[0] = DFFEAS(G1_DPL0[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1380, , , !G1_iReady);


--G1L1594 is T8052:inst|T51:core51|SFR_RData~21373 at LC_X21_Y10_N8
--operation mode is normal

G1L1594 = G1L1577 & (G1L430) # !G1L1577 & G1_DPL0[0] & (G1L1576);


--G1_DPH0[0] is T8052:inst|T51:core51|DPH0[0] at LC_X22_Y15_N3
--operation mode is normal

G1_DPH0[0]_lut_out = G1_INC_DPTR & (G1L430) # !G1_INC_DPTR & G1L638;
G1_DPH0[0] = DFFEAS(G1_DPH0[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1387, , , !G1_iReady);


--G1L1595 is T8052:inst|T51:core51|SFR_RData~21374 at LC_X17_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[0]_qfbk = G1_IP[0];
G1L1595 = G1L1575 & G1_DPH0[0] # !G1L1575 & (G1_IP[0]_qfbk & A1L119);

--G1_IP[0] is T8052:inst|T51:core51|IP[0] at LC_X17_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[0] = DFFEAS(G1L1595, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L303, , , VCC);


--L4_Port_Output[0] is T8052:inst|T51_Port:tp3|Port_Output[0] at LC_X26_Y6_N6
--operation mode is normal

L4_Port_Output[0]_lut_out = !J1L303;
L4_Port_Output[0] = DFFEAS(L4_Port_Output[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L9 is T8052:inst|IO_RData[0]~8649 at LC_X17_Y7_N0
--operation mode is normal

B1L9 = A1L117 & A1L121 & G1L791 & !L4_Port_Output[0];


--B1L10 is T8052:inst|IO_RData[0]~8650 at LC_X15_Y10_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[0]_qfbk = H1_PCON[0];
B1L10 = A1L122 & (A1L116 & (H1_PCON[0]_qfbk) # !A1L116 & H1_IE[0]) # !A1L122 & H1_IE[0];

--H1_PCON[0] is T8052:inst|T51_Glue:glue51|PCON[0] at LC_X15_Y10_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[0] = DFFEAS(B1L10, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L303, , , VCC);


--B1L11 is T8052:inst|IO_RData[0]~8651 at LC_X15_Y10_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[0]_qfbk = H1_TCON[0];
B1L11 = !A1L45 & (A1L44 & (H1_TCON[0]_qfbk) # !A1L44 & B1L10);

--H1_TCON[0] is T8052:inst|T51_Glue:glue51|TCON[0] at LC_X15_Y10_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[0] = DFFEAS(B1L11, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L35, J1L303, , , VCC);


--L3_Port_Output[0] is T8052:inst|T51_Port:tp2|Port_Output[0] at LC_X16_Y8_N6
--operation mode is normal

L3_Port_Output[0]_lut_out = !J1L303;
L3_Port_Output[0] = DFFEAS(L3_Port_Output[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L12 is T8052:inst|IO_RData[0]~8652 at LC_X16_Y10_N2
--operation mode is normal

B1L12 = A1L46 & (!L3_Port_Output[0]) # !A1L46 & (B1L11 # B1L9);


--L2_Port_Output[0] is T8052:inst|T51_Port:tp1|Port_Output[0] at LC_X17_Y13_N1
--operation mode is normal

L2_Port_Output[0]_lut_out = !J1L303;
L2_Port_Output[0] = DFFEAS(L2_Port_Output[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P1_Wr, , , , );


--B1L13 is T8052:inst|IO_RData[0]~8653 at LC_X16_Y10_N8
--operation mode is normal

B1L13 = !A1L48 & (A1L47 & (!L2_Port_Output[0]) # !A1L47 & B1L12);


--G1L1596 is T8052:inst|T51:core51|SFR_RData~21375 at LC_X16_Y10_N4
--operation mode is normal

G1L1596 = G1L1595 # G1L1582 & (B1L13 # B1L14);


--G1L1597 is T8052:inst|T51:core51|SFR_RData~21376 at LC_X16_Y10_N5
--operation mode is normal

G1L1597 = G1L1579 & (G1L1594 # G1L1584 & G1L1596);


--G1L434 is T8052:inst|T51:core51|add~20626 at LC_X22_Y17_N2
--operation mode is arithmetic

G1L434_cout_0 = G1_DPL0[0];
G1L434 = CARRY(G1L434_cout_0);

--G1L435 is T8052:inst|T51:core51|add~20626COUT1_21132 at LC_X22_Y17_N2
--operation mode is arithmetic

G1L435_cout_1 = G1_DPL0[0];
G1L435 = CARRY(G1L435_cout_1);


--G1L1598 is T8052:inst|T51:core51|SFR_RData~21377 at LC_X21_Y16_N3
--operation mode is normal

G1L1598 = A1L42 & !G1_SP[0] # !A1L42 & (!G1_DPL0[0] & G1L1578);


--G1L1599 is T8052:inst|T51:core51|SFR_RData~21378 at LC_X16_Y10_N6
--operation mode is normal

G1L1599 = A1L49 & (G1_B[0]) # !A1L49 & (G1L1598 # G1L1597);


--G1L1363 is T8052:inst|T51:core51|PSW0~45 at LC_X14_Y10_N1
--operation mode is normal

G1L1363 = G1_ACC[0] $ (G1_ACC[7]);


--G1L1364 is T8052:inst|T51:core51|PSW0~46 at LC_X14_Y10_N3
--operation mode is normal

G1L1364 = G1_ACC[2] $ G1_ACC[4] $ G1_ACC[5] $ G1_ACC[1];


--G1_PSW0 is T8052:inst|T51:core51|PSW0 at LC_X14_Y10_N8
--operation mode is normal

G1_PSW0 = G1_ACC[6] $ G1L1364 $ G1_ACC[3] $ G1L1363;


--G1_PCC[0] is T8052:inst|T51:core51|PCC[0] at LC_X27_Y10_N2
--operation mode is arithmetic

G1_PCC[0]_lut_out = !G1_PC[0];
G1_PCC[0] = DFFEAS(G1_PCC[0]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L1287, , , !G1_ICall);

--G1L1245 is T8052:inst|T51:core51|PCC[0]~812 at LC_X27_Y10_N2
--operation mode is arithmetic

G1L1245_cout_0 = G1_PC[0];
G1L1245 = CARRY(G1L1245_cout_0);

--G1L1246 is T8052:inst|T51:core51|PCC[0]~812COUT1_850 at LC_X27_Y10_N2
--operation mode is arithmetic

G1L1246_cout_1 = G1_PC[0];
G1L1246 = CARRY(G1L1246_cout_1);


--G1_PCC[8] is T8052:inst|T51:core51|PCC[8] at LC_X27_Y9_N0
--operation mode is arithmetic

G1_PCC[8]_carry_eqn = G1L1265;
G1_PCC[8]_lut_out = G1_PC[8] $ (G1_PCC[8]_carry_eqn);
G1_PCC[8] = DFFEAS(G1_PCC[8]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L550, , , !G1_ICall);

--G1L1267 is T8052:inst|T51:core51|PCC[8]~816 at LC_X27_Y9_N0
--operation mode is arithmetic

G1L1267_cout_0 = G1_PC[8] # !G1L1265;
G1L1267 = CARRY(G1L1267_cout_0);

--G1L1268 is T8052:inst|T51:core51|PCC[8]~816COUT1_862 at LC_X27_Y9_N0
--operation mode is arithmetic

G1L1268_cout_1 = G1_PC[8] # !G1L1265;
G1L1268 = CARRY(G1L1268_cout_1);


--G1L985 is T8052:inst|T51:core51|Mem_Din[0]~962 at LC_X25_Y7_N4
--operation mode is normal

G1L985 = G1_RMux_PCH & G1_PCC[8] # !G1_RMux_PCH & (J1L303);


--G1L986 is T8052:inst|T51:core51|Mem_Din[0]~963 at LC_X25_Y7_N7
--operation mode is normal

G1L986 = G1_RMux_PCL & (G1_PCC[0]) # !G1_RMux_PCL & (G1L985);


--G1_B[5] is T8052:inst|T51:core51|B[5] at LC_X21_Y12_N7
--operation mode is normal

G1_B[5]_lut_out = G1_B_Wr & (Y1L433) # !G1_B_Wr & G1_B[5];
G1_B[5] = DFFEAS(G1_B[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L313, , , G1L1303);


--G1L436 is T8052:inst|T51:core51|add~20629 at LC_X22_Y16_N5
--operation mode is arithmetic

G1L436_carry_eqn = G1L449;
G1L436 = G1_DPH0[5] $ (G1L436_carry_eqn);

--G1L437 is T8052:inst|T51:core51|add~20631 at LC_X22_Y16_N5
--operation mode is arithmetic

G1L437_cout_0 = !G1L449 # !G1_DPH0[5];
G1L437 = CARRY(G1L437_cout_0);

--G1L438 is T8052:inst|T51:core51|add~20631COUT1_21152 at LC_X22_Y16_N5
--operation mode is arithmetic

G1L438_cout_1 = !G1L449 # !G1_DPH0[5];
G1L438 = CARRY(G1L438_cout_1);


--G1_DPL0[5] is T8052:inst|T51:core51|DPL0[5] at LC_X23_Y17_N0
--operation mode is normal

G1_DPL0[5]_lut_out = G1_INC_DPTR & G1L439 # !G1_INC_DPTR & (G1L656);
G1_DPL0[5] = DFFEAS(G1_DPL0[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1385, , , !G1_iReady);


--G1L1600 is T8052:inst|T51:core51|SFR_RData~21379 at LC_X21_Y10_N5
--operation mode is normal

G1L1600 = G1L1577 & (G1L436) # !G1L1577 & G1L1576 & (G1_DPL0[5]);


--G1_DPH0[5] is T8052:inst|T51:core51|DPH0[5] at LC_X22_Y15_N9
--operation mode is normal

G1_DPH0[5]_lut_out = G1_INC_DPTR & (G1L436) # !G1_INC_DPTR & G1L639;
G1_DPH0[5] = DFFEAS(G1_DPH0[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1395, , , !G1_iReady);


--G1L1601 is T8052:inst|T51:core51|SFR_RData~21380 at LC_X17_Y13_N9
--operation mode is normal

G1L1601 = G1L1575 & (G1_DPH0[5]) # !G1L1575 & A1L119 & (G1_IP[5]);


--L4_Port_Output[5] is T8052:inst|T51_Port:tp3|Port_Output[5] at LC_X17_Y7_N3
--operation mode is normal

L4_Port_Output[5]_lut_out = !J1L313;
L4_Port_Output[5] = DFFEAS(L4_Port_Output[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L39 is T8052:inst|IO_RData[5]~8654 at LC_X17_Y7_N2
--operation mode is normal

B1L39 = A1L117 & A1L121 & G1L791 & !L4_Port_Output[5];


--H1_TCON[5] is T8052:inst|T51_Glue:glue51|TCON[5] at LC_X15_Y15_N8
--operation mode is normal

H1_TCON[5]_lut_out = H1L58 & !G1_Int_Acc[1];
H1_TCON[5] = DFFEAS(H1_TCON[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--H1_IE[5] is T8052:inst|T51_Glue:glue51|IE[5] at LC_X15_Y11_N0
--operation mode is normal

H1_IE[5]_lut_out = J1L313;
H1_IE[5] = DFFEAS(H1_IE[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, , , , );


--B1L40 is T8052:inst|IO_RData[5]~8655 at LC_X15_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[5]_qfbk = H1_PCON[5];
B1L40 = A1L122 & (A1L116 & H1_PCON[5]_qfbk # !A1L116 & (H1_IE[5])) # !A1L122 & (H1_IE[5]);

--H1_PCON[5] is T8052:inst|T51_Glue:glue51|PCON[5] at LC_X15_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[5] = DFFEAS(B1L40, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L313, , , VCC);


--B1L41 is T8052:inst|IO_RData[5]~8656 at LC_X15_Y11_N8
--operation mode is normal

B1L41 = !A1L45 & (A1L44 & (H1_TCON[5]) # !A1L44 & B1L40);


--L3_Port_Output[5] is T8052:inst|T51_Port:tp2|Port_Output[5] at LC_X16_Y8_N9
--operation mode is normal

L3_Port_Output[5]_lut_out = !J1L313;
L3_Port_Output[5] = DFFEAS(L3_Port_Output[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L42 is T8052:inst|IO_RData[5]~8657 at LC_X16_Y7_N9
--operation mode is normal

B1L42 = A1L46 & (!L3_Port_Output[5]) # !A1L46 & (B1L41 # B1L39);


--B1L43 is T8052:inst|IO_RData[5]~8658 at LC_X16_Y7_N6
--operation mode is normal

B1L43 = !A1L48 & (A1L47 & !L2_Port_Output[5] # !A1L47 & (B1L42));


--L1_Port_Output[5] is T8052:inst|T51_Port:tp0|Port_Output[5] at LC_X21_Y7_N3
--operation mode is normal

L1_Port_Output[5]_lut_out = !J1L313;
L1_Port_Output[5] = DFFEAS(L1_Port_Output[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--B1L44 is T8052:inst|IO_RData[5]~8659 at LC_X21_Y7_N6
--operation mode is normal

B1L44 = A1L48 & (L1L2 & (!L1_Port_Output[5]) # !L1L2 & SWITCH3);


--G1L1602 is T8052:inst|T51:core51|SFR_RData~21381 at LC_X16_Y7_N4
--operation mode is normal

G1L1602 = G1L1601 # G1L1582 & (B1L43 # B1L44);


--G1L1603 is T8052:inst|T51:core51|SFR_RData~21382 at LC_X16_Y7_N8
--operation mode is normal

G1L1603 = G1L1579 & (G1L1600 # G1L1584 & G1L1602);


--G1L439 is T8052:inst|T51:core51|add~20634 at LC_X22_Y17_N7
--operation mode is arithmetic

G1L439_carry_eqn = (!G1L463 & G1L451) # (G1L463 & G1L452);
G1L439 = G1_DPL0[5] $ G1L439_carry_eqn;

--G1L440 is T8052:inst|T51:core51|add~20636 at LC_X22_Y17_N7
--operation mode is arithmetic

G1L440_cout_0 = !G1L451 # !G1_DPL0[5];
G1L440 = CARRY(G1L440_cout_0);

--G1L441 is T8052:inst|T51:core51|add~20636COUT1_21140 at LC_X22_Y17_N7
--operation mode is arithmetic

G1L441_cout_1 = !G1L452 # !G1_DPL0[5];
G1L441 = CARRY(G1L441_cout_1);


--G1L1604 is T8052:inst|T51:core51|SFR_RData~21383 at LC_X21_Y16_N5
--operation mode is normal

G1L1604 = A1L42 & (G1_SP[5]) # !A1L42 & G1L1578 & (G1L439);


--G1L1605 is T8052:inst|T51:core51|SFR_RData~21384 at LC_X16_Y7_N3
--operation mode is normal

G1L1605 = A1L49 & G1_B[5] # !A1L49 & (G1L1603 # G1L1604);


--G1_PSW[5] is T8052:inst|T51:core51|PSW[5] at LC_X16_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_PSW[5]_lut_out = GND;
G1_PSW[5] = DFFEAS(G1_PSW[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1729, J1L313, , , VCC);


--G1_B[3] is T8052:inst|T51:core51|B[3] at LC_X21_Y8_N8
--operation mode is normal

G1_B[3]_lut_out = G1_B_Wr & Y1L431 # !G1_B_Wr & (G1_B[3]);
G1_B[3] = DFFEAS(G1_B[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L309, , , G1L1303);


--G1L442 is T8052:inst|T51:core51|add~20639 at LC_X22_Y16_N3
--operation mode is arithmetic

G1L442_carry_eqn = (!G1L88 & G1L460) # (G1L88 & G1L461);
G1L442 = G1_DPH0[3] $ G1L442_carry_eqn;

--G1L443 is T8052:inst|T51:core51|add~20641 at LC_X22_Y16_N3
--operation mode is arithmetic

G1L443_cout_0 = !G1L460 # !G1_DPH0[3];
G1L443 = CARRY(G1L443_cout_0);

--G1L444 is T8052:inst|T51:core51|add~20641COUT1_21150 at LC_X22_Y16_N3
--operation mode is arithmetic

G1L444_cout_1 = !G1L461 # !G1_DPH0[3];
G1L444 = CARRY(G1L444_cout_1);


--G1_DPL0[3] is T8052:inst|T51:core51|DPL0[3] at LC_X21_Y17_N5
--operation mode is normal

G1_DPL0[3]_lut_out = G1_INC_DPTR & G1L445 # !G1_INC_DPTR & (G1L657);
G1_DPL0[3] = DFFEAS(G1_DPL0[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1383, , , !G1_iReady);


--G1L1606 is T8052:inst|T51:core51|SFR_RData~21385 at LC_X21_Y10_N2
--operation mode is normal

G1L1606 = G1L1577 & (G1L442) # !G1L1577 & G1L1576 & G1_DPL0[3];


--G1_DPH0[3] is T8052:inst|T51:core51|DPH0[3] at LC_X22_Y14_N1
--operation mode is normal

G1_DPH0[3]_lut_out = G1_INC_DPTR & (G1L442) # !G1_INC_DPTR & G1L640;
G1_DPH0[3] = DFFEAS(G1_DPH0[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1393, , , !G1_iReady);


--G1L1607 is T8052:inst|T51:core51|SFR_RData~21386 at LC_X17_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[3]_qfbk = G1_IP[3];
G1L1607 = G1L1575 & G1_DPH0[3] # !G1L1575 & (G1_IP[3]_qfbk & A1L119);

--G1_IP[3] is T8052:inst|T51:core51|IP[3] at LC_X17_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[3] = DFFEAS(G1L1607, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L309, , , VCC);


--L4_Port_Output[3] is T8052:inst|T51_Port:tp3|Port_Output[3] at LC_X17_Y7_N1
--operation mode is normal

L4_Port_Output[3]_lut_out = !J1L309;
L4_Port_Output[3] = DFFEAS(L4_Port_Output[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L27 is T8052:inst|IO_RData[3]~8660 at LC_X17_Y7_N8
--operation mode is normal

B1L27 = A1L117 & A1L121 & G1L791 & !L4_Port_Output[3];


--H1_TCON[3] is T8052:inst|T51_Glue:glue51|TCON[3] at LC_X15_Y12_N1
--operation mode is normal

H1_TCON[3]_lut_out = H1_TCON[2] & (H1L59 # !H1_Int0_r[1] & H1_Int0_r[0]) # !H1_TCON[2] & (H1_Int0_r[0]);
H1_TCON[3] = DFFEAS(H1_TCON[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--B1L28 is T8052:inst|IO_RData[3]~8661 at LC_X15_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[3]_qfbk = H1_PCON[3];
B1L28 = A1L122 & (A1L116 & H1_PCON[3]_qfbk # !A1L116 & (H1_IE[3])) # !A1L122 & (H1_IE[3]);

--H1_PCON[3] is T8052:inst|T51_Glue:glue51|PCON[3] at LC_X15_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[3] = DFFEAS(B1L28, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L309, , , VCC);


--B1L29 is T8052:inst|IO_RData[3]~8662 at LC_X15_Y11_N1
--operation mode is normal

B1L29 = !A1L45 & (A1L44 & (H1_TCON[3]) # !A1L44 & B1L28);


--L3_Port_Output[3] is T8052:inst|T51_Port:tp2|Port_Output[3] at LC_X16_Y8_N5
--operation mode is normal

L3_Port_Output[3]_lut_out = !J1L309;
L3_Port_Output[3] = DFFEAS(L3_Port_Output[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L30 is T8052:inst|IO_RData[3]~8663 at LC_X16_Y9_N9
--operation mode is normal

B1L30 = A1L46 & (!L3_Port_Output[3]) # !A1L46 & (B1L27 # B1L29);


--B1L31 is T8052:inst|IO_RData[3]~8664 at LC_X16_Y9_N3
--operation mode is normal

B1L31 = !A1L48 & (A1L47 & !L2_Port_Output[3] # !A1L47 & (B1L30));


--L1_Port_Output[3] is T8052:inst|T51_Port:tp0|Port_Output[3] at LC_X21_Y7_N0
--operation mode is normal

L1_Port_Output[3]_lut_out = !J1L309;
L1_Port_Output[3] = DFFEAS(L1_Port_Output[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--G1L1608 is T8052:inst|T51:core51|SFR_RData~21387 at LC_X16_Y9_N2
--operation mode is normal

G1L1608 = G1L1607 # G1L1582 & (B1L31 # B1L32);


--G1L1609 is T8052:inst|T51:core51|SFR_RData~21388 at LC_X16_Y9_N8
--operation mode is normal

G1L1609 = G1L1579 & (G1L1606 # G1L1584 & G1L1608);


--G1L445 is T8052:inst|T51:core51|add~20644 at LC_X22_Y17_N5
--operation mode is arithmetic

G1L445_carry_eqn = G1L463;
G1L445 = G1_DPL0[3] $ G1L445_carry_eqn;

--G1L446 is T8052:inst|T51:core51|add~20646 at LC_X22_Y17_N5
--operation mode is arithmetic

G1L446_cout_0 = !G1L463 # !G1_DPL0[3];
G1L446 = CARRY(G1L446_cout_0);

--G1L447 is T8052:inst|T51:core51|add~20646COUT1_21136 at LC_X22_Y17_N5
--operation mode is arithmetic

G1L447_cout_1 = !G1L463 # !G1_DPL0[3];
G1L447 = CARRY(G1L447_cout_1);


--G1L1610 is T8052:inst|T51:core51|SFR_RData~21389 at LC_X21_Y17_N8
--operation mode is normal

G1L1610 = A1L42 & (G1_SP[3]) # !A1L42 & G1L1578 & G1L445;


--G1L1611 is T8052:inst|T51:core51|SFR_RData~21390 at LC_X16_Y9_N4
--operation mode is normal

G1L1611 = A1L49 & G1_B[3] # !A1L49 & (G1L1609 # G1L1610);


--G1_B[4] is T8052:inst|T51:core51|B[4] at LC_X18_Y11_N6
--operation mode is normal

G1_B[4]_lut_out = G1_B_Wr & (Y1L432) # !G1_B_Wr & G1_B[4];
G1_B[4] = DFFEAS(G1_B[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L311, , , G1L1303);


--G1L448 is T8052:inst|T51:core51|add~20649 at LC_X22_Y16_N4
--operation mode is arithmetic

G1L448_carry_eqn = (!G1L88 & G1L443) # (G1L88 & G1L444);
G1L448 = G1_DPH0[4] $ !G1L448_carry_eqn;

--G1L449 is T8052:inst|T51:core51|add~20651 at LC_X22_Y16_N4
--operation mode is arithmetic

G1L449 = CARRY(G1_DPH0[4] & !G1L444);


--G1_DPL0[4] is T8052:inst|T51:core51|DPL0[4] at LC_X23_Y17_N9
--operation mode is normal

G1_DPL0[4]_lut_out = G1_INC_DPTR & G1L450 # !G1_INC_DPTR & (G1L658);
G1_DPL0[4] = DFFEAS(G1_DPL0[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1384, , , !G1_iReady);


--G1L1612 is T8052:inst|T51:core51|SFR_RData~21391 at LC_X21_Y10_N4
--operation mode is normal

G1L1612 = G1L1577 & (G1L448) # !G1L1577 & G1_DPL0[4] & G1L1576;


--G1_DPH0[4] is T8052:inst|T51:core51|DPH0[4] at LC_X22_Y14_N2
--operation mode is normal

G1_DPH0[4]_lut_out = G1_INC_DPTR & G1L448 # !G1_INC_DPTR & (G1L641);
G1_DPH0[4] = DFFEAS(G1_DPH0[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1396, , , !G1_iReady);


--G1L1613 is T8052:inst|T51:core51|SFR_RData~21392 at LC_X17_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[4]_qfbk = G1_IP[4];
G1L1613 = G1L1575 & G1_DPH0[4] # !G1L1575 & (G1_IP[4]_qfbk & A1L119);

--G1_IP[4] is T8052:inst|T51:core51|IP[4] at LC_X17_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[4] = DFFEAS(G1L1613, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L311, , , VCC);


--L4_Port_Output[4] is T8052:inst|T51_Port:tp3|Port_Output[4] at LC_X17_Y7_N6
--operation mode is normal

L4_Port_Output[4]_lut_out = !J1L311;
L4_Port_Output[4] = DFFEAS(L4_Port_Output[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L33 is T8052:inst|IO_RData[4]~8665 at LC_X17_Y7_N9
--operation mode is normal

B1L33 = A1L117 & A1L121 & G1L791 & !L4_Port_Output[4];


--B1L34 is T8052:inst|IO_RData[4]~8666 at LC_X15_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[4]_qfbk = H1_PCON[4];
B1L34 = A1L116 & (A1L122 & H1_PCON[4]_qfbk # !A1L122 & (H1_IE[4])) # !A1L116 & (H1_IE[4]);

--H1_PCON[4] is T8052:inst|T51_Glue:glue51|PCON[4] at LC_X15_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[4] = DFFEAS(B1L34, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L311, , , VCC);


--B1L35 is T8052:inst|IO_RData[4]~8667 at LC_X15_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[4]_qfbk = H1_TCON[4];
B1L35 = !A1L45 & (A1L44 & (H1_TCON[4]_qfbk) # !A1L44 & B1L34);

--H1_TCON[4] is T8052:inst|T51_Glue:glue51|TCON[4] at LC_X15_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[4] = DFFEAS(B1L35, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L35, J1L311, , , VCC);


--L3_Port_Output[4] is T8052:inst|T51_Port:tp2|Port_Output[4] at LC_X16_Y8_N7
--operation mode is normal

L3_Port_Output[4]_lut_out = !J1L311;
L3_Port_Output[4] = DFFEAS(L3_Port_Output[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L36 is T8052:inst|IO_RData[4]~8668 at LC_X17_Y8_N9
--operation mode is normal

B1L36 = A1L46 & (!L3_Port_Output[4]) # !A1L46 & (B1L33 # B1L35);


--B1L37 is T8052:inst|IO_RData[4]~8669 at LC_X17_Y8_N5
--operation mode is normal

B1L37 = !A1L48 & (A1L47 & !L2_Port_Output[4] # !A1L47 & (B1L36));


--L1_Port_Output[4] is T8052:inst|T51_Port:tp0|Port_Output[4] at LC_X17_Y11_N3
--operation mode is normal

L1_Port_Output[4]_lut_out = !J1L311;
L1_Port_Output[4] = DFFEAS(L1_Port_Output[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--G1L1614 is T8052:inst|T51:core51|SFR_RData~21393 at LC_X17_Y8_N6
--operation mode is normal

G1L1614 = G1L1613 # G1L1582 & (B1L38 # B1L37);


--G1L1615 is T8052:inst|T51:core51|SFR_RData~21394 at LC_X17_Y8_N2
--operation mode is normal

G1L1615 = G1L1579 & (G1L1612 # G1L1584 & G1L1614);


--G1L450 is T8052:inst|T51:core51|add~20654 at LC_X22_Y17_N6
--operation mode is arithmetic

G1L450_carry_eqn = (!G1L463 & G1L446) # (G1L463 & G1L447);
G1L450 = G1_DPL0[4] $ !G1L450_carry_eqn;

--G1L451 is T8052:inst|T51:core51|add~20656 at LC_X22_Y17_N6
--operation mode is arithmetic

G1L451_cout_0 = G1_DPL0[4] & !G1L446;
G1L451 = CARRY(G1L451_cout_0);

--G1L452 is T8052:inst|T51:core51|add~20656COUT1_21138 at LC_X22_Y17_N6
--operation mode is arithmetic

G1L452_cout_1 = G1_DPL0[4] & !G1L447;
G1L452 = CARRY(G1L452_cout_1);


--G1L1616 is T8052:inst|T51:core51|SFR_RData~21395 at LC_X21_Y16_N6
--operation mode is normal

G1L1616 = A1L42 & (G1_SP[4]) # !A1L42 & G1L1578 & (G1L450);


--G1L1617 is T8052:inst|T51:core51|SFR_RData~21396 at LC_X17_Y8_N3
--operation mode is normal

G1L1617 = A1L49 & G1_B[4] # !A1L49 & (G1L1616 # G1L1615);


--G1_PCC[6] is T8052:inst|T51:core51|PCC[6] at LC_X27_Y10_N8
--operation mode is arithmetic

G1_PCC[6]_carry_eqn = (!G1L1251 & G1L1259) # (G1L1251 & G1L1260);
G1_PCC[6]_lut_out = G1_PC[6] $ G1_PCC[6]_carry_eqn;
G1_PCC[6] = DFFEAS(G1_PCC[6]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L554, , , !G1_ICall);

--G1L1262 is T8052:inst|T51:core51|PCC[6]~820 at LC_X27_Y10_N8
--operation mode is arithmetic

G1L1262_cout_0 = G1_PC[6] # !G1L1259;
G1L1262 = CARRY(G1L1262_cout_0);

--G1L1263 is T8052:inst|T51:core51|PCC[6]~820COUT1_860 at LC_X27_Y10_N8
--operation mode is arithmetic

G1L1263_cout_1 = G1_PC[6] # !G1L1260;
G1L1263 = CARRY(G1L1263_cout_1);


--G1_PCC[14] is T8052:inst|T51:core51|PCC[14] at LC_X27_Y9_N6
--operation mode is arithmetic

G1_PCC[14]_carry_eqn = (!G1L1279 & G1L1281) # (G1L1279 & G1L1282);
G1_PCC[14]_lut_out = G1_PC[14] $ (G1_PCC[14]_carry_eqn);
G1_PCC[14] = DFFEAS(G1_PCC[14]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L558, , , !G1_ICall);

--G1L1284 is T8052:inst|T51:core51|PCC[14]~824 at LC_X27_Y9_N6
--operation mode is arithmetic

G1L1284_cout_0 = G1_PC[14] # !G1L1281;
G1L1284 = CARRY(G1L1284_cout_0);

--G1L1285 is T8052:inst|T51:core51|PCC[14]~824COUT1_872 at LC_X27_Y9_N6
--operation mode is arithmetic

G1L1285_cout_1 = G1_PC[14] # !G1L1282;
G1L1285 = CARRY(G1L1285_cout_1);


--G1L997 is T8052:inst|T51:core51|Mem_Din[6]~964 at LC_X24_Y7_N7
--operation mode is normal

G1L997 = G1_RMux_PCH & G1_PCC[14] # !G1_RMux_PCH & (J1L315);


--G1L998 is T8052:inst|T51:core51|Mem_Din[6]~965 at LC_X24_Y7_N3
--operation mode is normal

G1L998 = G1_RMux_PCL & G1_PCC[6] # !G1_RMux_PCL & (G1L997);


--G1_B[6] is T8052:inst|T51:core51|B[6] at LC_X18_Y11_N2
--operation mode is normal

G1_B[6]_lut_out = G1_B_Wr & Y1L434 # !G1_B_Wr & (G1_B[6]);
G1_B[6] = DFFEAS(G1_B[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L315, , , G1L1303);


--G1L453 is T8052:inst|T51:core51|add~20659 at LC_X22_Y16_N6
--operation mode is arithmetic

G1L453_carry_eqn = (!G1L449 & G1L437) # (G1L449 & G1L438);
G1L453 = G1_DPH0[6] $ !G1L453_carry_eqn;

--G1L454 is T8052:inst|T51:core51|add~20661 at LC_X22_Y16_N6
--operation mode is arithmetic

G1L454_cout_0 = G1_DPH0[6] & !G1L437;
G1L454 = CARRY(G1L454_cout_0);

--G1L455 is T8052:inst|T51:core51|add~20661COUT1_21154 at LC_X22_Y16_N6
--operation mode is arithmetic

G1L455_cout_1 = G1_DPH0[6] & !G1L438;
G1L455 = CARRY(G1L455_cout_1);


--G1_DPL0[6] is T8052:inst|T51:core51|DPL0[6] at LC_X22_Y14_N9
--operation mode is normal

G1_DPL0[6]_lut_out = G1_INC_DPTR & G1L456 # !G1_INC_DPTR & (G1L659);
G1_DPL0[6] = DFFEAS(G1_DPL0[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1386, , , !G1_iReady);


--G1L1618 is T8052:inst|T51:core51|SFR_RData~21397 at LC_X21_Y10_N7
--operation mode is normal

G1L1618 = G1L1577 & G1L453 # !G1L1577 & (G1_DPL0[6] & G1L1576);


--G1_DPH0[6] is T8052:inst|T51:core51|DPH0[6] at LC_X22_Y14_N8
--operation mode is normal

G1_DPH0[6]_lut_out = G1_INC_DPTR & G1L453 # !G1_INC_DPTR & (G1L642);
G1_DPH0[6] = DFFEAS(G1_DPH0[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1397, , , !G1_iReady);


--G1L1619 is T8052:inst|T51:core51|SFR_RData~21398 at LC_X17_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[6]_qfbk = G1_IP[6];
G1L1619 = G1L1575 & G1_DPH0[6] # !G1L1575 & (G1_IP[6]_qfbk & A1L119);

--G1_IP[6] is T8052:inst|T51:core51|IP[6] at LC_X17_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[6] = DFFEAS(G1L1619, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L315, , , VCC);


--L4_Port_Output[6] is T8052:inst|T51_Port:tp3|Port_Output[6] at LC_X16_Y8_N0
--operation mode is normal

L4_Port_Output[6]_lut_out = !J1L315;
L4_Port_Output[6] = DFFEAS(L4_Port_Output[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L45 is T8052:inst|IO_RData[6]~8670 at LC_X17_Y7_N4
--operation mode is normal

B1L45 = A1L117 & A1L121 & G1L791 & !L4_Port_Output[6];


--H1_IE[6] is T8052:inst|T51_Glue:glue51|IE[6] at LC_X15_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[6]_lut_out = GND;
H1_IE[6] = DFFEAS(H1_IE[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, J1L315, , , VCC);


--B1L46 is T8052:inst|IO_RData[6]~8671 at LC_X15_Y10_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[6]_qfbk = H1_PCON[6];
B1L46 = A1L122 & (A1L116 & (H1_PCON[6]_qfbk) # !A1L116 & H1_IE[6]) # !A1L122 & H1_IE[6];

--H1_PCON[6] is T8052:inst|T51_Glue:glue51|PCON[6] at LC_X15_Y10_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[6] = DFFEAS(B1L46, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L315, , , VCC);


--B1L47 is T8052:inst|IO_RData[6]~8672 at LC_X15_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[6]_qfbk = H1_TCON[6];
B1L47 = !A1L45 & (A1L44 & H1_TCON[6]_qfbk # !A1L44 & (B1L46));

--H1_TCON[6] is T8052:inst|T51_Glue:glue51|TCON[6] at LC_X15_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[6] = DFFEAS(B1L47, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L35, J1L315, , , VCC);


--L3_Port_Output[6] is T8052:inst|T51_Port:tp2|Port_Output[6] at LC_X16_Y8_N2
--operation mode is normal

L3_Port_Output[6]_lut_out = !J1L315;
L3_Port_Output[6] = DFFEAS(L3_Port_Output[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L48 is T8052:inst|IO_RData[6]~8673 at LC_X17_Y10_N9
--operation mode is normal

B1L48 = A1L46 & (!L3_Port_Output[6]) # !A1L46 & (B1L47 # B1L45);


--B1L49 is T8052:inst|IO_RData[6]~8674 at LC_X17_Y10_N7
--operation mode is normal

B1L49 = !A1L48 & (A1L47 & !L2_Port_Output[6] # !A1L47 & (B1L48));


--L1_Port_Output[6] is T8052:inst|T51_Port:tp0|Port_Output[6] at LC_X21_Y7_N8
--operation mode is normal

L1_Port_Output[6]_lut_out = !J1L315;
L1_Port_Output[6] = DFFEAS(L1_Port_Output[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--B1L50 is T8052:inst|IO_RData[6]~8675 at LC_X21_Y7_N1
--operation mode is normal

B1L50 = A1L48 & (L1L2 & (!L1_Port_Output[6]) # !L1L2 & P0[6]);


--G1L1620 is T8052:inst|T51:core51|SFR_RData~21399 at LC_X17_Y10_N1
--operation mode is normal

G1L1620 = G1L1619 # G1L1582 & (B1L50 # B1L49);


--G1L1621 is T8052:inst|T51:core51|SFR_RData~21400 at LC_X17_Y10_N2
--operation mode is normal

G1L1621 = G1L1579 & (G1L1618 # G1L1584 & G1L1620);


--G1L456 is T8052:inst|T51:core51|add~20664 at LC_X22_Y17_N8
--operation mode is arithmetic

G1L456_carry_eqn = (!G1L463 & G1L440) # (G1L463 & G1L441);
G1L456 = G1_DPL0[6] $ (!G1L456_carry_eqn);

--G1L457 is T8052:inst|T51:core51|add~20666 at LC_X22_Y17_N8
--operation mode is arithmetic

G1L457_cout_0 = G1_DPL0[6] & (!G1L440);
G1L457 = CARRY(G1L457_cout_0);

--G1L458 is T8052:inst|T51:core51|add~20666COUT1_21142 at LC_X22_Y17_N8
--operation mode is arithmetic

G1L458_cout_1 = G1_DPL0[6] & (!G1L441);
G1L458 = CARRY(G1L458_cout_1);


--G1L1622 is T8052:inst|T51:core51|SFR_RData~21401 at LC_X21_Y16_N9
--operation mode is normal

G1L1622 = A1L42 & G1_SP[6] # !A1L42 & (G1L1578 & G1L456);


--G1L1623 is T8052:inst|T51:core51|SFR_RData~21402 at LC_X17_Y10_N3
--operation mode is normal

G1L1623 = A1L49 & (G1_B[6]) # !A1L49 & (G1L1622 # G1L1621);


--G1_PSW[6] is T8052:inst|T51:core51|PSW[6] at LC_X25_Y18_N6
--operation mode is normal

G1_PSW[6]_lut_out = Y1L1 & (Y1L334 $ Y1_Do_A_SUBB) # !Y1L1 & (G1L1373);
G1_PSW[6] = DFFEAS(G1_PSW[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_B[2] is T8052:inst|T51:core51|B[2] at LC_X21_Y8_N2
--operation mode is normal

G1_B[2]_lut_out = G1_B_Wr & (Y1L430) # !G1_B_Wr & G1_B[2];
G1_B[2] = DFFEAS(G1_B[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L307, , , G1L1303);


--G1L459 is T8052:inst|T51:core51|add~20669 at LC_X22_Y16_N2
--operation mode is arithmetic

G1L459_carry_eqn = (!G1L88 & G1L425) # (G1L88 & G1L426);
G1L459 = G1_DPH0[2] $ (!G1L459_carry_eqn);

--G1L460 is T8052:inst|T51:core51|add~20671 at LC_X22_Y16_N2
--operation mode is arithmetic

G1L460_cout_0 = G1_DPH0[2] & (!G1L425);
G1L460 = CARRY(G1L460_cout_0);

--G1L461 is T8052:inst|T51:core51|add~20671COUT1_21148 at LC_X22_Y16_N2
--operation mode is arithmetic

G1L461_cout_1 = G1_DPH0[2] & (!G1L426);
G1L461 = CARRY(G1L461_cout_1);


--G1_DPL0[2] is T8052:inst|T51:core51|DPL0[2] at LC_X23_Y17_N4
--operation mode is normal

G1_DPL0[2]_lut_out = G1_INC_DPTR & G1L462 # !G1_INC_DPTR & (G1L660);
G1_DPL0[2] = DFFEAS(G1_DPL0[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1382, , , !G1_iReady);


--G1L1624 is T8052:inst|T51:core51|SFR_RData~21403 at LC_X21_Y10_N9
--operation mode is normal

G1L1624 = G1L1577 & G1L459 # !G1L1577 & (G1L1576 & G1_DPL0[2]);


--G1_DPH0[2] is T8052:inst|T51:core51|DPH0[2] at LC_X22_Y16_N9
--operation mode is normal

G1_DPH0[2]_lut_out = G1_INC_DPTR & G1L459 # !G1_INC_DPTR & (G1L643);
G1_DPH0[2] = DFFEAS(G1_DPH0[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , G1L1391, , , !G1_iReady);


--G1L1625 is T8052:inst|T51:core51|SFR_RData~21404 at LC_X17_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[2]_qfbk = G1_IP[2];
G1L1625 = G1L1575 & G1_DPH0[2] # !G1L1575 & (G1_IP[2]_qfbk & A1L119);

--G1_IP[2] is T8052:inst|T51:core51|IP[2] at LC_X17_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[2] = DFFEAS(G1L1625, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L307, , , VCC);


--L4_Port_Output[2] is T8052:inst|T51_Port:tp3|Port_Output[2] at LC_X17_Y7_N5
--operation mode is normal

L4_Port_Output[2]_lut_out = !J1L307;
L4_Port_Output[2] = DFFEAS(L4_Port_Output[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P3_Wr, , , , );


--B1L21 is T8052:inst|IO_RData[2]~8676 at LC_X17_Y7_N7
--operation mode is normal

B1L21 = A1L117 & A1L121 & G1L791 & !L4_Port_Output[2];


--B1L22 is T8052:inst|IO_RData[2]~8677 at LC_X15_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[2]_qfbk = H1_PCON[2];
B1L22 = A1L116 & (A1L122 & H1_PCON[2]_qfbk # !A1L122 & (H1_IE[2])) # !A1L116 & (H1_IE[2]);

--H1_PCON[2] is T8052:inst|T51_Glue:glue51|PCON[2] at LC_X15_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_PCON[2] = DFFEAS(B1L22, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L36, J1L307, , , VCC);


--B1L23 is T8052:inst|IO_RData[2]~8678 at LC_X15_Y10_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[2]_qfbk = H1_TCON[2];
B1L23 = !A1L45 & (A1L44 & (H1_TCON[2]_qfbk) # !A1L44 & B1L22);

--H1_TCON[2] is T8052:inst|T51_Glue:glue51|TCON[2] at LC_X15_Y10_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_TCON[2] = DFFEAS(B1L23, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L35, J1L307, , , VCC);


--L3_Port_Output[2] is T8052:inst|T51_Port:tp2|Port_Output[2] at LC_X16_Y8_N3
--operation mode is normal

L3_Port_Output[2]_lut_out = !J1L307;
L3_Port_Output[2] = DFFEAS(L3_Port_Output[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L22, , , , );


--B1L24 is T8052:inst|IO_RData[2]~8679 at LC_X18_Y7_N4
--operation mode is normal

B1L24 = A1L46 & (!L3_Port_Output[2]) # !A1L46 & (B1L21 # B1L23);


--B1L25 is T8052:inst|IO_RData[2]~8680 at LC_X18_Y7_N7
--operation mode is normal

B1L25 = !A1L48 & (A1L47 & !L2_Port_Output[2] # !A1L47 & (B1L24));


--L1_Port_Output[2] is T8052:inst|T51_Port:tp0|Port_Output[2] at LC_X17_Y11_N0
--operation mode is normal

L1_Port_Output[2]_lut_out = !J1L307;
L1_Port_Output[2] = DFFEAS(L1_Port_Output[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_P0_Wr, , , , );


--G1L1626 is T8052:inst|T51:core51|SFR_RData~21405 at LC_X18_Y7_N3
--operation mode is normal

G1L1626 = G1L1625 # G1L1582 & (B1L25 # B1L26);


--G1L1627 is T8052:inst|T51:core51|SFR_RData~21406 at LC_X18_Y7_N8
--operation mode is normal

G1L1627 = G1L1579 & (G1L1624 # G1L1584 & G1L1626);


--G1L462 is T8052:inst|T51:core51|add~20674 at LC_X22_Y17_N4
--operation mode is arithmetic

G1L462 = G1_DPL0[2] $ !G1L428;

--G1L463 is T8052:inst|T51:core51|add~20676 at LC_X22_Y17_N4
--operation mode is arithmetic

G1L463 = CARRY(G1_DPL0[2] & !G1L429);


--G1L1628 is T8052:inst|T51:core51|SFR_RData~21407 at LC_X21_Y16_N2
--operation mode is normal

G1L1628 = A1L42 & !G1_SP[2] # !A1L42 & (G1L1578 & G1L462);


--G1L1629 is T8052:inst|T51:core51|SFR_RData~21408 at LC_X18_Y7_N5
--operation mode is normal

G1L1629 = A1L49 & G1_B[2] # !A1L49 & (G1L1627 # G1L1628);


--G1_PSW[2] is T8052:inst|T51:core51|PSW[2] at LC_X25_Y18_N5
--operation mode is normal

G1_PSW[2]_lut_out = Y1L615 & (Y1_Last_r & G1L1376 # !Y1_Last_r & (G1L1375)) # !Y1L615 & (G1L1375);
G1_PSW[2] = DFFEAS(G1_PSW[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_PCC[2] is T8052:inst|T51:core51|PCC[2] at LC_X27_Y10_N4
--operation mode is arithmetic

G1_PCC[2]_lut_out = G1_PC[2] $ (G1L1248);
G1_PCC[2] = DFFEAS(G1_PCC[2]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L561, , , !G1_ICall);

--G1L1251 is T8052:inst|T51:core51|PCC[2]~828 at LC_X27_Y10_N4
--operation mode is arithmetic

G1L1251 = CARRY(G1_PC[2] # !G1L1249);


--G1_PCC[10] is T8052:inst|T51:core51|PCC[10] at LC_X27_Y9_N2
--operation mode is arithmetic

G1_PCC[10]_carry_eqn = (!G1L1265 & G1L1270) # (G1L1265 & G1L1271);
G1_PCC[10]_lut_out = G1_PC[10] $ (G1_PCC[10]_carry_eqn);
G1_PCC[10] = DFFEAS(G1_PCC[10]_lut_out, GLOBAL(MB1__clk0), VCC, , A1L29, G1L565, , , !G1_ICall);

--G1L1273 is T8052:inst|T51:core51|PCC[10]~832 at LC_X27_Y9_N2
--operation mode is arithmetic

G1L1273_cout_0 = G1_PC[10] # !G1L1270;
G1L1273 = CARRY(G1L1273_cout_0);

--G1L1274 is T8052:inst|T51:core51|PCC[10]~832COUT1_866 at LC_X27_Y9_N2
--operation mode is arithmetic

G1L1274_cout_1 = G1_PC[10] # !G1L1271;
G1L1274 = CARRY(G1L1274_cout_1);


--G1L989 is T8052:inst|T51:core51|Mem_Din[2]~966 at LC_X24_Y7_N2
--operation mode is normal

G1L989 = G1_RMux_PCH & G1_PCC[10] # !G1_RMux_PCH & (J1L307);


--G1L990 is T8052:inst|T51:core51|Mem_Din[2]~967 at LC_X24_Y7_N1
--operation mode is normal

G1L990 = G1_RMux_PCL & G1_PCC[2] # !G1_RMux_PCL & (G1L989);


--Y1L322 is T8052:inst|T51:core51|T51_ALU:alu|add~8107 at LC_X29_Y8_N0
--operation mode is arithmetic

Y1L322_cout_0 = G1L1042;
Y1L322 = CARRY(Y1L322_cout_0);

--Y1L323 is T8052:inst|T51:core51|T51_ALU:alu|add~8107COUT1_8256 at LC_X29_Y8_N0
--operation mode is arithmetic

Y1L323_cout_1 = G1L1042;
Y1L323 = CARRY(Y1L323_cout_1);


--G1L18 is T8052:inst|T51:core51|ACC~4327 at LC_X24_Y9_N5
--operation mode is normal

G1L18 = G1L11 & (B1_mux_sel_r[2] & (B1L110) # !B1_mux_sel_r[2] & W1_q_a[6]);


--Y1L100 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20649 at LC_X35_Y14_N9
--operation mode is normal

Y1L100 = Y1_Do_A_DA & (Y1L265) # !Y1_Do_A_DA & Y1L78 & (Y1L268);


--Y1L101 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20650 at LC_X29_Y13_N7
--operation mode is normal

Y1L101 = Y1L94 # Y1L81 & (Y1L100 # Y1L96);


--Y1L324 is T8052:inst|T51:core51|T51_ALU:alu|add~8110 at LC_X32_Y12_N2
--operation mode is normal

Y1L324 = Y1L256 # Y1L336 & (Y1L104 # Y1L101);


--Y1L43 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~20651 at LC_X32_Y12_N8
--operation mode is normal

Y1L43 = Y1L42 # Y1L20 & (Y1L324 # Y1L264);


--G1L19 is T8052:inst|T51:core51|ACC~4328 at LC_X32_Y12_N9
--operation mode is normal

G1L19 = !G1L1302 & (G1_ACC_Wr & (Y1L43) # !G1_ACC_Wr & G1_ACC[6]);


--G1L20 is T8052:inst|T51:core51|ACC~4329 at LC_X24_Y9_N4
--operation mode is normal

G1L20 = G1L18 # !G1_RAM_Rd_i & (G1L42 # G1L19);


--G1L21 is T8052:inst|T51:core51|ACC~4330 at LC_X24_Y8_N5
--operation mode is normal

G1L21 = G1L11 & (B1_mux_sel_r[2] & (B1L106) # !B1_mux_sel_r[2] & W1_q_a[5]);


--G1L22 is T8052:inst|T51:core51|ACC~4331 at LC_X24_Y8_N6
--operation mode is normal

G1L22 = !G1L1302 & (G1_ACC_Wr & Y1L27 # !G1_ACC_Wr & (G1_ACC[5]));


--G1L23 is T8052:inst|T51:core51|ACC~4332 at LC_X24_Y8_N2
--operation mode is normal

G1L23 = G1L21 # !G1_RAM_Rd_i & (G1L22 # G1L43);


--G1L24 is T8052:inst|T51:core51|ACC~4333 at LC_X24_Y8_N1
--operation mode is normal

G1L24 = G1L11 & (B1_mux_sel_r[2] & B1L98 # !B1_mux_sel_r[2] & (W1_q_a[3]));


--G1L25 is T8052:inst|T51:core51|ACC~4334 at LC_X24_Y8_N3
--operation mode is normal

G1L25 = !G1L1302 & (G1_ACC_Wr & Y1L24 # !G1_ACC_Wr & (G1_ACC[3]));


--G1L26 is T8052:inst|T51:core51|ACC~4335 at LC_X24_Y8_N8
--operation mode is normal

G1L26 = G1L24 # !G1_RAM_Rd_i & (G1L25 # G1L44);


--G1L27 is T8052:inst|T51:core51|ACC~4336 at LC_X25_Y10_N1
--operation mode is normal

G1L27 = G1_ACC_Wr & (Y1L25 # Y1L194 & Y1L20);


--G1L28 is T8052:inst|T51:core51|ACC~4337 at LC_X29_Y15_N0
--operation mode is normal

G1L28 = !G1_ACC_Wr & G1_ACC[4];


--G1L29 is T8052:inst|T51:core51|ACC~4338 at LC_X24_Y9_N3
--operation mode is normal

G1L29 = G1L1302 & J1L311 # !G1L1302 & (G1L27 # G1L28);


--G1L30 is T8052:inst|T51:core51|ACC~4339 at LC_X24_Y9_N6
--operation mode is normal

G1L30 = B1_mux_sel_r[2] & (B1L102) # !B1_mux_sel_r[2] & W1_q_a[4];


--G1L31 is T8052:inst|T51:core51|ACC~4340 at LC_X24_Y9_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_mux_sel_r[3]_qfbk = B1_mux_sel_r[3];
G1L31 = G1_RAM_Rd_i & G1L30 & (!B1_mux_sel_r[3]_qfbk) # !G1_RAM_Rd_i & (G1L29);

--B1_mux_sel_r[3] is T8052:inst|mux_sel_r[3] at LC_X24_Y9_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_mux_sel_r[3] = DFFEAS(G1L31, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , B1_RAM_Addr_r[15], , , VCC);


--G1L32 is T8052:inst|T51:core51|ACC~4341 at LC_X23_Y10_N0
--operation mode is normal

G1L32 = G1L11 & (B1_mux_sel_r[2] & B1L90 # !B1_mux_sel_r[2] & (W1_q_a[1]));


--G1L33 is T8052:inst|T51:core51|ACC~4342 at LC_X24_Y8_N0
--operation mode is normal

G1L33 = !G1L1302 & (G1_ACC_Wr & (Y1L19) # !G1_ACC_Wr & G1_ACC[1]);


--G1L34 is T8052:inst|T51:core51|ACC~4343 at LC_X23_Y10_N1
--operation mode is normal

G1L34 = G1L32 # !G1_RAM_Rd_i & (G1L45 # G1L33);


--G1L35 is T8052:inst|T51:core51|ACC~4344 at LC_X25_Y10_N0
--operation mode is normal

G1L35 = G1_ACC_Wr & (Y1L22 # Y1L20 & Y1L157);


--G1L36 is T8052:inst|T51:core51|ACC~4345 at LC_X25_Y10_N9
--operation mode is normal

G1L36 = G1_ACC[2] & !G1_ACC_Wr;


--G1L37 is T8052:inst|T51:core51|ACC~4346 at LC_X25_Y10_N4
--operation mode is normal

G1L37 = G1L1302 & (J1L307) # !G1L1302 & (G1L36 # G1L35);


--G1L38 is T8052:inst|T51:core51|ACC~4347 at LC_X24_Y9_N2
--operation mode is normal

G1L38 = B1_mux_sel_r[2] & (B1L94) # !B1_mux_sel_r[2] & W1_q_a[2];


--G1L39 is T8052:inst|T51:core51|ACC~4348 at LC_X24_Y9_N7
--operation mode is normal

G1L39 = G1_RAM_Rd_i & G1L38 & (!B1_mux_sel_r[3]) # !G1_RAM_Rd_i & (G1L37);


--A1L144 is rtl~5432 at LC_X32_Y17_N2
--operation mode is normal

A1L144 = !G1_Inst[4] & (G1_Inst[5]);


--Y1L626 is T8052:inst|T51:core51|T51_ALU:alu|process0~2041 at LC_X32_Y14_N1
--operation mode is normal

Y1L626 = G1_Inst[7] & !Y1L619 & (!G1_Inst[4]) # !G1_Inst[7] & (A1L125 & G1_Inst[4]);


--Y1L409 is T8052:inst|T51:core51|T51_ALU:alu|B_i~676 at LC_X30_Y12_N0
--operation mode is normal

Y1L409 = Y1_Do_A_SUBB $ (!Y1L423 & (G1L1047 # Y1L421));


--LB11L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75 at LC_X22_Y12_N1
--operation mode is arithmetic

LB11L4 = GB1L2 $ GB1L9 $ LB11L2;

--LB11L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77 at LC_X22_Y12_N1
--operation mode is arithmetic

LB11L5_cout_0 = GB1L2 & !GB1L9 & !LB11L2 # !GB1L2 & (!LB11L2 # !GB1L9);
LB11L5 = CARRY(LB11L5_cout_0);

--LB11L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77COUT1_125 at LC_X22_Y12_N1
--operation mode is arithmetic

LB11L6_cout_1 = GB1L2 & !GB1L9 & !LB11L3 # !GB1L2 & (!LB11L3 # !GB1L9);
LB11L6 = CARRY(LB11L6_cout_1);


--GB1L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][0]~23 at LC_X21_Y8_N6
--operation mode is normal

GB1L16 = G1_ACC[0] & G1_B[2];


--DB1_Tmp1[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1] at LC_X13_Y12_N7
--operation mode is normal

DB1_Tmp1[1]_lut_out = A1L54 & DB1_Tmp1[1] # !A1L54 & (DB1L131);
DB1_Tmp1[1] = DFFEAS(DB1_Tmp1[1]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[1], , , DB1L104);


--DB1_Cnt[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3] at LC_X12_Y11_N9
--operation mode is normal

DB1_Cnt[3]_lut_out = !DB1L114 & !DB1L109 & (DB1L2 $ DB1_Cnt[3]);
DB1_Cnt[3] = DFFEAS(DB1_Cnt[3]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L52 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~931 at LC_X13_Y12_N2
--operation mode is normal

DB1L52 = DB1_Cnt[3] & (DB1_Div_Q[2]) # !DB1_Cnt[3] & DB1_Tmp1[1];


--DB1L63 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~118 at LC_X14_Y12_N7
--operation mode is normal

DB1L63_carry_eqn = (!DB1L71 & DB1L65) # (DB1L71 & DB1L66);
DB1L63 = G1_ACC[7] & DB1L63_carry_eqn & G1_B[7] # !G1_ACC[7] & (DB1L63_carry_eqn # G1_B[7]);


--A1L145 is rtl~5433 at LC_X18_Y10_N4
--operation mode is normal

A1L145 = G1_ACC[7] & G1_B[7] & (G1_B[1] $ !G1_ACC[1]) # !G1_ACC[7] & !G1_B[7] & (G1_B[1] $ !G1_ACC[1]);


--A1L146 is rtl~5434 at LC_X12_Y10_N0
--operation mode is normal

A1L146 = G1_B[0] & G1_ACC[0] & (G1_ACC[5] $ !G1_B[5]) # !G1_B[0] & !G1_ACC[0] & (G1_ACC[5] $ !G1_B[5]);


--A1L147 is rtl~5435 at LC_X12_Y10_N1
--operation mode is normal

A1L147 = G1_B[3] & G1_ACC[3] & (G1_B[4] $ !G1_ACC[4]) # !G1_B[3] & !G1_ACC[3] & (G1_B[4] $ !G1_ACC[4]);


--A1L148 is rtl~5436 at LC_X14_Y10_N0
--operation mode is normal

A1L148 = G1_ACC[6] & G1_B[6] & (G1_B[2] $ !G1_ACC[2]) # !G1_ACC[6] & !G1_B[6] & (G1_B[2] $ !G1_ACC[2]);


--A1L149 is rtl~5437 at LC_X12_Y10_N9
--operation mode is normal

A1L149 = A1L148 & A1L146 & A1L145 & A1L147;


--Y1L464 is T8052:inst|T51:core51|T51_ALU:alu|DA~55 at LC_X23_Y10_N8
--operation mode is normal

Y1L464 = G1_PSW[6] # G1_ACC[3] & (G1_ACC[1] # G1_ACC[2]);


--Y1L410 is T8052:inst|T51:core51|T51_ALU:alu|B_i~677 at LC_X30_Y12_N7
--operation mode is normal

Y1L410 = Y1L401 $ Y1_Do_A_SUBB;


--Y1L326 is T8052:inst|T51:core51|T51_ALU:alu|add~8113 at LC_X30_Y12_N1
--operation mode is arithmetic

Y1L326_cout_0 = Y1_Do_A_SUBB $ Y1L446;
Y1L326 = CARRY(Y1L326_cout_0);

--Y1L327 is T8052:inst|T51:core51|T51_ALU:alu|add~8113COUT1_8267 at LC_X30_Y12_N1
--operation mode is arithmetic

Y1L327_cout_1 = Y1_Do_A_SUBB $ Y1L446;
Y1L327 = CARRY(Y1L327_cout_1);


--DB1L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~266 at LC_X13_Y13_N8
--operation mode is normal

DB1L1_carry_eqn = (!DB1L19 & DB1L4) # (DB1L19 & DB1L5);
DB1L1 = !DB1L1_carry_eqn;


--DB1L53 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~933 at LC_X13_Y13_N9
--operation mode is normal

DB1L53 = DB1_Cnt[3] & DB1_Div_Q[0] # !DB1_Cnt[3] & (DB1L1);


--LB20L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188 at LC_X24_Y12_N8
--operation mode is arithmetic

LB20L12_carry_eqn = (!LB20L2 & LB20L10) # (LB20L2 & LB20L11);
LB20L12 = LB17L18 $ LB14L7 $ !LB20L12_carry_eqn;

--LB20L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190 at LC_X24_Y12_N8
--operation mode is arithmetic

LB20L13_cout_0 = LB17L18 & (LB14L7 # !LB20L10) # !LB17L18 & LB14L7 & !LB20L10;
LB20L13 = CARRY(LB20L13_cout_0);

--LB20L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190COUT1_244 at LC_X24_Y12_N8
--operation mode is arithmetic

LB20L14_cout_1 = LB17L18 & (LB14L7 # !LB20L11) # !LB17L18 & LB14L7 & !LB20L11;
LB20L14 = CARRY(LB20L14_cout_1);


--DB1_Div_Q[8] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8] at LC_X16_Y12_N0
--operation mode is normal

DB1_Div_Q[8]_lut_out = DB1_Cnt[3] & (DB1_Div_Q[8]) # !DB1_Cnt[3] & DB1L132;
DB1_Div_Q[8] = DFFEAS(DB1_Div_Q[8]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[0], , A1L149, DB1L63);


--Y1L428 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[0]~64 at LC_X24_Y12_N0
--operation mode is normal

Y1L428 = Y1_Do_A_MUL & LB20L12 # !Y1_Do_A_MUL & (DB1_Div_Q[8]);


--G1_B_Wr is T8052:inst|T51:core51|B_Wr at LC_X25_Y10_N6
--operation mode is normal

G1_B_Wr_lut_out = G1L1321 & (G1L1308 # A1L55) # !G1L1321 & G1L936 & (G1L1308 # A1L55);
G1_B_Wr = DFFEAS(G1_B_Wr_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1303 is T8052:inst|T51:core51|process4~6 at LC_X24_Y8_N9
--operation mode is normal

G1L1303 = G1L1307 & (B1_IO_Addr_r[4]);


--LB17L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90 at LC_X23_Y12_N2
--operation mode is arithmetic

LB17L7 = LB11L10 $ LB8L4 $ !LB17L5;

--LB17L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92 at LC_X23_Y12_N2
--operation mode is arithmetic

LB17L8_cout_0 = LB11L10 & (LB8L4 # !LB17L5) # !LB11L10 & LB8L4 & !LB17L5;
LB17L8 = CARRY(LB17L8_cout_0);

--LB17L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92COUT1_144 at LC_X23_Y12_N2
--operation mode is arithmetic

LB17L9_cout_1 = LB11L10 & (LB8L4 # !LB17L6) # !LB11L10 & LB8L4 & !LB17L6;
LB17L9 = CARRY(LB17L9_cout_1);


--GB1L32 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][0]~39 at LC_X24_Y12_N2
--operation mode is normal

GB1L32 = G1_ACC[0] & G1_B[4];


--DB1_Tmp1[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3] at LC_X12_Y14_N6
--operation mode is normal

DB1_Tmp1[3]_lut_out = A1L54 & (DB1_Tmp1[3]) # !A1L54 & DB1L133;
DB1_Tmp1[3] = DFFEAS(DB1_Tmp1[3]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[3], , , DB1L104);


--DB1L54 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~935 at LC_X12_Y12_N1
--operation mode is normal

DB1L54 = DB1_Cnt[3] & DB1_Div_Q[4] # !DB1_Cnt[3] & (DB1_Tmp1[3]);


--Y1L411 is T8052:inst|T51:core51|T51_ALU:alu|B_i~678 at LC_X26_Y10_N3
--operation mode is normal

Y1L411 = Y1L405 $ Y1_Do_A_SUBB;


--Y1L329 is T8052:inst|T51:core51|T51_ALU:alu|add~8118 at LC_X31_Y12_N0
--operation mode is arithmetic

Y1L329_cout_0 = Y1L334;
Y1L329 = CARRY(Y1L329_cout_0);

--Y1L330 is T8052:inst|T51:core51|T51_ALU:alu|add~8118COUT1_8274 at LC_X31_Y12_N0
--operation mode is arithmetic

Y1L330_cout_1 = Y1L334;
Y1L330 = CARRY(Y1L330_cout_1);


--Y1L412 is T8052:inst|T51:core51|T51_ALU:alu|B_i~679 at LC_X26_Y12_N4
--operation mode is normal

Y1L412 = Y1_Do_A_SUBB $ (!Y1L419 & (G1L1044 # Y1L417));


--GB1L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][1]~6 at LC_X22_Y8_N2
--operation mode is normal

GB1L1 = G1_ACC[1] & (G1_B[0]);


--GB1L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][0]~15 at LC_X22_Y12_N9
--operation mode is normal

GB1L8 = G1_B[1] & G1_ACC[0];


--DB1_Tmp1[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0] at LC_X13_Y12_N0
--operation mode is normal

DB1_Tmp1[0]_lut_out = A1L54 & (DB1_Tmp1[0]) # !A1L54 & DB1L134;
DB1_Tmp1[0] = DFFEAS(DB1_Tmp1[0]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[0], , , DB1L104);


--DB1L55 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~937 at LC_X12_Y12_N7
--operation mode is normal

DB1L55 = DB1_Cnt[3] & (DB1_Div_Q[1]) # !DB1_Cnt[3] & DB1_Tmp1[0];


--Y1L413 is T8052:inst|T51:core51|T51_ALU:alu|B_i~680 at LC_X27_Y12_N7
--operation mode is normal

Y1L413 = Y1_Do_A_SUBB $ (!Y1L427 & (Y1L425 # G1L1050));


--LB11L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80 at LC_X22_Y12_N2
--operation mode is arithmetic

LB11L7 = GB1L10 $ GB1L3 $ !LB11L5;

--LB11L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82 at LC_X22_Y12_N2
--operation mode is arithmetic

LB11L8_cout_0 = GB1L10 & (GB1L3 # !LB11L5) # !GB1L10 & GB1L3 & !LB11L5;
LB11L8 = CARRY(LB11L8_cout_0);

--LB11L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82COUT1_127 at LC_X22_Y12_N2
--operation mode is arithmetic

LB11L9_cout_1 = GB1L10 & (GB1L3 # !LB11L6) # !GB1L10 & GB1L3 & !LB11L6;
LB11L9 = CARRY(LB11L9_cout_1);


--LB8L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70 at LC_X23_Y8_N0
--operation mode is arithmetic

LB8L1 = GB1L24 $ GB1L17;

--LB8L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72 at LC_X23_Y8_N0
--operation mode is arithmetic

LB8L2_cout_0 = GB1L24 & GB1L17;
LB8L2 = CARRY(LB8L2_cout_0);

--LB8L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72COUT1_123 at LC_X23_Y8_N0
--operation mode is arithmetic

LB8L3_cout_1 = GB1L24 & GB1L17;
LB8L3 = CARRY(LB8L3_cout_1);


--DB1_Tmp1[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2] at LC_X13_Y12_N9
--operation mode is normal

DB1_Tmp1[2]_lut_out = A1L54 & DB1_Tmp1[2] # !A1L54 & (DB1L135);
DB1_Tmp1[2] = DFFEAS(DB1_Tmp1[2]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[2], , , DB1L104);


--DB1L56 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~939 at LC_X12_Y12_N0
--operation mode is normal

DB1L56 = DB1_Cnt[3] & DB1_Div_Q[3] # !DB1_Cnt[3] & (DB1_Tmp1[2]);


--LB17L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95 at LC_X23_Y12_N3
--operation mode is arithmetic

LB17L10 = LB8L7 $ LB11L13 $ LB17L8;

--LB17L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97 at LC_X23_Y12_N3
--operation mode is arithmetic

LB17L11_cout_0 = LB8L7 & !LB11L13 & !LB17L8 # !LB8L7 & (!LB17L8 # !LB11L13);
LB17L11 = CARRY(LB17L11_cout_0);

--LB17L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97COUT1_146 at LC_X23_Y12_N3
--operation mode is arithmetic

LB17L12_cout_1 = LB8L7 & !LB11L13 & !LB17L9 # !LB8L7 & (!LB17L9 # !LB11L13);
LB17L12 = CARRY(LB17L12_cout_1);


--LB5L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70 at LC_X14_Y11_N0
--operation mode is arithmetic

LB5L1 = GB1L40 $ GB1L33;

--LB5L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72 at LC_X14_Y11_N0
--operation mode is arithmetic

LB5L2_cout_0 = GB1L40 & GB1L33;
LB5L2 = CARRY(LB5L2_cout_0);

--LB5L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72COUT1_123 at LC_X14_Y11_N0
--operation mode is arithmetic

LB5L3_cout_1 = GB1L40 & GB1L33;
LB5L3 = CARRY(LB5L3_cout_1);


--DB1_Tmp1[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4] at LC_X12_Y14_N1
--operation mode is normal

DB1_Tmp1[4]_lut_out = A1L54 & (DB1_Tmp1[4]) # !A1L54 & DB1L136;
DB1_Tmp1[4] = DFFEAS(DB1_Tmp1[4]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[4], , , DB1L104);


--DB1L57 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~941 at LC_X12_Y12_N8
--operation mode is normal

DB1L57 = DB1_Cnt[3] & DB1_Div_Q[5] # !DB1_Cnt[3] & (DB1_Tmp1[4]);


--Y1L465 is T8052:inst|T51:core51|T51_ALU:alu|DA~56 at LC_X18_Y12_N8
--operation mode is normal

Y1L465 = G1_ACC[4] & G1_ACC[3] & (G1_ACC[2] # G1_ACC[1]);


--Y1L466 is T8052:inst|T51:core51|T51_ALU:alu|DA~57 at LC_X18_Y12_N7
--operation mode is normal

Y1L466 = G1_PSW[7] # G1_ACC[7] & (Y1L465 # !A1L101);


--Y1L414 is T8052:inst|T51:core51|T51_ALU:alu|B_i~681 at LC_X29_Y12_N7
--operation mode is normal

Y1L414 = Y1_Do_A_SUBB $ (Y1L406);


--LB17L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 at LC_X23_Y12_N4
--operation mode is arithmetic

LB17L13 = LB8L10 $ LB11L17 $ !LB17L11;

--LB17L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102 at LC_X23_Y12_N4
--operation mode is arithmetic

LB17L14 = CARRY(LB8L10 & (LB11L17 # !LB17L12) # !LB8L10 & LB11L17 & !LB17L12);


--LB14L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80 at LC_X13_Y11_N0
--operation mode is arithmetic

LB14L1 = LB5L4 $ GB1L48;

--LB14L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82 at LC_X13_Y11_N0
--operation mode is arithmetic

LB14L2_cout_0 = LB5L4 & GB1L48;
LB14L2 = CARRY(LB14L2_cout_0);

--LB14L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82COUT1_140 at LC_X13_Y11_N0
--operation mode is arithmetic

LB14L3_cout_1 = LB5L4 & GB1L48;
LB14L3 = CARRY(LB14L3_cout_1);


--DB1_Tmp1[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5] at LC_X12_Y14_N3
--operation mode is normal

DB1_Tmp1[5]_lut_out = A1L54 & (DB1_Tmp1[5]) # !A1L54 & DB1L137;
DB1_Tmp1[5] = DFFEAS(DB1_Tmp1[5]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[5], , , DB1L104);


--DB1L58 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~943 at LC_X11_Y12_N2
--operation mode is normal

DB1L58 = DB1_Cnt[3] & DB1_Div_Q[6] # !DB1_Cnt[3] & (DB1_Tmp1[5]);


--Y1L415 is T8052:inst|T51:core51|T51_ALU:alu|B_i~682 at LC_X29_Y13_N0
--operation mode is normal

Y1L415 = Y1L407 $ Y1_Do_A_SUBB;


--LB17L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105 at LC_X23_Y12_N5
--operation mode is arithmetic

LB17L15_carry_eqn = LB17L14;
LB17L15 = LB11L20 $ LB8L13 $ LB17L15_carry_eqn;

--LB17L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107 at LC_X23_Y12_N5
--operation mode is arithmetic

LB17L16_cout_0 = LB11L20 & !LB8L13 & !LB17L14 # !LB11L20 & (!LB17L14 # !LB8L13);
LB17L16 = CARRY(LB17L16_cout_0);

--LB17L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107COUT1_148 at LC_X23_Y12_N5
--operation mode is arithmetic

LB17L17_cout_1 = LB11L20 & !LB8L13 & !LB17L14 # !LB11L20 & (!LB17L14 # !LB8L13);
LB17L17 = CARRY(LB17L17_cout_1);


--LB14L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85 at LC_X13_Y11_N1
--operation mode is arithmetic

LB14L4 = LB5L7 $ LB2L1 $ LB14L2;

--LB14L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87 at LC_X13_Y11_N1
--operation mode is arithmetic

LB14L5_cout_0 = LB5L7 & !LB2L1 & !LB14L2 # !LB5L7 & (!LB14L2 # !LB2L1);
LB14L5 = CARRY(LB14L5_cout_0);

--LB14L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87COUT1_142 at LC_X13_Y11_N1
--operation mode is arithmetic

LB14L6_cout_1 = LB5L7 & !LB2L1 & !LB14L3 # !LB5L7 & (!LB14L3 # !LB2L1);
LB14L6 = CARRY(LB14L6_cout_1);


--DB1_Tmp1[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6] at LC_X12_Y14_N7
--operation mode is normal

DB1_Tmp1[6]_lut_out = A1L54 & DB1_Tmp1[6] # !A1L54 & (DB1L138);
DB1_Tmp1[6] = DFFEAS(DB1_Tmp1[6]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[6], , , DB1L104);


--DB1L59 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~945 at LC_X12_Y13_N1
--operation mode is normal

DB1L59 = DB1_Cnt[3] & (DB1_Div_Q[7]) # !DB1_Cnt[3] & DB1_Tmp1[6];


--G1L1688 is T8052:inst|T51:core51|SP~2676 at LC_X18_Y18_N1
--operation mode is normal

G1L1688 = G1L1313 & (J1L303) # !G1L1313 & !G1_SP[0];


--G1L1689 is T8052:inst|T51:core51|SP~2677 at LC_X18_Y18_N2
--operation mode is normal

G1L1689 = G1L1687 & (G1L1313 & (J1L303) # !G1L1313 & !G1_SP[0]) # !G1L1687 & !G1_SP[0];


--G1L1690 is T8052:inst|T51:core51|SP~2678 at LC_X18_Y18_N8
--operation mode is normal

G1L1690 = G1L1311 & (G1_SP[0]) # !G1L1311 & (G1L1310 & (G1_SP[0]) # !G1L1310 & G1L1689);


--G1L464 is T8052:inst|T51:core51|add~20679 at LC_X18_Y14_N9
--operation mode is normal

G1L464 = G1L89 & (G1L1313 & (J1L307) # !G1L1313 & !G1_SP[2]);


--G1L465 is T8052:inst|T51:core51|add~20680 at LC_X17_Y14_N2
--operation mode is normal

G1L465 = A1L41 & G1L389 & (G1L936 # G1L1321);


--G1L466 is T8052:inst|T51:core51|add~20681 at LC_X17_Y18_N2
--operation mode is arithmetic

G1L466 = G1_SP[2] $ G1L567;

--G1L467 is T8052:inst|T51:core51|add~20683 at LC_X17_Y18_N2
--operation mode is arithmetic

G1L467_cout_0 = G1_SP[2] & !G1L567;
G1L467 = CARRY(G1L467_cout_0);

--G1L468 is T8052:inst|T51:core51|add~20683COUT1_21211 at LC_X17_Y18_N2
--operation mode is arithmetic

G1L468_cout_1 = G1_SP[2] & !G1L568;
G1L468 = CARRY(G1L468_cout_1);


--G1L469 is T8052:inst|T51:core51|add~20686 at LC_X17_Y18_N9
--operation mode is normal

G1L469 = G1L1309 & G1L74 # !G1L1309 & (G1L466 & G1L897);


--G1L470 is T8052:inst|T51:core51|add~20687 at LC_X17_Y18_N0
--operation mode is normal

G1L470 = !G1L1311 & (G1L1310 & G1L71 # !G1L1310 & (G1L469));


--G1L472 is T8052:inst|T51:core51|add~20691 at LC_X17_Y17_N1
--operation mode is arithmetic

G1L472_cout_0 = !G1_SP[1];
G1L472 = CARRY(G1L472_cout_0);

--G1L473 is T8052:inst|T51:core51|add~20691COUT1_21156 at LC_X17_Y17_N1
--operation mode is arithmetic

G1L473_cout_1 = !G1_SP[1];
G1L473 = CARRY(G1L473_cout_1);


--G1L474 is T8052:inst|T51:core51|add~20694 at LC_X21_Y5_N3
--operation mode is normal

G1L474 = G1L1313 & (J1L305) # !G1L1313 & !G1_SP[1];


--G1L475 is T8052:inst|T51:core51|add~20695 at LC_X18_Y19_N9
--operation mode is normal

G1L475 = G1_PCPaused[0] & A1L38 & (G1L77);


--G1L476 is T8052:inst|T51:core51|add~20696 at LC_X17_Y16_N4
--operation mode is normal

G1L476 = G1_SP[1] & !G1L1310 & (G1L897 # G1L1309);


--G1L477 is T8052:inst|T51:core51|add~20697 at LC_X17_Y15_N8
--operation mode is normal

G1L477 = G1L1311 & (G1L386) # !G1L1311 & (G1L476 # G1L475);


--G1L479 is T8052:inst|T51:core51|add~20701 at LC_X18_Y19_N0
--operation mode is arithmetic

G1L479_cout_0 = !G1_SP[0];
G1L479 = CARRY(G1L479_cout_0);

--G1L480 is T8052:inst|T51:core51|add~20701COUT1_21165 at LC_X18_Y19_N0
--operation mode is arithmetic

G1L480_cout_1 = !G1_SP[0];
G1L480 = CARRY(G1L480_cout_1);


--G1L483 is T8052:inst|T51:core51|add~20706 at LC_X17_Y18_N6
--operation mode is arithmetic

G1L483_carry_eqn = (!G1L97 & G1L413) # (G1L97 & G1L414);
G1L483 = G1_SP[6] $ !G1L483_carry_eqn;

--G1L484 is T8052:inst|T51:core51|add~20708 at LC_X17_Y18_N6
--operation mode is arithmetic

G1L484_cout_0 = !G1_SP[6] & !G1L413;
G1L484 = CARRY(G1L484_cout_0);

--G1L485 is T8052:inst|T51:core51|add~20708COUT1_21216 at LC_X17_Y18_N6
--operation mode is arithmetic

G1L485_cout_1 = !G1_SP[6] & !G1L414;
G1L485 = CARRY(G1L485_cout_1);


--G1L486 is T8052:inst|T51:core51|add~20711 at LC_X17_Y18_N8
--operation mode is normal

G1L486 = G1L1309 & G1L83 # !G1L1309 & (G1L897 & G1L483);


--J1L69 is T8052:inst|T51_TC01:tc01|add~2542 at LC_X23_Y4_N6
--operation mode is arithmetic

J1L69_carry_eqn = (!J1L76 & J1L73) # (J1L76 & J1L74);
J1L69 = J1_Cnt1[14] $ !J1L69_carry_eqn;

--J1L70 is T8052:inst|T51_TC01:tc01|add~2544 at LC_X23_Y4_N6
--operation mode is arithmetic

J1L70_cout_0 = J1_Cnt1[14] & !J1L73;
J1L70 = CARRY(J1L70_cout_0);

--J1L71 is T8052:inst|T51_TC01:tc01|add~2544COUT1_2916 at LC_X23_Y4_N6
--operation mode is arithmetic

J1L71_cout_1 = J1_Cnt1[14] & !J1L74;
J1L71 = CARRY(J1L71_cout_1);


--J1L72 is T8052:inst|T51_TC01:tc01|add~2547 at LC_X23_Y4_N5
--operation mode is arithmetic

J1L72_carry_eqn = J1L76;
J1L72 = J1_Cnt1[13] $ (J1L72_carry_eqn);

--J1L73 is T8052:inst|T51_TC01:tc01|add~2549 at LC_X23_Y4_N5
--operation mode is arithmetic

J1L73_cout_0 = !J1L76 # !J1_Cnt1[13];
J1L73 = CARRY(J1L73_cout_0);

--J1L74 is T8052:inst|T51_TC01:tc01|add~2549COUT1_2914 at LC_X23_Y4_N5
--operation mode is arithmetic

J1L74_cout_1 = !J1L76 # !J1_Cnt1[13];
J1L74 = CARRY(J1L74_cout_1);


--J1L75 is T8052:inst|T51_TC01:tc01|add~2552 at LC_X23_Y4_N4
--operation mode is arithmetic

J1L75_carry_eqn = (!J1L2 & J1L79) # (J1L2 & J1L80);
J1L75 = J1_Cnt1[12] $ !J1L75_carry_eqn;

--J1L76 is T8052:inst|T51_TC01:tc01|add~2554 at LC_X23_Y4_N4
--operation mode is arithmetic

J1L76 = CARRY(J1_Cnt1[12] & !J1L80);


--J1L360 is T8052:inst|T51_TC01:tc01|Cnt1~7130 at LC_X21_Y5_N9
--operation mode is normal

J1L360 = J1_Tick1 & J1L75 # !J1_Tick1 & (J1_Cnt1[12]);


--J1L77 is T8052:inst|T51_TC01:tc01|add~2557 at LC_X22_Y5_N6
--operation mode is normal

J1L77_carry_eqn = (!J1L88 & J1L82) # (J1L88 & J1L83);
J1L77 = J1L77_carry_eqn $ !J1_Cnt1[12];


--J1L361 is T8052:inst|T51_TC01:tc01|Cnt1~7131 at LC_X21_Y5_N2
--operation mode is normal

J1L361 = J1_TMOD[4] & J1L360 # !J1_TMOD[4] & (J1L77);


--J1L78 is T8052:inst|T51_TC01:tc01|add~2562 at LC_X23_Y4_N3
--operation mode is arithmetic

J1L78_carry_eqn = (!J1L2 & J1L85) # (J1L2 & J1L86);
J1L78 = J1_Cnt1[11] $ (J1L78_carry_eqn);

--J1L79 is T8052:inst|T51_TC01:tc01|add~2564 at LC_X23_Y4_N3
--operation mode is arithmetic

J1L79_cout_0 = !J1L85 # !J1_Cnt1[11];
J1L79 = CARRY(J1L79_cout_0);

--J1L80 is T8052:inst|T51_TC01:tc01|add~2564COUT1_2912 at LC_X23_Y4_N3
--operation mode is arithmetic

J1L80_cout_1 = !J1L86 # !J1_Cnt1[11];
J1L80 = CARRY(J1L80_cout_1);


--J1L362 is T8052:inst|T51_TC01:tc01|Cnt1~7132 at LC_X21_Y5_N6
--operation mode is normal

J1L362 = J1_Tick1 & (J1L78) # !J1_Tick1 & (J1_Cnt1[11]);


--J1L81 is T8052:inst|T51_TC01:tc01|add~2567 at LC_X22_Y5_N5
--operation mode is arithmetic

J1L81_carry_eqn = J1L88;
J1L81 = J1_Cnt1[11] $ J1L81_carry_eqn;

--J1L82 is T8052:inst|T51_TC01:tc01|add~2569 at LC_X22_Y5_N5
--operation mode is arithmetic

J1L82_cout_0 = !J1L88 # !J1_Cnt1[11];
J1L82 = CARRY(J1L82_cout_0);

--J1L83 is T8052:inst|T51_TC01:tc01|add~2569COUT1_2945 at LC_X22_Y5_N5
--operation mode is arithmetic

J1L83_cout_1 = !J1L88 # !J1_Cnt1[11];
J1L83 = CARRY(J1L83_cout_1);


--J1L363 is T8052:inst|T51_TC01:tc01|Cnt1~7133 at LC_X21_Y5_N8
--operation mode is normal

J1L363 = J1_TMOD[4] & J1L362 # !J1_TMOD[4] & (J1L81);


--J1L84 is T8052:inst|T51_TC01:tc01|add~2572 at LC_X23_Y4_N2
--operation mode is arithmetic

J1L84_carry_eqn = (!J1L2 & J1L90) # (J1L2 & J1L91);
J1L84 = J1_Cnt1[10] $ !J1L84_carry_eqn;

--J1L85 is T8052:inst|T51_TC01:tc01|add~2574 at LC_X23_Y4_N2
--operation mode is arithmetic

J1L85_cout_0 = J1_Cnt1[10] & !J1L90;
J1L85 = CARRY(J1L85_cout_0);

--J1L86 is T8052:inst|T51_TC01:tc01|add~2574COUT1_2910 at LC_X23_Y4_N2
--operation mode is arithmetic

J1L86_cout_1 = J1_Cnt1[10] & !J1L91;
J1L86 = CARRY(J1L86_cout_1);


--J1L364 is T8052:inst|T51_TC01:tc01|Cnt1~7134 at LC_X23_Y6_N9
--operation mode is normal

J1L364 = J1_Tick1 & J1L84 # !J1_Tick1 & (J1_Cnt1[10]);


--J1L87 is T8052:inst|T51_TC01:tc01|add~2577 at LC_X22_Y5_N4
--operation mode is arithmetic

J1L87_carry_eqn = (!J1L23 & J1L93) # (J1L23 & J1L94);
J1L87 = J1_Cnt1[10] $ (!J1L87_carry_eqn);

--J1L88 is T8052:inst|T51_TC01:tc01|add~2579 at LC_X22_Y5_N4
--operation mode is arithmetic

J1L88 = CARRY(J1_Cnt1[10] & (!J1L94));


--J1L365 is T8052:inst|T51_TC01:tc01|Cnt1~7135 at LC_X22_Y5_N8
--operation mode is normal

J1L365 = J1_TMOD[4] & (J1L364) # !J1_TMOD[4] & J1L87;


--Y1L332 is T8052:inst|T51:core51|T51_ALU:alu|add~8123 at LC_X28_Y6_N0
--operation mode is arithmetic

Y1L332_cout_0 = G1L1042;
Y1L332 = CARRY(Y1L332_cout_0);

--Y1L333 is T8052:inst|T51:core51|T51_ALU:alu|add~8123COUT1_8281 at LC_X28_Y6_N0
--operation mode is arithmetic

Y1L333_cout_1 = G1L1042;
Y1L333 = CARRY(Y1L333_cout_1);


--J1L89 is T8052:inst|T51_TC01:tc01|add~2582 at LC_X23_Y4_N1
--operation mode is arithmetic

J1L89_carry_eqn = (!J1L2 & J1L96) # (J1L2 & J1L97);
J1L89 = J1_Cnt1[9] $ J1L89_carry_eqn;

--J1L90 is T8052:inst|T51_TC01:tc01|add~2584 at LC_X23_Y4_N1
--operation mode is arithmetic

J1L90_cout_0 = !J1L96 # !J1_Cnt1[9];
J1L90 = CARRY(J1L90_cout_0);

--J1L91 is T8052:inst|T51_TC01:tc01|add~2584COUT1_2908 at LC_X23_Y4_N1
--operation mode is arithmetic

J1L91_cout_1 = !J1L97 # !J1_Cnt1[9];
J1L91 = CARRY(J1L91_cout_1);


--J1L366 is T8052:inst|T51_TC01:tc01|Cnt1~7136 at LC_X21_Y5_N4
--operation mode is normal

J1L366 = J1_Tick1 & (J1L89) # !J1_Tick1 & J1_Cnt1[9];


--J1L92 is T8052:inst|T51_TC01:tc01|add~2587 at LC_X22_Y5_N3
--operation mode is arithmetic

J1L92_carry_eqn = (!J1L23 & J1L99) # (J1L23 & J1L100);
J1L92 = J1_Cnt1[9] $ J1L92_carry_eqn;

--J1L93 is T8052:inst|T51_TC01:tc01|add~2589 at LC_X22_Y5_N3
--operation mode is arithmetic

J1L93_cout_0 = !J1L99 # !J1_Cnt1[9];
J1L93 = CARRY(J1L93_cout_0);

--J1L94 is T8052:inst|T51_TC01:tc01|add~2589COUT1_2943 at LC_X22_Y5_N3
--operation mode is arithmetic

J1L94_cout_1 = !J1L100 # !J1_Cnt1[9];
J1L94 = CARRY(J1L94_cout_1);


--J1L367 is T8052:inst|T51_TC01:tc01|Cnt1~7137 at LC_X21_Y5_N5
--operation mode is normal

J1L367 = J1_TMOD[4] & (J1L366) # !J1_TMOD[4] & J1L92;


--RB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LC_X40_Y13_N7
--operation mode is normal

RB1_state[7] = AMPP_FUNCTION(A1L6, RB1_state[6], A1L8, VCC);


--RB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LC_X41_Y13_N8
--operation mode is normal

RB1_state[2] = AMPP_FUNCTION(A1L6, RB1_state[15], RB1_state[1], RB1_state[8], VCC, !A1L8);


--NB3_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6] at LC_X40_Y10_N2
--operation mode is normal

NB3_Q[6] = AMPP_FUNCTION(A1L6, altera_internal_jtag, D1_CLRN_SIGNAL, RB1_state[4], D1_IRSR_ENA);


--D1_CLRN_SIGNAL is sld_hub:sld_hub_inst|CLRN_SIGNAL at LC_X42_Y13_N4
--operation mode is normal

D1_CLRN_SIGNAL = AMPP_FUNCTION(A1L6, NB1_Q[0], RB1_state[1], VCC);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LC_X37_Y9_N2
--operation mode is normal

D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, RB1_state[4], D1_OK_TO_UPDATE_IR_Q, RB1_state[8], VCC);


--D1L24 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~29 at LC_X37_Y9_N9
--operation mode is normal

D1L24 = AMPP_FUNCTION(D1_OK_TO_UPDATE_IR_Q, RB1_state[4], A1L8, D1_jtag_debug_mode_usr1);


--U2_word_counter[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at LC_X39_Y10_N1
--operation mode is normal

U2_word_counter[0] = AMPP_FUNCTION(A1L6, U2_word_counter[0], U2_word_counter[4], U3_clear_signal, R2L73, VCC, R2L71);


--U2_word_counter[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at LC_X38_Y10_N4
--operation mode is normal

U2_word_counter[1] = AMPP_FUNCTION(A1L6, U2L4, D1_jtag_debug_mode_usr1, RB1_state[8], VCC, R2L71);


--U2_word_counter[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at LC_X39_Y10_N2
--operation mode is normal

U2_word_counter[2] = AMPP_FUNCTION(A1L6, U2L7, U2_word_counter[4], U3_clear_signal, R2L73, VCC, R2L71);


--U2_word_counter[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at LC_X39_Y10_N4
--operation mode is normal

U2_word_counter[3] = AMPP_FUNCTION(A1L6, RB1_state[8], U2L10, D1_jtag_debug_mode_usr1, VCC, R2L71);


--U2L14 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~676 at LC_X38_Y10_N9
--operation mode is normal

U2L14 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[3], U2_word_counter[1], U2_word_counter[0]);


--U2L15 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~677 at LC_X37_Y10_N5
--operation mode is normal

U2L15 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[3], U2_word_counter[0]);


--U2_WORD_SR[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at LC_X38_Y10_N5
--operation mode is normal

U2_WORD_SR[1] = AMPP_FUNCTION(A1L6, U2_WORD_SR[2], R2L74, RB1_state[4], U3_clear_signal, VCC, R2L72);


--U2_word_counter[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at LC_X39_Y10_N3
--operation mode is normal

U2_word_counter[4] = AMPP_FUNCTION(A1L6, U3_clear_signal, U2_word_counter[4], U2L13, R2L73, VCC, R2L71);


--U3_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal at LC_X40_Y12_N1
--operation mode is normal

U3_clear_signal = AMPP_FUNCTION(RB1_state[8], D1_jtag_debug_mode_usr1);


--R2L11 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 at LC_X36_Y9_N4
--operation mode is normal

R2L11 = AMPP_FUNCTION(NB4_Q[1], NB4_Q[2], R2L67, RB1_state[4]);


--NB4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[3] at LC_X35_Y9_N9
--operation mode is normal

NB4_Q[3] = AMPP_FUNCTION(A1L6, NB3_Q[3], NB6_Q[3], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--R2_ram_rom_data_shift_cntr_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at LC_X36_Y8_N7
--operation mode is arithmetic

R2_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[1], !NB4_Q[3], R2L70, R2L57, R2L58);

--R2L60 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~41 at LC_X36_Y8_N7
--operation mode is arithmetic

R2L60 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[1], R2L57);

--R2L61 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~41COUT1_61 at LC_X36_Y8_N7
--operation mode is arithmetic

R2L61 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[1], R2L58);


--R2_ram_rom_data_shift_cntr_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at LC_X36_Y8_N6
--operation mode is arithmetic

R2_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[0], R2L11, !NB4_Q[3], R2L70);

--R2L57 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~45 at LC_X36_Y8_N6
--operation mode is arithmetic

R2L57 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[0], R2L11);

--R2L58 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~45COUT1_60 at LC_X36_Y8_N6
--operation mode is arithmetic

R2L58 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[0], R2L11);


--R2_ram_rom_data_shift_cntr_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at LC_X36_Y8_N8
--operation mode is arithmetic

R2_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[2], !NB4_Q[3], R2L70, R2L60, R2L61);

--R2L63 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~49 at LC_X36_Y8_N8
--operation mode is arithmetic

R2L63 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[2], R2L60);

--R2L64 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~49COUT1_63 at LC_X36_Y8_N8
--operation mode is arithmetic

R2L64 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[2], R2L61);


--R2_ram_rom_data_shift_cntr_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] at LC_X36_Y8_N9
--operation mode is normal

R2_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[3], !NB4_Q[3], R2L70, R2L63, R2L64);


--R2L70 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0 at LC_X36_Y9_N8
--operation mode is normal

R2L70 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[0], R2_ram_rom_data_shift_cntr_reg[3], R2_ram_rom_data_shift_cntr_reg[1], R2_ram_rom_data_shift_cntr_reg[2]);


--R2L10 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1 at LC_X36_Y9_N9
--operation mode is normal

R2L10 = AMPP_FUNCTION(NB4_Q[3], R2L70, NB4_Q[1]);


--D1L34 is sld_hub:sld_hub_inst|node_ena~36 at LC_X37_Y9_N8
--operation mode is normal

D1L34 = AMPP_FUNCTION(NB8_Q[1], NB2_Q[0]);


--NB6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[1] at LC_X36_Y10_N3
--operation mode is normal

NB6_Q[1] = AMPP_FUNCTION(A1L6, NB3_Q[1], D1_CLRN_SIGNAL, D1L6);


--NB3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1] at LC_X37_Y11_N2
--operation mode is normal

NB3_Q[1] = AMPP_FUNCTION(A1L6, A1L58, D1L23, NB3_Q[2], R1_ir_loaded_address_reg[0], D1_CLRN_SIGNAL, RB1_state[4], A1L153);


--SB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2] at LC_X39_Y11_N8
--operation mode is normal

SB1_dffe1a[2] = AMPP_FUNCTION(A1L6, NB3_Q[3], NB3_Q[1], NB3_Q[2], D1L32, D1_CLRN_SIGNAL, D1L5);


--D1L25 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~134 at LC_X37_Y12_N0
--operation mode is normal

D1L25 = AMPP_FUNCTION(NB2_Q[0], NB9_Q[0], SB1_dffe1a[2]);


--D1L27 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~135 at LC_X37_Y12_N5
--operation mode is normal

D1L27 = AMPP_FUNCTION(D1L34, RB1_state[5], D1_OK_TO_UPDATE_IR_Q, D1L25);


--NB6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[2] at LC_X36_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB6_Q[2] = AMPP_FUNCTION(A1L6, NB3_Q[2], D1_CLRN_SIGNAL, GND, D1L6);


--NB3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] at LC_X37_Y11_N6
--operation mode is normal

NB3_Q[2] = AMPP_FUNCTION(A1L6, R1_ir_loaded_address_reg[1], D1L23, NB3_Q[3], A1L59, D1_CLRN_SIGNAL, RB1_state[4], A1L153);


--NB6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0] at LC_X36_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB6_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[0], D1_CLRN_SIGNAL, GND, D1L6);


--U3_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC_X40_Y13_N0
--operation mode is normal

U3_WORD_SR[1] = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, A1L167, RB1_state[8], VCC, A1L67);


--U3_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0] at LC_X39_Y14_N8
--operation mode is normal

U3_word_counter[0] = AMPP_FUNCTION(A1L6, U3_clear_signal, A1L168, U3_word_counter[4], U3_word_counter[0], VCC, A1L68);


--U3_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1] at LC_X40_Y14_N9
--operation mode is normal

U3_word_counter[1] = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, RB1_state[8], U3L4, VCC, A1L68);


--U3_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2] at LC_X39_Y14_N6
--operation mode is normal

U3_word_counter[2] = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, U3L7, RB1_state[8], VCC, A1L68);


--U3_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3] at LC_X39_Y14_N7
--operation mode is normal

U3_word_counter[3] = AMPP_FUNCTION(A1L6, U3_clear_signal, A1L168, U3_word_counter[4], U3L10, VCC, A1L68);


--U3L15 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~615 at LC_X40_Y14_N7
--operation mode is normal

U3L15 = AMPP_FUNCTION(U3_word_counter[1], U3_word_counter[3], U3_word_counter[0], U3_word_counter[2]);


--D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LC_X39_Y13_N7
--operation mode is normal

D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L6, A1L150, A1L151, QB1_dffs[0], QB1_dffs[1], RB1_state[0], RB1_state[12]);


--D1L32 is sld_hub:sld_hub_inst|jtag_debug_mode~2 at LC_X39_Y13_N9
--operation mode is normal

D1L32 = AMPP_FUNCTION(D1_jtag_debug_mode_usr0, D1_jtag_debug_mode_usr1);


--NB3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] at LC_X38_Y13_N8
--operation mode is normal

NB3_Q[3] = AMPP_FUNCTION(A1L6, NB3L8, NB3_Q[3], NB3L6, A1L153, D1_CLRN_SIGNAL);


--D1L4 is sld_hub:sld_hub_inst|comb~98 at LC_X36_Y14_N8
--operation mode is normal

D1L4 = AMPP_FUNCTION(RB1_state[3], D1_jtag_debug_mode_usr1, D1_jtag_debug_mode_usr0, RB1_state[4]);


--U1_WORD_SR[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at LC_X40_Y12_N6
--operation mode is normal

U1_WORD_SR[1] = AMPP_FUNCTION(A1L6, U3_clear_signal, U1_WORD_SR[2], RB1_state[4], U1L15, VCC, R1L74);


--U1_word_counter[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at LC_X41_Y12_N0
--operation mode is normal

U1_word_counter[0] = AMPP_FUNCTION(A1L6, U1_word_counter[1], U1_word_counter[0], R1L75, U3_clear_signal, VCC, R1L73);


--U1_word_counter[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at LC_X41_Y12_N2
--operation mode is normal

U1_word_counter[2] = AMPP_FUNCTION(A1L6, U1_word_counter[1], R1L75, U1L4, U3_clear_signal, VCC, R1L73);


--U1_word_counter[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at LC_X41_Y12_N4
--operation mode is normal

U1_word_counter[3] = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, RB1_state[8], U1L7, VCC, R1L73);


--U1_word_counter[4] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at LC_X41_Y12_N3
--operation mode is normal

U1_word_counter[4] = AMPP_FUNCTION(A1L6, U1_word_counter[1], R1L75, U1L10, U3_clear_signal, VCC, R1L73);


--U1L14 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~670 at LC_X40_Y12_N8
--operation mode is normal

U1L14 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[2], U1_word_counter[3], U1_word_counter[4]);


--T2L1 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[0]~80 at LC_X37_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Q1_address_reg_b[0]_qfbk = Q1_address_reg_b[0];
T2L1 = Q1_address_reg_b[0]_qfbk & (Q1M365) # !Q1_address_reg_b[0]_qfbk & Q1M45;

--Q1_address_reg_b[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|address_reg_b[0] at LC_X37_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Q1_address_reg_b[0] = DFFEAS(T2L1, GLOBAL(A1L6), VCC, , , R1_ram_rom_addr_reg[12], , , VCC);


--R1L10 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~48 at LC_X37_Y13_N7
--operation mode is normal

R1L10 = AMPP_FUNCTION(NB5_Q[2], R1L69, RB1_state[4], NB5_Q[1]);


--NB5_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] at LC_X38_Y13_N6
--operation mode is normal

NB5_Q[3] = AMPP_FUNCTION(A1L6, NB7_Q[3], NB3_Q[3], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--R1_ram_rom_data_shift_cntr_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at LC_X38_Y13_N1
--operation mode is arithmetic

R1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_shift_cntr_reg[1], !NB5_Q[3], R1L72, R1L59, R1L60);

--R1L62 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~41 at LC_X38_Y13_N1
--operation mode is arithmetic

R1L62 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[1], R1L59);

--R1L63 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~41COUT1_61 at LC_X38_Y13_N1
--operation mode is arithmetic

R1L63 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[1], R1L60);


--R1_ram_rom_data_shift_cntr_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at LC_X38_Y13_N0
--operation mode is arithmetic

R1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, R1L10, R1_ram_rom_data_shift_cntr_reg[0], !NB5_Q[3], R1L72);

--R1L59 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~45 at LC_X38_Y13_N0
--operation mode is arithmetic

R1L59 = AMPP_FUNCTION(R1L10, R1_ram_rom_data_shift_cntr_reg[0]);

--R1L60 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~45COUT1_60 at LC_X38_Y13_N0
--operation mode is arithmetic

R1L60 = AMPP_FUNCTION(R1L10, R1_ram_rom_data_shift_cntr_reg[0]);


--R1_ram_rom_data_shift_cntr_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at LC_X38_Y13_N2
--operation mode is arithmetic

R1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_shift_cntr_reg[2], !NB5_Q[3], R1L72, R1L62, R1L63);

--R1L65 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~49 at LC_X38_Y13_N2
--operation mode is arithmetic

R1L65 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[2], R1L62);

--R1L66 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~49COUT1_63 at LC_X38_Y13_N2
--operation mode is arithmetic

R1L66 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[2], R1L63);


--R1_ram_rom_data_shift_cntr_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] at LC_X38_Y13_N3
--operation mode is normal

R1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_shift_cntr_reg[3], !NB5_Q[3], R1L72, R1L65, R1L66);


--R1L72 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0 at LC_X36_Y13_N7
--operation mode is normal

R1L72 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[3], R1_ram_rom_data_shift_cntr_reg[1], R1_ram_rom_data_shift_cntr_reg[0], R1_ram_rom_data_shift_cntr_reg[2]);


--R1L9 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1 at LC_X36_Y13_N4
--operation mode is normal

R1L9 = AMPP_FUNCTION(NB5_Q[3], R1L72, NB5_Q[1]);


--D1L35 is sld_hub:sld_hub_inst|node_ena~37 at LC_X39_Y12_N1
--operation mode is normal

D1L35 = AMPP_FUNCTION(NB8_Q[0], NB2_Q[0]);


--NB7_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1] at LC_X38_Y11_N6
--operation mode is normal

NB7_Q[1] = AMPP_FUNCTION(A1L6, NB3_Q[1], D1_CLRN_SIGNAL, D1L7);


--D1L26 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~136 at LC_X37_Y12_N7
--operation mode is normal

D1L26 = AMPP_FUNCTION(D1L35, RB1_state[5], D1_OK_TO_UPDATE_IR_Q, D1L25);


--NB7_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2] at LC_X38_Y11_N4
--operation mode is normal

NB7_Q[2] = AMPP_FUNCTION(A1L6, NB3_Q[2], D1_CLRN_SIGNAL, D1L7);


--NB7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0] at LC_X38_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB7_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[0], D1_CLRN_SIGNAL, GND, D1L7);


--QB1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LC_X38_Y12_N9
--operation mode is normal

QB1_dffs[1] = AMPP_FUNCTION(A1L6, QB1_dffs[2], RB1_state[0], RB1_state[11]);


--QB1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LC_X38_Y12_N3
--operation mode is normal

QB1_dffs[8] = AMPP_FUNCTION(A1L6, QB1_dffs[9], RB1_state[0], RB1_state[11]);


--QB1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LC_X38_Y12_N5
--operation mode is normal

QB1_dffs[7] = AMPP_FUNCTION(A1L6, QB1_dffs[8], RB1_state[0], RB1_state[11]);


--QB1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LC_X38_Y12_N4
--operation mode is normal

QB1_dffs[6] = AMPP_FUNCTION(A1L6, QB1_dffs[7], RB1_state[0], RB1_state[11]);


--A1L150 is rtl~5441 at LC_X38_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

QB1_dffs[9]_qfbk = QB1_dffs[9];
A1L150 = !QB1_dffs[7] & !QB1_dffs[6] & !QB1_dffs[9]_qfbk & !QB1_dffs[8];

--QB1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LC_X38_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

QB1_dffs[9] = AMPP_FUNCTION(A1L6, altera_internal_jtag, RB1_state[0], GND, RB1_state[11]);


--QB1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LC_X38_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

QB1_dffs[2] = AMPP_FUNCTION(A1L6, QB1_dffs[3], RB1_state[0], GND, RB1_state[11]);


--QB1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LC_X38_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

QB1_dffs[5] = AMPP_FUNCTION(A1L6, QB1_dffs[6], RB1_state[0], GND, RB1_state[11]);


--QB1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LC_X38_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

QB1_dffs[4] = AMPP_FUNCTION(A1L6, QB1_dffs[5], RB1_state[0], GND, RB1_state[11]);


--A1L151 is rtl~5442 at LC_X38_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

QB1_dffs[3]_qfbk = QB1_dffs[3];
A1L151 = !QB1_dffs[5] & !QB1_dffs[4] & QB1_dffs[3]_qfbk & QB1_dffs[2];

--QB1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LC_X38_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

QB1_dffs[3] = AMPP_FUNCTION(A1L6, QB1_dffs[4], RB1_state[0], GND, RB1_state[11]);


--QB1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LC_X42_Y13_N6
--operation mode is normal

QB1_dffs[0] = AMPP_FUNCTION(A1L6, QB1_dffs[1], RB1_state[0], RB1_state[11]);


--RB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LC_X40_Y13_N1
--operation mode is normal

RB1_state[0] = AMPP_FUNCTION(A1L6, RB1_state[9], RB1L19, A1L8, RB1_state[0], VCC);


--RB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LC_X41_Y13_N9
--operation mode is normal

RB1_state[12] = AMPP_FUNCTION(A1L6, RB1_state[10], RB1_state[11], VCC, !A1L8);


--R1_is_in_use_reg is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at LC_X38_Y14_N2
--operation mode is normal

R1_is_in_use_reg = AMPP_FUNCTION(A1L6, R1_is_in_use_reg, NB5_Q[4], GND, D1_CLRN_SIGNAL, NB5_Q[0]);


--NB3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] at LC_X37_Y11_N5
--operation mode is normal

NB3_Q[4] = AMPP_FUNCTION(A1L6, NB3L12, NB3_Q[4], A1L153, NB3L10, D1_CLRN_SIGNAL);


--SB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3] at LC_X39_Y11_N9
--operation mode is normal

SB1_dffe1a[3] = AMPP_FUNCTION(A1L6, NB3_Q[3], NB3_Q[1], NB3_Q[2], D1L32, D1_CLRN_SIGNAL, D1L5);


--D1L23 is sld_hub:sld_hub_inst|IR_MUX_SEL[1]~30 at LC_X37_Y11_N8
--operation mode is normal

D1L23 = AMPP_FUNCTION(NB3_Q[6], SB1_dffe1a[3], NB3_Q[4]);


--R2_is_in_use_reg is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at LC_X37_Y11_N3
--operation mode is normal

R2_is_in_use_reg = AMPP_FUNCTION(A1L6, NB4_Q[4], NB4_Q[0], R2_is_in_use_reg, D1_CLRN_SIGNAL);


--NB3_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] at LC_X37_Y11_N7
--operation mode is normal

NB3_Q[5] = AMPP_FUNCTION(A1L6, NB3_Q[6], RB1_state[4], NB3_Q[5], D1_jtag_debug_mode_usr1, D1_CLRN_SIGNAL);


--D1L22 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~31 at LC_X38_Y13_N5
--operation mode is normal

D1L22 = AMPP_FUNCTION(SB1_dffe1a[3], NB3_Q[5], NB3_Q[3]);


--A1L152 is rtl~5443 at LC_X37_Y11_N9
--operation mode is normal

A1L152 = !D1L22 & (SB1_dffe1a[3] & (NB3_Q[4]) # !SB1_dffe1a[3] & NB3_Q[6]);


--A1L57 is rtl~173 at LC_X37_Y11_N1
--operation mode is normal

A1L57 = A1L152 & R2_is_in_use_reg;


--D1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA at LC_X37_Y10_N6
--operation mode is normal

D1_IRSR_ENA = AMPP_FUNCTION(RB1_state[4], RB1_state[3], D1_jtag_debug_mode_usr1);


--A1L153 is rtl~5444 at LC_X37_Y10_N7
--operation mode is normal

A1L153 = D1_IRSR_ENA & (D1L23 # D1L22 # RB1_state[4]);


--H1_P0_Wr is T8052:inst|T51_Glue:glue51|P0_Wr at LC_X18_Y14_N7
--operation mode is normal

H1_P0_Wr = G1L1304 & H1L20 & (!B1_IO_Addr_r[5]);


--G1L489 is T8052:inst|T51:core51|add~20714 at LC_X29_Y10_N9
--operation mode is arithmetic

G1L489_carry_eqn = (!G1L560 & G1L552) # (G1L560 & G1L553);
G1L489 = G1_PC[7] $ !G1L489_carry_eqn;

--G1L490 is T8052:inst|T51:core51|add~20716 at LC_X29_Y10_N9
--operation mode is arithmetic

G1L490 = CARRY(G1_PC[7] & !G1L553);


--G1L491 is T8052:inst|T51:core51|add~20719 at LC_X25_Y9_N4
--operation mode is normal

G1L491 = G1_Inst[1] & (G1L489) # !G1_Inst[1] & G1L262;


--G1L492 is T8052:inst|T51:core51|add~20720 at LC_X29_Y9_N7
--operation mode is normal

G1L492_carry_eqn = (!G1L518 & G1L556) # (G1L518 & G1L557);
G1L492 = G1L492_carry_eqn $ !G1_PC[15];


--G1L493 is T8052:inst|T51:core51|add~20725 at LC_X25_Y9_N5
--operation mode is normal

G1L493 = G1_Inst[1] & (G1L492) # !G1_Inst[1] & G1L354;


--G1L1002 is T8052:inst|T51:core51|Mem_Wr~37 at LC_X26_Y11_N8
--operation mode is normal

G1L1002 = !G1L929 & !A1L35 & !G1L1725 & G1L1300;


--LB20L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193 at LC_X24_Y11_N5
--operation mode is normal

LB20L15_carry_eqn = LB20L28;
LB20L15 = LB14L10 $ (LB20L15_carry_eqn);


--DB1_Div_Q[15] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15] at LC_X14_Y13_N6
--operation mode is normal

DB1_Div_Q[15]_lut_out = DB1_Cnt[3] & DB1_Div_Q[15] # !DB1_Cnt[3] & (DB1L139);
DB1_Div_Q[15] = DFFEAS(DB1_Div_Q[15]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[7], , A1L149, DB1L63);


--Y1L435 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[7]~65 at LC_X22_Y8_N7
--operation mode is normal

Y1L435 = Y1_Do_A_MUL & LB20L15 # !Y1_Do_A_MUL & (DB1_Div_Q[15]);


--G1L1314 is T8052:inst|T51:core51|process5~73 at LC_X18_Y14_N3
--operation mode is normal

G1L1314 = H1L40 & H1L20 & X1_Int_AddrA_r_i[7] & !B1_IO_Addr_r[2];


--G1L1315 is T8052:inst|T51:core51|process6~39 at LC_X21_Y11_N3
--operation mode is normal

G1L1315 = B1_IO_Addr_r[1] & (!B1_IO_Addr_r[0]);


--G1L1377 is T8052:inst|T51:core51|RAM_Addr~2062 at LC_X21_Y17_N9
--operation mode is normal

G1L1377 = G1L1314 & (G1L1315 & J1L317 # !G1L1315 & (G1_DPL0[7])) # !G1L1314 & (G1_DPL0[7]);


--G1L653 is T8052:inst|T51:core51|DPL0~712 at LC_X21_Y17_N1
--operation mode is normal

G1L653 = A1L51 & (A1L35 & G1_Inst2[7] # !A1L35 & (G1L1377)) # !A1L51 & (G1L1377);


--H1L37 is T8052:inst|T51_Glue:glue51|process0~44 at LC_X21_Y11_N1
--operation mode is normal

H1L37 = B1_IO_Addr_r[1] & (B1_IO_Addr_r[0]);


--G1L1378 is T8052:inst|T51:core51|RAM_Addr~2063 at LC_X25_Y17_N5
--operation mode is normal

G1L1378 = G1L1314 & (H1L37 & (J1L317) # !H1L37 & G1_DPH0[7]) # !G1L1314 & (G1_DPH0[7]);


--G1L636 is T8052:inst|T51:core51|DPH0~747 at LC_X25_Y17_N0
--operation mode is normal

G1L636 = A1L51 & (A1L32 & G1_Inst1[7] # !A1L32 & (G1L1378)) # !A1L51 & (G1L1378);


--G1L1322 is T8052:inst|T51:core51|process10~215 at LC_X15_Y9_N3
--operation mode is normal

G1L1322 = B1_IO_Addr_r[3] & !B1_IO_Addr_r[6] & (G1L1304);


--G1L1316 is T8052:inst|T51:core51|process10~0 at LC_X15_Y9_N6
--operation mode is normal

G1L1316 = X1_Int_AddrA_r_i[7] & B1_IO_Addr_r[5] & B1_IO_Addr_r[4] & G1L1322;


--H1L24 is T8052:inst|T51_Glue:glue51|P3_Wr~18 at LC_X15_Y9_N8
--operation mode is normal

H1L24 = B1_IO_Addr_r[4] & !B1_IO_Addr_r[6];


--H1_P3_Wr is T8052:inst|T51_Glue:glue51|P3_Wr at LC_X15_Y9_N9
--operation mode is normal

H1_P3_Wr = !B1_IO_Addr_r[3] & B1_IO_Addr_r[5] & H1L24 & G1L1304;


--J1_OF1 is T8052:inst|T51_TC01:tc01|OF1 at LC_X23_Y6_N3
--operation mode is normal

J1_OF1_lut_out = J1L381 # J1L375 & !J1_TMOD[4] & J1_TMOD[5];
J1_OF1 = DFFEAS(J1_OF1_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--H1L46 is T8052:inst|T51_Glue:glue51|T2CON_Wr~30 at LC_X14_Y9_N0
--operation mode is normal

H1L46 = !B1_IO_Addr_r[5] & (!B1_IO_Addr_r[4]);


--H1L35 is T8052:inst|T51_Glue:glue51|process0~1 at LC_X15_Y9_N1
--operation mode is normal

H1L35 = B1_IO_Addr_r[3] & G1L1304 & H1L46 & !B1_IO_Addr_r[6];


--H1L56 is T8052:inst|T51_Glue:glue51|TCON~949 at LC_X15_Y12_N9
--operation mode is normal

H1L56 = J1_OF1 # H1L35 & (J1L317) # !H1L35 & H1_TCON[7];


--G1_Int_Acc[3] is T8052:inst|T51:core51|Int_Acc[3] at LC_X15_Y12_N3
--operation mode is normal

G1_Int_Acc[3]_lut_out = G1_Int_Trig_r[3] & G1L713 & !G1_Int_Trig_r[2] & !G1_Int_Trig_r[1];
G1_Int_Acc[3] = DFFEAS(G1_Int_Acc[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--H1L36 is T8052:inst|T51_Glue:glue51|process0~2 at LC_X18_Y14_N8
--operation mode is normal

H1L36 = H1L37 & H1L20 & B1_IO_Addr_r[2] & H1L40;


--H1L34 is T8052:inst|T51_Glue:glue51|process0~0 at LC_X15_Y9_N2
--operation mode is normal

H1L34 = B1_IO_Addr_r[5] & !B1_IO_Addr_r[4] & G1L1322;


--H1L22 is T8052:inst|T51_Glue:glue51|P2_Wr~11 at LC_X18_Y14_N6
--operation mode is normal

H1L22 = G1L1304 & H1L20 & (B1_IO_Addr_r[5]);


--G1L494 is T8052:inst|T51:core51|add~20726 at LC_X16_Y16_N1
--operation mode is normal

G1L494 = G1_PCPaused[0] & G1_PCPaused[1];


--DB1L62 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Rdy~142 at LC_X16_Y16_N6
--operation mode is normal

DB1L62 = !A1L149 & DB1L63;


--A1L154 is rtl~5445 at LC_X18_Y11_N8
--operation mode is normal

A1L154 = !G1_B[7] & !G1_B[0];


--A1L155 is rtl~5446 at LC_X18_Y11_N7
--operation mode is normal

A1L155 = !G1_B[4] & !G1_B[3] & !G1_B[6] & !G1_B[2];


--A1L54 is rtl~106 at LC_X18_Y11_N9
--operation mode is normal

A1L54 = !G1_B[1] & A1L154 & A1L155 & !G1_B[5];


--DB1_Old_B[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[4] at LC_X17_Y8_N8
--operation mode is normal

DB1_Old_B[4]_lut_out = G1_B[4];
DB1_Old_B[4] = DFFEAS(DB1_Old_B[4]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L105 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~121 at LC_X25_Y8_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_B[1]_qfbk = DB1_Old_B[1];
DB1L105 = G1_B[4] & (G1_B[1] $ DB1_Old_B[1]_qfbk # !DB1_Old_B[4]) # !G1_B[4] & (DB1_Old_B[4] # G1_B[1] $ DB1_Old_B[1]_qfbk);

--DB1_Old_B[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[1] at LC_X25_Y8_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_B[1] = DFFEAS(DB1L105, GLOBAL(MB1__clk0), VCC, , , G1_B[1], , , VCC);


--DB1_Old_ACC[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[1] at LC_X18_Y10_N6
--operation mode is normal

DB1_Old_ACC[1]_lut_out = G1_ACC[1];
DB1_Old_ACC[1] = DFFEAS(DB1_Old_ACC[1]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L106 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~122 at LC_X25_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[0]_qfbk = DB1_Old_ACC[0];
DB1L106 = G1_ACC[1] & (DB1_Old_ACC[0]_qfbk $ G1_ACC[0] # !DB1_Old_ACC[1]) # !G1_ACC[1] & (DB1_Old_ACC[1] # DB1_Old_ACC[0]_qfbk $ G1_ACC[0]);

--DB1_Old_ACC[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[0] at LC_X25_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[0] = DFFEAS(DB1L106, GLOBAL(MB1__clk0), VCC, , , G1_ACC[0], , , VCC);


--DB1_Old_B[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[2] at LC_X18_Y7_N2
--operation mode is normal

DB1_Old_B[2]_lut_out = G1_B[2];
DB1_Old_B[2] = DFFEAS(DB1_Old_B[2]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L107 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~123 at LC_X25_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_B[0]_qfbk = DB1_Old_B[0];
DB1L107 = G1_B[0] & (G1_B[2] $ DB1_Old_B[2] # !DB1_Old_B[0]_qfbk) # !G1_B[0] & (DB1_Old_B[0]_qfbk # G1_B[2] $ DB1_Old_B[2]);

--DB1_Old_B[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[0] at LC_X25_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_B[0] = DFFEAS(DB1L107, GLOBAL(MB1__clk0), VCC, , , G1_B[0], , , VCC);


--DB1_Old_ACC[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[2] at LC_X18_Y7_N9
--operation mode is normal

DB1_Old_ACC[2]_lut_out = G1_ACC[2];
DB1_Old_ACC[2] = DFFEAS(DB1_Old_ACC[2]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L108 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~124 at LC_X25_Y8_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[3]_qfbk = DB1_Old_ACC[3];
DB1L108 = G1_ACC[2] & (G1_ACC[3] $ DB1_Old_ACC[3]_qfbk # !DB1_Old_ACC[2]) # !G1_ACC[2] & (DB1_Old_ACC[2] # G1_ACC[3] $ DB1_Old_ACC[3]_qfbk);

--DB1_Old_ACC[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[3] at LC_X25_Y8_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[3] = DFFEAS(DB1L108, GLOBAL(MB1__clk0), VCC, , , G1_ACC[3], , , VCC);


--DB1L109 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~125 at LC_X25_Y8_N8
--operation mode is normal

DB1L109 = DB1L106 # DB1L105 # DB1L108 # DB1L107;


--DB1_Old_B[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[5] at LC_X16_Y7_N7
--operation mode is normal

DB1_Old_B[5]_lut_out = G1_B[5];
DB1_Old_B[5] = DFFEAS(DB1_Old_B[5]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L110 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~126 at LC_X12_Y10_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[4]_qfbk = DB1_Old_ACC[4];
DB1L110 = G1_B[5] & (G1_ACC[4] $ DB1_Old_ACC[4]_qfbk # !DB1_Old_B[5]) # !G1_B[5] & (DB1_Old_B[5] # G1_ACC[4] $ DB1_Old_ACC[4]_qfbk);

--DB1_Old_ACC[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[4] at LC_X12_Y10_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[4] = DFFEAS(DB1L110, GLOBAL(MB1__clk0), VCC, , , G1_ACC[4], , , VCC);


--DB1_Old_B[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[3] at LC_X16_Y9_N6
--operation mode is normal

DB1_Old_B[3]_lut_out = G1_B[3];
DB1_Old_B[3] = DFFEAS(DB1_Old_B[3]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L111 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~127 at LC_X12_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[7]_qfbk = DB1_Old_ACC[7];
DB1L111 = G1_B[3] & (G1_ACC[7] $ DB1_Old_ACC[7]_qfbk # !DB1_Old_B[3]) # !G1_B[3] & (DB1_Old_B[3] # G1_ACC[7] $ DB1_Old_ACC[7]_qfbk);

--DB1_Old_ACC[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[7] at LC_X12_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[7] = DFFEAS(DB1L111, GLOBAL(MB1__clk0), VCC, , , G1_ACC[7], , , VCC);


--DB1_Old_B[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[7] at LC_X12_Y10_N3
--operation mode is normal

DB1_Old_B[7]_lut_out = G1_B[7];
DB1_Old_B[7] = DFFEAS(DB1_Old_B[7]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L112 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~128 at LC_X12_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[5]_qfbk = DB1_Old_ACC[5];
DB1L112 = G1_B[7] & (G1_ACC[5] $ DB1_Old_ACC[5]_qfbk # !DB1_Old_B[7]) # !G1_B[7] & (DB1_Old_B[7] # G1_ACC[5] $ DB1_Old_ACC[5]_qfbk);

--DB1_Old_ACC[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[5] at LC_X12_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[5] = DFFEAS(DB1L112, GLOBAL(MB1__clk0), VCC, , , G1_ACC[5], , , VCC);


--DB1_Old_B[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[6] at LC_X17_Y10_N6
--operation mode is normal

DB1_Old_B[6]_lut_out = G1_B[6];
DB1_Old_B[6] = DFFEAS(DB1_Old_B[6]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L113 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~129 at LC_X12_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[6]_qfbk = DB1_Old_ACC[6];
DB1L113 = G1_B[6] & (DB1_Old_ACC[6]_qfbk $ G1_ACC[6] # !DB1_Old_B[6]) # !G1_B[6] & (DB1_Old_B[6] # DB1_Old_ACC[6]_qfbk $ G1_ACC[6]);

--DB1_Old_ACC[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[6] at LC_X12_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Old_ACC[6] = DFFEAS(DB1L113, GLOBAL(MB1__clk0), VCC, , , G1_ACC[6], , , VCC);


--DB1L114 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~130 at LC_X12_Y10_N5
--operation mode is normal

DB1L114 = DB1L110 # DB1L111 # DB1L112 # DB1L113;


--DB1L104 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~0 at LC_X12_Y11_N2
--operation mode is normal

DB1L104 = DB1L109 # DB1L114;


--K1_TCON[7] is T8052:inst|T51_TC2:tc2|TCON[7] at LC_X15_Y14_N5
--operation mode is normal

K1_TCON[7]_lut_out = H1_T2CON_Wr & J1L317 # !H1_T2CON_Wr & (K1_TCON[7] # K1L111);
K1_TCON[7] = DFFEAS(K1_TCON[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--H1L18 is T8052:inst|T51_Glue:glue51|Int_Trig[5]~257 at LC_X15_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[6]_qfbk = K1_TCON[6];
H1L18 = H1_IE[5] & H1_IE[7] & (K1_TCON[7] # K1_TCON[6]_qfbk);

--K1_TCON[6] is T8052:inst|T51_TC2:tc2|TCON[6] at LC_X15_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[6] = DFFEAS(H1L18, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_T2CON_Wr, J1L315, , , VCC);


--M1_SCON[0] is T8052:inst|T51_UART:uart|SCON[0] at LC_X15_Y8_N8
--operation mode is normal

M1_SCON[0]_lut_out = M1L87 # H1_SCON_Wr & (J1L303) # !H1_SCON_Wr & M1_SCON[0];
M1_SCON[0] = DFFEAS(M1_SCON[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_SCON[1] is T8052:inst|T51_UART:uart|SCON[1] at LC_X15_Y8_N5
--operation mode is normal

M1_SCON[1]_lut_out = M1L92 # H1_SCON_Wr & J1L305 # !H1_SCON_Wr & (M1_SCON[1]);
M1_SCON[1] = DFFEAS(M1_SCON[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--H1L17 is T8052:inst|T51_Glue:glue51|Int_Trig[4]~258 at LC_X15_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[4]_qfbk = H1_IE[4];
H1L17 = H1_IE[7] & H1_IE[4]_qfbk & (M1_SCON[0] # M1_SCON[1]);

--H1_IE[4] is T8052:inst|T51_Glue:glue51|IE[4] at LC_X15_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[4] = DFFEAS(H1L17, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, J1L311, , , VCC);


--A1L156 is rtl~5447 at LC_X17_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[5]_qfbk = G1_IP[5];
A1L156 = H1L18 & !G1_IP[5]_qfbk & (!G1_IP[4] # !H1L17) # !H1L18 & (!G1_IP[4] # !H1L17);

--G1_IP[5] is T8052:inst|T51:core51|IP[5] at LC_X17_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_IP[5] = DFFEAS(A1L156, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1316, J1L313, , , VCC);


--H1L13 is T8052:inst|T51_Glue:glue51|Int_Trig[0]~259 at LC_X15_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[7]_qfbk = H1_IE[7];
H1L13 = H1_IE[7]_qfbk & (H1_TCON[0] & (H1_TCON[1]) # !H1_TCON[0] & H1_Int0_r[1]);

--H1_IE[7] is T8052:inst|T51_Glue:glue51|IE[7] at LC_X15_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[7] = DFFEAS(H1L13, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, J1L317, , , VCC);


--G1L1317 is T8052:inst|T51:core51|process10~2 at LC_X15_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[1]_qfbk = H1_IE[1];
G1L1317 = H1_IE[7] & G1_IP[1] & H1_IE[1]_qfbk & H1_TCON[5];

--H1_IE[1] is T8052:inst|T51_Glue:glue51|IE[1] at LC_X15_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[1] = DFFEAS(G1L1317, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, J1L305, , , VCC);


--A1L157 is rtl~5448 at LC_X15_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[0]_qfbk = H1_IE[0];
A1L157 = !G1L1317 & (!H1_IE[0]_qfbk # !H1L13 # !G1_IP[0]);

--H1_IE[0] is T8052:inst|T51_Glue:glue51|IE[0] at LC_X15_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[0] = DFFEAS(A1L157, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, J1L303, , , VCC);


--H1L15 is T8052:inst|T51_Glue:glue51|Int_Trig[2]~260 at LC_X15_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_Int0_r[1]_qfbk = H1_Int0_r[1];
H1L15 = H1_IE[7] & (H1_TCON[2] & (H1_TCON[3]) # !H1_TCON[2] & H1_Int0_r[1]_qfbk);

--H1_Int0_r[1] is T8052:inst|T51_Glue:glue51|Int0_r[1] at LC_X15_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_Int0_r[1] = DFFEAS(H1L15, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , H1_Int0_r[0], , , VCC);


--G1L1318 is T8052:inst|T51:core51|process10~4 at LC_X16_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[3]_qfbk = H1_IE[3];
G1L1318 = H1_IE[7] & H1_TCON[7] & H1_IE[3]_qfbk & G1_IP[3];

--H1_IE[3] is T8052:inst|T51_Glue:glue51|IE[3] at LC_X16_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[3] = DFFEAS(G1L1318, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, J1L309, , , VCC);


--A1L158 is rtl~5449 at LC_X17_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[2]_qfbk = H1_IE[2];
A1L158 = !G1L1318 & (!H1L15 # !H1_IE[2]_qfbk # !G1_IP[2]);

--H1_IE[2] is T8052:inst|T51_Glue:glue51|IE[2] at LC_X17_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_IE[2] = DFFEAS(A1L158, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L34, J1L307, , , VCC);


--G1_HPInt is T8052:inst|T51:core51|HPInt at LC_X15_Y13_N4
--operation mode is normal

G1_HPInt_lut_out = G1_HPInt & !A1L60 # !G1_HPInt & (!G1_IPending & !G1L669);
G1_HPInt = DFFEAS(G1_HPInt_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L1323 is T8052:inst|T51:core51|process10~216 at LC_X16_Y14_N2
--operation mode is normal

G1L1323 = !G1_ICall & !G1_IPending & (!G1_HPInt);


--G1L1319 is T8052:inst|T51:core51|process10~10 at LC_X16_Y14_N8
--operation mode is normal

G1L1319 = A1L157 & A1L158 & A1L156 # !G1L1323;


--G1_LPInt is T8052:inst|T51:core51|LPInt at LC_X15_Y13_N2
--operation mode is normal

G1_LPInt_lut_out = G1L939 # G1L1319 & !G1L1320 & !A1L60;
G1_LPInt = DFFEAS(G1_LPInt_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--A1L159 is rtl~5450 at LC_X17_Y14_N7
--operation mode is normal

A1L159 = H1L15 & !H1_IE[2] & (!H1_IE[0] # !H1L13) # !H1L15 & (!H1_IE[0] # !H1L13);


--H1L14 is T8052:inst|T51_Glue:glue51|Int_Trig[1]~261 at LC_X15_Y11_N4
--operation mode is normal

H1L14 = H1_TCON[5] & (H1_IE[7] & H1_IE[1]);


--H1L16 is T8052:inst|T51_Glue:glue51|Int_Trig[3]~262 at LC_X16_Y14_N3
--operation mode is normal

H1L16 = H1_TCON[7] & H1_IE[7] & H1_IE[3];


--A1L160 is rtl~5451 at LC_X16_Y14_N5
--operation mode is normal

A1L160 = !H1L17 & !H1L14 & !H1L18 & !H1L16;


--G1L1320 is T8052:inst|T51:core51|process10~14 at LC_X17_Y14_N8
--operation mode is normal

G1L1320 = G1_LPInt # A1L160 & A1L159 # !G1L1323;


--B1_RAM_Addr_r[14] is T8052:inst|RAM_Addr_r[14] at LC_X25_Y9_N9
--operation mode is normal

B1_RAM_Addr_r[14]_lut_out = G1_INC_DPTR & G1L453 # !G1_INC_DPTR & (G1L1397);
B1_RAM_Addr_r[14] = DFFEAS(B1_RAM_Addr_r[14]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , B1L85, G1L1398, , , G1_Inst[1]);


--J1L95 is T8052:inst|T51_TC01:tc01|add~2592 at LC_X23_Y4_N0
--operation mode is arithmetic

J1L95_carry_eqn = J1L2;
J1L95 = J1_Cnt1[8] $ !J1L95_carry_eqn;

--J1L96 is T8052:inst|T51_TC01:tc01|add~2594 at LC_X23_Y4_N0
--operation mode is arithmetic

J1L96_cout_0 = J1_Cnt1[8] & !J1L2;
J1L96 = CARRY(J1L96_cout_0);

--J1L97 is T8052:inst|T51_TC01:tc01|add~2594COUT1_2906 at LC_X23_Y4_N0
--operation mode is arithmetic

J1L97_cout_1 = J1_Cnt1[8] & !J1L2;
J1L97 = CARRY(J1L97_cout_1);


--J1L368 is T8052:inst|T51_TC01:tc01|Cnt1~7138 at LC_X22_Y4_N2
--operation mode is normal

J1L368 = J1_Tick1 & J1L95 # !J1_Tick1 & (J1_Cnt1[8]);


--J1L98 is T8052:inst|T51_TC01:tc01|add~2597 at LC_X22_Y5_N2
--operation mode is arithmetic

J1L98_carry_eqn = (!J1L23 & J1L5) # (J1L23 & J1L6);
J1L98 = J1_Cnt1[8] $ !J1L98_carry_eqn;

--J1L99 is T8052:inst|T51_TC01:tc01|add~2599 at LC_X22_Y5_N2
--operation mode is arithmetic

J1L99_cout_0 = J1_Cnt1[8] & !J1L5;
J1L99 = CARRY(J1L99_cout_0);

--J1L100 is T8052:inst|T51_TC01:tc01|add~2599COUT1_2941 at LC_X22_Y5_N2
--operation mode is arithmetic

J1L100_cout_1 = J1_Cnt1[8] & !J1L6;
J1L100 = CARRY(J1L100_cout_1);


--J1L369 is T8052:inst|T51_TC01:tc01|Cnt1~7139 at LC_X22_Y4_N0
--operation mode is normal

J1L369 = J1_TMOD[4] & (J1L368) # !J1_TMOD[4] & J1L98;


--M1_Prescaler[0] is T8052:inst|T51_UART:uart|Prescaler[0] at LC_X14_Y14_N3
--operation mode is normal

M1_Prescaler[0]_lut_out = !M1_Prescaler[0];
M1_Prescaler[0] = DFFEAS(M1_Prescaler[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Prescaler[1] is T8052:inst|T51_TC01:tc01|Prescaler[1] at LC_X14_Y14_N1
--operation mode is normal

J1_Prescaler[1]_lut_out = J1_Prescaler[1] $ (M1_Prescaler[0]);
J1_Prescaler[1] = DFFEAS(J1_Prescaler[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Prescaler[3] is T8052:inst|T51_TC01:tc01|Prescaler[3] at LC_X14_Y14_N2
--operation mode is normal

J1_Prescaler[3]_lut_out = J1_Prescaler[3] & (!J1_Prescaler[1] # !M1_Prescaler[0]) # !J1_Prescaler[3] & M1_Prescaler[0] & J1_Prescaler[2] & J1_Prescaler[1];
J1_Prescaler[3] = DFFEAS(J1_Prescaler[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Prescaler[2] is T8052:inst|T51_TC01:tc01|Prescaler[2] at LC_X14_Y14_N7
--operation mode is normal

J1_Prescaler[2]_lut_out = M1_Prescaler[0] & (J1_Prescaler[2] & (!J1_Prescaler[1]) # !J1_Prescaler[2] & !J1_Prescaler[3] & J1_Prescaler[1]) # !M1_Prescaler[0] & (J1_Prescaler[2]);
J1_Prescaler[2] = DFFEAS(J1_Prescaler[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_P2R[7] is T8052:inst|T51:core51|P2R[7] at LC_X24_Y17_N6
--operation mode is normal

G1_P2R[7]_lut_out = !G1L1379;
G1_P2R[7] = DFFEAS(G1_P2R[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1379 is T8052:inst|T51:core51|RAM_Addr~2064 at LC_X24_Y17_N2
--operation mode is normal

G1L1379 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L317 # !H1L22 & (!G1_P2R[7])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[7]);


--D1L33 is sld_hub:sld_hub_inst|jtag_debug_mode~171 at LC_X40_Y13_N2
--operation mode is normal

D1L33 = AMPP_FUNCTION(RB1_state[2], A1L8, RB1_state[12]);


--RB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LC_X41_Y13_N7
--operation mode is normal

RB1_state[15] = AMPP_FUNCTION(A1L6, RB1_state[12], RB1_state[14], VCC, !A1L8);


--SB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1] at LC_X39_Y11_N7
--operation mode is normal

SB1_dffe1a[1] = AMPP_FUNCTION(A1L6, NB3_Q[3], NB3_Q[1], NB3_Q[2], D1L32, D1_CLRN_SIGNAL, D1L5);


--D1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~32 at LC_X39_Y12_N2
--operation mode is normal

D1L1 = AMPP_FUNCTION(SB1_dffe1a[2], D1_OK_TO_UPDATE_IR_Q, SB1_dffe1a[1], RB1_state[8]);


--G1L1380 is T8052:inst|T51:core51|RAM_Addr~2065 at LC_X23_Y17_N5
--operation mode is normal

G1L1380 = G1L1315 & (G1L1314 & (J1L303) # !G1L1314 & G1_DPL0[0]) # !G1L1315 & G1_DPL0[0];


--G1L1381 is T8052:inst|T51:core51|RAM_Addr~2066 at LC_X25_Y17_N6
--operation mode is normal

G1L1381 = G1L1314 & (G1L1315 & J1L305 # !G1L1315 & (G1_DPL0[1])) # !G1L1314 & (G1_DPL0[1]);


--G1L1382 is T8052:inst|T51:core51|RAM_Addr~2067 at LC_X23_Y17_N1
--operation mode is normal

G1L1382 = G1L1314 & (G1L1315 & J1L307 # !G1L1315 & (G1_DPL0[2])) # !G1L1314 & (G1_DPL0[2]);


--G1L1383 is T8052:inst|T51:core51|RAM_Addr~2068 at LC_X21_Y17_N7
--operation mode is normal

G1L1383 = G1L1314 & (G1L1315 & (J1L309) # !G1L1315 & G1_DPL0[3]) # !G1L1314 & G1_DPL0[3];


--G1L1384 is T8052:inst|T51:core51|RAM_Addr~2069 at LC_X23_Y17_N7
--operation mode is normal

G1L1384 = G1L1315 & (G1L1314 & (J1L311) # !G1L1314 & G1_DPL0[4]) # !G1L1315 & G1_DPL0[4];


--G1L1385 is T8052:inst|T51:core51|RAM_Addr~2070 at LC_X23_Y17_N2
--operation mode is normal

G1L1385 = G1L1314 & (G1L1315 & J1L313 # !G1L1315 & (G1_DPL0[5])) # !G1L1314 & (G1_DPL0[5]);


--G1L1386 is T8052:inst|T51:core51|RAM_Addr~2071 at LC_X21_Y11_N9
--operation mode is normal

G1L1386 = G1L1315 & (G1L1314 & J1L315 # !G1L1314 & (G1_DPL0[6])) # !G1L1315 & (G1_DPL0[6]);


--G1L1387 is T8052:inst|T51:core51|RAM_Addr~2072 at LC_X22_Y15_N0
--operation mode is normal

G1L1387 = H1L37 & (G1L1314 & (J1L303) # !G1L1314 & G1_DPH0[0]) # !H1L37 & G1_DPH0[0];


--G1_P2R[0] is T8052:inst|T51:core51|P2R[0] at LC_X21_Y14_N5
--operation mode is normal

G1_P2R[0]_lut_out = !G1L1388;
G1_P2R[0] = DFFEAS(G1_P2R[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1388 is T8052:inst|T51:core51|RAM_Addr~2073 at LC_X21_Y14_N4
--operation mode is normal

G1L1388 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L303 # !H1L22 & (!G1_P2R[0])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[0]);


--G1L1389 is T8052:inst|T51:core51|RAM_Addr~2074 at LC_X25_Y17_N8
--operation mode is normal

G1L1389 = G1L1314 & (H1L37 & J1L305 # !H1L37 & (G1_DPH0[1])) # !G1L1314 & (G1_DPH0[1]);


--G1_P2R[1] is T8052:inst|T51:core51|P2R[1] at LC_X21_Y14_N3
--operation mode is normal

G1_P2R[1]_lut_out = !G1L1390;
G1_P2R[1] = DFFEAS(G1_P2R[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1390 is T8052:inst|T51:core51|RAM_Addr~2075 at LC_X21_Y14_N2
--operation mode is normal

G1L1390 = X1_Int_AddrA_r_i[7] & (H1L22 & (J1L305) # !H1L22 & !G1_P2R[1]) # !X1_Int_AddrA_r_i[7] & !G1_P2R[1];


--G1L1391 is T8052:inst|T51:core51|RAM_Addr~2076 at LC_X22_Y15_N4
--operation mode is normal

G1L1391 = G1L1314 & (H1L37 & (J1L307) # !H1L37 & G1_DPH0[2]) # !G1L1314 & G1_DPH0[2];


--G1_P2R[2] is T8052:inst|T51:core51|P2R[2] at LC_X21_Y14_N1
--operation mode is normal

G1_P2R[2]_lut_out = !G1L1392;
G1_P2R[2] = DFFEAS(G1_P2R[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1392 is T8052:inst|T51:core51|RAM_Addr~2077 at LC_X18_Y14_N4
--operation mode is normal

G1L1392 = H1L22 & (X1_Int_AddrA_r_i[7] & (J1L307) # !X1_Int_AddrA_r_i[7] & !G1_P2R[2]) # !H1L22 & (!G1_P2R[2]);


--G1L1393 is T8052:inst|T51:core51|RAM_Addr~2078 at LC_X22_Y14_N4
--operation mode is normal

G1L1393 = G1L1314 & (H1L37 & (J1L309) # !H1L37 & G1_DPH0[3]) # !G1L1314 & G1_DPH0[3];


--G1_P2R[3] is T8052:inst|T51:core51|P2R[3] at LC_X25_Y9_N0
--operation mode is normal

G1_P2R[3]_lut_out = !G1L1394;
G1_P2R[3] = DFFEAS(G1_P2R[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1394 is T8052:inst|T51:core51|RAM_Addr~2079 at LC_X25_Y9_N7
--operation mode is normal

G1L1394 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L309 # !H1L22 & (!G1_P2R[3])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[3]);


--R2L68 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~26 at LC_X35_Y10_N1
--operation mode is normal

R2L68 = AMPP_FUNCTION(R2L67, NB4_Q[2]);


--R2L69 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~27 at LC_X36_Y9_N7
--operation mode is normal

R2L69 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[2], R2_ram_rom_data_shift_cntr_reg[3], R2_ram_rom_data_shift_cntr_reg[0], NB4_Q[1]);


--R2_ram_rom_incr_addr is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr at LC_X35_Y10_N2
--operation mode is normal

R2_ram_rom_incr_addr = AMPP_FUNCTION(R2L69, R2_ram_rom_data_shift_cntr_reg[1], RB1_state[8], R2L68);


--R2L9 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~14 at LC_X35_Y9_N6
--operation mode is normal

R2L9 = AMPP_FUNCTION(R2L67, NB4_Q[3], RB1_state[4]);


--R1L8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~16 at LC_X37_Y13_N6
--operation mode is normal

R1L8 = AMPP_FUNCTION(RB1_state[4], R1L69, NB5_Q[3]);


--G1L1088 is T8052:inst|T51:core51|OPC[12]~3 at LC_X23_Y18_N4
--operation mode is normal

G1L1088 = !G1L1324 & !G1L929 & !G1L1725 & A1L29;


--A1L161 is rtl~5454 at LC_X23_Y18_N1
--operation mode is normal

A1L161 = G1L1321 # !G1L1320 # !G1L1319;


--A1L162 is rtl~5455 at LC_X23_Y18_N2
--operation mode is normal

A1L162 = A1L161 & !G1L929 & (!G1L1725);


--A1L163 is rtl~5459 at LC_X17_Y14_N1
--operation mode is normal

A1L163 = H1L15 & !G1L1321 & H1_IE[2];


--T2L5 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[4]~81 at LC_X36_Y13_N2
--operation mode is normal

T2L5 = Q1_address_reg_b[0] & Q1M525 # !Q1_address_reg_b[0] & (Q1M205);


--R1L70 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~26 at LC_X37_Y13_N5
--operation mode is normal

R1L70 = AMPP_FUNCTION(NB5_Q[2], R1L69);


--R1L71 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~27 at LC_X37_Y13_N4
--operation mode is normal

R1L71 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[3], R1_ram_rom_data_shift_cntr_reg[2], R1_ram_rom_data_shift_cntr_reg[0], NB5_Q[1]);


--R1_ram_rom_incr_addr is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr at LC_X37_Y13_N8
--operation mode is normal

R1_ram_rom_incr_addr = AMPP_FUNCTION(RB1_state[8], R1L70, R1L71, R1_ram_rom_data_shift_cntr_reg[1]);


--G1L495 is T8052:inst|T51:core51|add~20727 at LC_X26_Y14_N5
--operation mode is arithmetic

G1L495_carry_eqn = G1L104;
G1L495 = G1_DPH0[5] $ (G1L495_carry_eqn);

--G1L496 is T8052:inst|T51:core51|add~20729 at LC_X26_Y14_N5
--operation mode is arithmetic

G1L496_cout_0 = !G1L104 # !G1_DPH0[5];
G1L496 = CARRY(G1L496_cout_0);

--G1L497 is T8052:inst|T51:core51|add~20729COUT1_21008 at LC_X26_Y14_N5
--operation mode is arithmetic

G1L497_cout_1 = !G1L104 # !G1_DPH0[5];
G1L497 = CARRY(G1L497_cout_1);


--G1L498 is T8052:inst|T51:core51|add~20732 at LC_X29_Y14_N5
--operation mode is arithmetic

G1L498_carry_eqn = G1L106;
G1L498 = G1_OPC[13] $ G1L498_carry_eqn;

--G1L499 is T8052:inst|T51:core51|add~20734 at LC_X29_Y14_N5
--operation mode is arithmetic

G1L499_cout_0 = !G1L106 # !G1_OPC[13];
G1L499 = CARRY(G1L499_cout_0);

--G1L500 is T8052:inst|T51:core51|add~20734COUT1_21032 at LC_X29_Y14_N5
--operation mode is arithmetic

G1L500_cout_1 = !G1L106 # !G1_OPC[13];
G1L500 = CARRY(G1L500_cout_1);


--G1L501 is T8052:inst|T51:core51|add~20737 at LC_X26_Y16_N5
--operation mode is arithmetic

G1L501_carry_eqn = G1L123;
G1L501 = G1_DPH0[5] $ G1_ACC[7] $ G1L501_carry_eqn;

--G1L502 is T8052:inst|T51:core51|add~20739 at LC_X26_Y16_N5
--operation mode is arithmetic

G1L502_cout_0 = G1_DPH0[5] & !G1_ACC[7] & !G1L123 # !G1_DPH0[5] & (!G1L123 # !G1_ACC[7]);
G1L502 = CARRY(G1L502_cout_0);

--G1L503 is T8052:inst|T51:core51|add~20739COUT1_21104 at LC_X26_Y16_N5
--operation mode is arithmetic

G1L503_cout_1 = G1_DPH0[5] & !G1_ACC[7] & !G1L123 # !G1_DPH0[5] & (!G1L123 # !G1_ACC[7]);
G1L503 = CARRY(G1L503_cout_1);


--G1L504 is T8052:inst|T51:core51|add~20742 at LC_X28_Y16_N5
--operation mode is arithmetic

G1L504_carry_eqn = G1L108;
G1L504 = G1_Inst2[7] $ A1L164 $ G1L504_carry_eqn;

--G1L505 is T8052:inst|T51:core51|add~20744 at LC_X28_Y16_N5
--operation mode is arithmetic

G1L505_cout_0 = G1_Inst2[7] & !A1L164 & !G1L108 # !G1_Inst2[7] & (!G1L108 # !A1L164);
G1L505 = CARRY(G1L505_cout_0);

--G1L506 is T8052:inst|T51:core51|add~20744COUT1_21128 at LC_X28_Y16_N5
--operation mode is arithmetic

G1L506_cout_1 = G1_Inst2[7] & !A1L164 & !G1L108 # !G1_Inst2[7] & (!G1L108 # !A1L164);
G1L506 = CARRY(G1L506_cout_1);


--G1L507 is T8052:inst|T51:core51|add~20747 at LC_X29_Y16_N5
--operation mode is arithmetic

G1L507_carry_eqn = G1L114;
G1L507 = G1_Inst1[7] $ A1L164 $ G1L507_carry_eqn;

--G1L508 is T8052:inst|T51:core51|add~20749 at LC_X29_Y16_N5
--operation mode is arithmetic

G1L508_cout_0 = G1_Inst1[7] & !A1L164 & !G1L114 # !G1_Inst1[7] & (!G1L114 # !A1L164);
G1L508 = CARRY(G1L508_cout_0);

--G1L509 is T8052:inst|T51:core51|add~20749COUT1_21056 at LC_X29_Y16_N5
--operation mode is arithmetic

G1L509_cout_1 = G1_Inst1[7] & !A1L164 & !G1L114 # !G1_Inst1[7] & (!G1L114 # !A1L164);
G1L509 = CARRY(G1L509_cout_1);


--G1L510 is T8052:inst|T51:core51|add~20752 at LC_X28_Y9_N5
--operation mode is arithmetic

G1L510_carry_eqn = G1L117;
G1L510 = A1L164 $ (G1L510_carry_eqn);

--G1L511 is T8052:inst|T51:core51|add~20754 at LC_X28_Y9_N5
--operation mode is arithmetic

G1L511_cout_0 = !G1L117 # !A1L164;
G1L511 = CARRY(G1L511_cout_0);

--G1L512 is T8052:inst|T51:core51|add~20754COUT1_21080 at LC_X28_Y9_N5
--operation mode is arithmetic

G1L512_cout_1 = !G1L117 # !A1L164;
G1L512 = CARRY(G1L512_cout_1);


--G1L513 is T8052:inst|T51:core51|add~20757 at LC_X29_Y10_N6
--operation mode is arithmetic

G1L513_carry_eqn = (!G1L560 & G1L524) # (G1L560 & G1L525);
G1L513 = G1_PC[4] $ (G1L513_carry_eqn);

--G1L514 is T8052:inst|T51:core51|add~20759 at LC_X29_Y10_N6
--operation mode is arithmetic

G1L514_cout_0 = !G1L524 # !G1_PC[4];
G1L514 = CARRY(G1L514_cout_0);

--G1L515 is T8052:inst|T51:core51|add~20759COUT1_21191 at LC_X29_Y10_N6
--operation mode is arithmetic

G1L515_cout_1 = !G1L525 # !G1_PC[4];
G1L515 = CARRY(G1L515_cout_1);


--G1L516 is T8052:inst|T51:core51|add~20762 at LC_X25_Y9_N6
--operation mode is normal

G1L516 = G1_Inst[1] & (G1L513) # !G1_Inst[1] & G1L211;


--G1L517 is T8052:inst|T51:core51|add~20763 at LC_X29_Y9_N4
--operation mode is arithmetic

G1L517_carry_eqn = (!G1L490 & G1L528) # (G1L490 & G1L529);
G1L517 = G1_PC[12] $ (G1L517_carry_eqn);

--G1L518 is T8052:inst|T51:core51|add~20765 at LC_X29_Y9_N4
--operation mode is arithmetic

G1L518 = CARRY(!G1L529 # !G1_PC[12]);


--G1L519 is T8052:inst|T51:core51|add~20768 at LC_X30_Y10_N0
--operation mode is normal

G1L519 = G1_Inst[1] & (G1L517) # !G1_Inst[1] & G1L116;


--G1L521 is T8052:inst|T51:core51|add~20771 at LC_X17_Y15_N0
--operation mode is arithmetic

G1L521_cout_0 = !G1_SP[0];
G1L521 = CARRY(G1L521_cout_0);

--G1L522 is T8052:inst|T51:core51|add~20771COUT1_21176 at LC_X17_Y15_N0
--operation mode is arithmetic

G1L522_cout_1 = !G1_SP[0];
G1L522 = CARRY(G1L522_cout_1);


--T2L4 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[3]~82 at LC_X35_Y15_N2
--operation mode is normal

T2L4 = Q1_address_reg_b[0] & (Q1M485) # !Q1_address_reg_b[0] & Q1M165;


--G1L523 is T8052:inst|T51:core51|add~20774 at LC_X29_Y10_N5
--operation mode is arithmetic

G1L523_carry_eqn = G1L560;
G1L523 = G1_PC[3] $ (!G1L523_carry_eqn);

--G1L524 is T8052:inst|T51:core51|add~20776 at LC_X29_Y10_N5
--operation mode is arithmetic

G1L524_cout_0 = G1_PC[3] & (!G1L560);
G1L524 = CARRY(G1L524_cout_0);

--G1L525 is T8052:inst|T51:core51|add~20776COUT1_21189 at LC_X29_Y10_N5
--operation mode is arithmetic

G1L525_cout_1 = G1_PC[3] & (!G1L560);
G1L525 = CARRY(G1L525_cout_1);


--G1L526 is T8052:inst|T51:core51|add~20779 at LC_X30_Y10_N6
--operation mode is normal

G1L526 = G1_Inst[1] & G1L523 # !G1_Inst[1] & (G1L193);


--G1L527 is T8052:inst|T51:core51|add~20780 at LC_X29_Y9_N3
--operation mode is arithmetic

G1L527_carry_eqn = (!G1L490 & G1L563) # (G1L490 & G1L564);
G1L527 = G1_PC[11] $ !G1L527_carry_eqn;

--G1L528 is T8052:inst|T51:core51|add~20782 at LC_X29_Y9_N3
--operation mode is arithmetic

G1L528_cout_0 = G1_PC[11] & !G1L563;
G1L528 = CARRY(G1L528_cout_0);

--G1L529 is T8052:inst|T51:core51|add~20782COUT1_21203 at LC_X29_Y9_N3
--operation mode is arithmetic

G1L529_cout_1 = G1_PC[11] & !G1L564;
G1L529 = CARRY(G1L529_cout_1);


--G1L530 is T8052:inst|T51:core51|add~20785 at LC_X30_Y10_N1
--operation mode is normal

G1L530 = G1_Inst[1] & G1L527 # !G1_Inst[1] & (G1L332);


--T2L6 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[5]~83 at LC_X36_Y13_N9
--operation mode is normal

T2L6 = Q1_address_reg_b[0] & Q1M565 # !Q1_address_reg_b[0] & (Q1M245);


--G1L531 is T8052:inst|T51:core51|add~20786 at LC_X29_Y10_N7
--operation mode is arithmetic

G1L531_carry_eqn = (!G1L560 & G1L514) # (G1L560 & G1L515);
G1L531 = G1_PC[5] $ !G1L531_carry_eqn;

--G1L532 is T8052:inst|T51:core51|add~20788 at LC_X29_Y10_N7
--operation mode is arithmetic

G1L532_cout_0 = G1_PC[5] & !G1L514;
G1L532 = CARRY(G1L532_cout_0);

--G1L533 is T8052:inst|T51:core51|add~20788COUT1_21193 at LC_X29_Y10_N7
--operation mode is arithmetic

G1L533_cout_1 = G1_PC[5] & !G1L515;
G1L533 = CARRY(G1L533_cout_1);


--G1L534 is T8052:inst|T51:core51|add~20791 at LC_X30_Y10_N5
--operation mode is normal

G1L534 = G1_Inst[1] & (G1L531) # !G1_Inst[1] & G1L229;


--G1L1229Q is T8052:inst|T51:core51|PC[13]~58 at LC_X27_Y13_N7
--operation mode is normal

G1L1229Q_lut_out = G1_Rst_r_n & (G1_RET_r & (A1L176) # !G1_RET_r & A1L177);
G1L1229Q = DFFEAS(G1L1229Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L1230Q is T8052:inst|T51:core51|PC[13]~59 at LC_X25_Y17_N9
--operation mode is normal

G1L1230Q_lut_out = A1L127 & (!A1L83 # !A1L103 # !A1L32);
G1L1230Q = DFFEAS(G1L1230Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--G1L1231Q is T8052:inst|T51:core51|PC[13]~60 at LC_X28_Y11_N8
--operation mode is normal

G1L1231Q_lut_out = !G1L1234 & (G1L1236 # G1L1238 # !G1L1240);
G1L1231Q = DFFEAS(G1L1231Q_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--A1L164 is rtl~5461 at LC_X28_Y11_N6
--operation mode is normal

A1L164 = G1L1229Q # G1L1231Q & G1L1230Q;


--G1L535 is T8052:inst|T51:core51|add~20792 at LC_X29_Y9_N5
--operation mode is arithmetic

G1L535_carry_eqn = G1L518;
G1L535 = A1L164 $ !G1L535_carry_eqn;

--G1L536 is T8052:inst|T51:core51|add~20794 at LC_X29_Y9_N5
--operation mode is arithmetic

G1L536_cout_0 = A1L164 & !G1L518;
G1L536 = CARRY(G1L536_cout_0);

--G1L537 is T8052:inst|T51:core51|add~20794COUT1_21205 at LC_X29_Y9_N5
--operation mode is arithmetic

G1L537_cout_1 = A1L164 & !G1L518;
G1L537 = CARRY(G1L537_cout_1);


--G1L538 is T8052:inst|T51:core51|add~20797 at LC_X30_Y10_N7
--operation mode is normal

G1L538 = G1_Inst[1] & G1L535 # !G1_Inst[1] & (G1L510);


--T2L8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[7]~84 at LC_X36_Y13_N6
--operation mode is normal

T2L8 = Q1_address_reg_b[0] & Q1M645 # !Q1_address_reg_b[0] & (Q1M325);


--T2L2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[1]~85 at LC_X35_Y15_N4
--operation mode is normal

T2L2 = Q1_address_reg_b[0] & (Q1M405) # !Q1_address_reg_b[0] & Q1M85;


--T2L3 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[2]~86 at LC_X35_Y15_N8
--operation mode is normal

T2L3 = Q1_address_reg_b[0] & (Q1M445) # !Q1_address_reg_b[0] & Q1M125;


--T2L7 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[6]~87 at LC_X36_Y13_N8
--operation mode is normal

T2L7 = Q1_address_reg_b[0] & (Q1M605) # !Q1_address_reg_b[0] & Q1M285;


--LB20L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198 at LC_X24_Y12_N9
--operation mode is arithmetic

LB20L16_carry_eqn = (!LB20L2 & LB20L13) # (LB20L2 & LB20L14);
LB20L16 = LB14L11 $ LB17L21 $ LB20L16_carry_eqn;

--LB20L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200 at LC_X24_Y12_N9
--operation mode is arithmetic

LB20L17 = CARRY(LB14L11 & !LB17L21 & !LB20L14 # !LB14L11 & (!LB20L14 # !LB17L21));


--DB1_Div_Q[9] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9] at LC_X16_Y12_N2
--operation mode is normal

DB1_Div_Q[9]_lut_out = DB1_Cnt[3] & DB1_Div_Q[9] # !DB1_Cnt[3] & (DB1L140);
DB1_Div_Q[9] = DFFEAS(DB1_Div_Q[9]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[1], , A1L149, DB1L63);


--Y1L429 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[1]~66 at LC_X21_Y12_N2
--operation mode is normal

Y1L429 = Y1_Do_A_MUL & LB20L16 # !Y1_Do_A_MUL & (DB1_Div_Q[9]);


--G1L654 is T8052:inst|T51:core51|DPL0~713 at LC_X25_Y17_N3
--operation mode is normal

G1L654 = A1L51 & (A1L35 & (G1_Inst2[1]) # !A1L35 & G1L1381) # !A1L51 & G1L1381;


--G1L637 is T8052:inst|T51:core51|DPH0~748 at LC_X22_Y15_N5
--operation mode is normal

G1L637 = A1L32 & (A1L51 & (G1_Inst1[1]) # !A1L51 & G1L1389) # !A1L32 & G1L1389;


--H1_Int0_r[0] is T8052:inst|T51_Glue:glue51|Int0_r[0] at LC_X9_Y11_N2
--operation mode is normal

H1_Int0_r[0]_lut_out = VCC;
H1_Int0_r[0] = DFFEAS(H1_Int0_r[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1_Int_Acc[0] is T8052:inst|T51:core51|Int_Acc[0] at LC_X16_Y13_N9
--operation mode is normal

G1_Int_Acc[0]_lut_out = G1_IPending & G1_ICall & G1_Int_Trig_r[0];
G1_Int_Acc[0] = DFFEAS(G1_Int_Acc[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--H1L57 is T8052:inst|T51_Glue:glue51|TCON~951 at LC_X15_Y8_N4
--operation mode is normal

H1L57 = !G1_Int_Acc[0] & (H1L35 & J1L305 # !H1L35 & (H1_TCON[1]));


--G1L540 is T8052:inst|T51:core51|add~20800 at LC_X29_Y10_N3
--operation mode is arithmetic

G1L540_cout_0 = G1_PC[1];
G1L540 = CARRY(G1L540_cout_0);

--G1L541 is T8052:inst|T51:core51|add~20800COUT1_21187 at LC_X29_Y10_N3
--operation mode is arithmetic

G1L541_cout_1 = G1_PC[1];
G1L541 = CARRY(G1L541_cout_1);


--G1L542 is T8052:inst|T51:core51|add~20803 at LC_X30_Y10_N4
--operation mode is normal

G1L542 = G1_Inst[1] & (!G1_PC[1]) # !G1_Inst[1] & G1L159;


--G1L543 is T8052:inst|T51:core51|add~20804 at LC_X29_Y9_N1
--operation mode is arithmetic

G1L543_carry_eqn = (!G1L490 & G1L548) # (G1L490 & G1L549);
G1L543 = G1_PC[9] $ (!G1L543_carry_eqn);

--G1L544 is T8052:inst|T51:core51|add~20806 at LC_X29_Y9_N1
--operation mode is arithmetic

G1L544_cout_0 = G1_PC[9] & (!G1L548);
G1L544 = CARRY(G1L544_cout_0);

--G1L545 is T8052:inst|T51:core51|add~20806COUT1_21199 at LC_X29_Y9_N1
--operation mode is arithmetic

G1L545_cout_1 = G1_PC[9] & (!G1L549);
G1L545 = CARRY(G1L545_cout_1);


--G1L546 is T8052:inst|T51:core51|add~20809 at LC_X30_Y10_N9
--operation mode is normal

G1L546 = G1_Inst[1] & (G1L543) # !G1_Inst[1] & G1L293;


--G1L655 is T8052:inst|T51:core51|DPL0~714 at LC_X21_Y16_N7
--operation mode is normal

G1L655 = A1L35 & (A1L51 & (G1_Inst2[0]) # !A1L51 & G1L1380) # !A1L35 & G1L1380;


--G1L638 is T8052:inst|T51:core51|DPH0~749 at LC_X22_Y15_N1
--operation mode is normal

G1L638 = A1L32 & (A1L51 & (G1_Inst1[0]) # !A1L51 & G1L1387) # !A1L32 & G1L1387;


--G1L1287 is T8052:inst|T51:core51|PCC~835 at LC_X28_Y19_N9
--operation mode is normal

G1L1287 = G1_PC[0] $ !G1_Inst[1];


--G1L547 is T8052:inst|T51:core51|add~20810 at LC_X29_Y9_N0
--operation mode is arithmetic

G1L547_carry_eqn = G1L490;
G1L547 = G1_PC[8] $ G1L547_carry_eqn;

--G1L548 is T8052:inst|T51:core51|add~20812 at LC_X29_Y9_N0
--operation mode is arithmetic

G1L548_cout_0 = !G1L490 # !G1_PC[8];
G1L548 = CARRY(G1L548_cout_0);

--G1L549 is T8052:inst|T51:core51|add~20812COUT1_21197 at LC_X29_Y9_N0
--operation mode is arithmetic

G1L549_cout_1 = !G1L490 # !G1_PC[8];
G1L549 = CARRY(G1L549_cout_1);


--G1L550 is T8052:inst|T51:core51|add~20815 at LC_X28_Y9_N9
--operation mode is normal

G1L550 = G1_Inst[1] & (G1L547) # !G1_Inst[1] & (G1L275);


--LB20L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203 at LC_X24_Y11_N3
--operation mode is arithmetic

LB20L18_carry_eqn = (!LB20L17 & LB20L25) # (LB20L17 & LB20L26);
LB20L18 = LB14L14 $ LB20L18_carry_eqn;

--LB20L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205 at LC_X24_Y11_N3
--operation mode is arithmetic

LB20L19_cout_0 = !LB20L25 # !LB14L14;
LB20L19 = CARRY(LB20L19_cout_0);

--LB20L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205COUT1_252 at LC_X24_Y11_N3
--operation mode is arithmetic

LB20L20_cout_1 = !LB20L26 # !LB14L14;
LB20L20 = CARRY(LB20L20_cout_1);


--DB1_Div_Q[13] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[13] at LC_X14_Y13_N3
--operation mode is normal

DB1_Div_Q[13]_lut_out = DB1_Cnt[3] & (DB1_Div_Q[13]) # !DB1_Cnt[3] & DB1L141;
DB1_Div_Q[13] = DFFEAS(DB1_Div_Q[13]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[5], , A1L149, DB1L63);


--Y1L433 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[5]~67 at LC_X21_Y12_N3
--operation mode is normal

Y1L433 = Y1_Do_A_MUL & LB20L18 # !Y1_Do_A_MUL & (DB1_Div_Q[13]);


--G1L656 is T8052:inst|T51:core51|DPL0~715 at LC_X23_Y17_N3
--operation mode is normal

G1L656 = A1L35 & (A1L51 & G1_Inst2[5] # !A1L51 & (G1L1385)) # !A1L35 & (G1L1385);


--G1L1395 is T8052:inst|T51:core51|RAM_Addr~2080 at LC_X22_Y15_N8
--operation mode is normal

G1L1395 = G1L1314 & (H1L37 & (J1L313) # !H1L37 & G1_DPH0[5]) # !G1L1314 & G1_DPH0[5];


--G1L639 is T8052:inst|T51:core51|DPH0~750 at LC_X22_Y15_N6
--operation mode is normal

G1L639 = A1L51 & (A1L32 & (G1_Inst1[5]) # !A1L32 & G1L1395) # !A1L51 & (G1L1395);


--J1_OF0 is T8052:inst|T51_TC01:tc01|OF0 at LC_X15_Y15_N6
--operation mode is normal

J1_OF0_lut_out = A1L179 & A1L178 & J1_Tick0 & J1L373;
J1_OF0 = DFFEAS(J1_OF0_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--H1L58 is T8052:inst|T51_Glue:glue51|TCON~953 at LC_X15_Y15_N9
--operation mode is normal

H1L58 = J1_OF0 # H1L35 & (J1L313) # !H1L35 & H1_TCON[5];


--G1_Int_Acc[1] is T8052:inst|T51:core51|Int_Acc[1] at LC_X16_Y13_N7
--operation mode is normal

G1_Int_Acc[1]_lut_out = G1_Int_Trig_r[1] & G1_ICall & G1_IPending & !G1_Int_Trig_r[0];
G1_Int_Acc[1] = DFFEAS(G1_Int_Acc[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--LB20L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208 at LC_X24_Y11_N1
--operation mode is arithmetic

LB20L21_carry_eqn = (!LB20L17 & LB20L30) # (LB20L17 & LB20L31);
LB20L21 = LB14L17 $ LB17L24 $ LB20L21_carry_eqn;

--LB20L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210 at LC_X24_Y11_N1
--operation mode is arithmetic

LB20L22_cout_0 = LB14L17 & !LB17L24 & !LB20L30 # !LB14L17 & (!LB20L30 # !LB17L24);
LB20L22 = CARRY(LB20L22_cout_0);

--LB20L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210COUT1_248 at LC_X24_Y11_N1
--operation mode is arithmetic

LB20L23_cout_1 = LB14L17 & !LB17L24 & !LB20L31 # !LB14L17 & (!LB20L31 # !LB17L24);
LB20L23 = CARRY(LB20L23_cout_1);


--DB1_Div_Q[11] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[11] at LC_X13_Y14_N1
--operation mode is normal

DB1_Div_Q[11]_lut_out = DB1_Cnt[3] & (DB1_Div_Q[11]) # !DB1_Cnt[3] & DB1L142;
DB1_Div_Q[11] = DFFEAS(DB1_Div_Q[11]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[3], , A1L149, DB1L63);


--Y1L431 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[3]~68 at LC_X18_Y11_N1
--operation mode is normal

Y1L431 = Y1_Do_A_MUL & (LB20L21) # !Y1_Do_A_MUL & DB1_Div_Q[11];


--G1L657 is T8052:inst|T51:core51|DPL0~716 at LC_X21_Y17_N6
--operation mode is normal

G1L657 = A1L35 & (A1L51 & G1_Inst2[3] # !A1L51 & (G1L1383)) # !A1L35 & (G1L1383);


--G1L640 is T8052:inst|T51:core51|DPH0~751 at LC_X22_Y14_N7
--operation mode is normal

G1L640 = A1L51 & (A1L32 & (G1_Inst1[3]) # !A1L32 & G1L1393) # !A1L51 & G1L1393;


--G1_Int_Acc[2] is T8052:inst|T51:core51|Int_Acc[2] at LC_X15_Y12_N0
--operation mode is normal

G1_Int_Acc[2]_lut_out = !G1_Int_Trig_r[1] & G1L713 & G1_Int_Trig_r[2];
G1_Int_Acc[2] = DFFEAS(G1_Int_Acc[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1_iReady, , , , );


--H1L59 is T8052:inst|T51_Glue:glue51|TCON~955 at LC_X15_Y12_N5
--operation mode is normal

H1L59 = !G1_Int_Acc[2] & (H1L35 & (J1L309) # !H1L35 & H1_TCON[3]);


--LB20L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213 at LC_X24_Y11_N2
--operation mode is arithmetic

LB20L24_carry_eqn = (!LB20L17 & LB20L22) # (LB20L17 & LB20L23);
LB20L24 = LB14L20 $ !LB20L24_carry_eqn;

--LB20L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215 at LC_X24_Y11_N2
--operation mode is arithmetic

LB20L25_cout_0 = LB14L20 & !LB20L22;
LB20L25 = CARRY(LB20L25_cout_0);

--LB20L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215COUT1_250 at LC_X24_Y11_N2
--operation mode is arithmetic

LB20L26_cout_1 = LB14L20 & !LB20L23;
LB20L26 = CARRY(LB20L26_cout_1);


--DB1_Div_Q[12] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[12] at LC_X12_Y13_N3
--operation mode is normal

DB1_Div_Q[12]_lut_out = DB1_Cnt[3] & (DB1_Div_Q[12]) # !DB1_Cnt[3] & DB1L143;
DB1_Div_Q[12] = DFFEAS(DB1_Div_Q[12]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[4], , A1L149, DB1L63);


--Y1L432 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[4]~69 at LC_X18_Y11_N5
--operation mode is normal

Y1L432 = Y1_Do_A_MUL & (LB20L24) # !Y1_Do_A_MUL & DB1_Div_Q[12];


--G1L658 is T8052:inst|T51:core51|DPL0~717 at LC_X23_Y17_N8
--operation mode is normal

G1L658 = A1L51 & (A1L35 & G1_Inst2[4] # !A1L35 & (G1L1384)) # !A1L51 & (G1L1384);


--G1L1396 is T8052:inst|T51:core51|RAM_Addr~2081 at LC_X22_Y14_N6
--operation mode is normal

G1L1396 = G1L1314 & (H1L37 & (J1L311) # !H1L37 & G1_DPH0[4]) # !G1L1314 & G1_DPH0[4];


--G1L641 is T8052:inst|T51:core51|DPH0~752 at LC_X22_Y14_N0
--operation mode is normal

G1L641 = A1L32 & (A1L51 & G1_Inst1[4] # !A1L51 & (G1L1396)) # !A1L32 & (G1L1396);


--G1L551 is T8052:inst|T51:core51|add~20816 at LC_X29_Y10_N8
--operation mode is arithmetic

G1L551_carry_eqn = (!G1L560 & G1L532) # (G1L560 & G1L533);
G1L551 = G1_PC[6] $ G1L551_carry_eqn;

--G1L552 is T8052:inst|T51:core51|add~20818 at LC_X29_Y10_N8
--operation mode is arithmetic

G1L552_cout_0 = !G1L532 # !G1_PC[6];
G1L552 = CARRY(G1L552_cout_0);

--G1L553 is T8052:inst|T51:core51|add~20818COUT1_21195 at LC_X29_Y10_N8
--operation mode is arithmetic

G1L553_cout_1 = !G1L533 # !G1_PC[6];
G1L553 = CARRY(G1L553_cout_1);


--G1L554 is T8052:inst|T51:core51|add~20821 at LC_X28_Y10_N0
--operation mode is normal

G1L554 = G1_Inst[1] & G1L551 # !G1_Inst[1] & (G1L247);


--G1L555 is T8052:inst|T51:core51|add~20822 at LC_X29_Y9_N6
--operation mode is arithmetic

G1L555_carry_eqn = (!G1L518 & G1L536) # (G1L518 & G1L537);
G1L555 = G1_PC[14] $ G1L555_carry_eqn;

--G1L556 is T8052:inst|T51:core51|add~20824 at LC_X29_Y9_N6
--operation mode is arithmetic

G1L556_cout_0 = !G1L536 # !G1_PC[14];
G1L556 = CARRY(G1L556_cout_0);

--G1L557 is T8052:inst|T51:core51|add~20824COUT1_21207 at LC_X29_Y9_N6
--operation mode is arithmetic

G1L557_cout_1 = !G1L537 # !G1_PC[14];
G1L557 = CARRY(G1L557_cout_1);


--G1L558 is T8052:inst|T51:core51|add~20827 at LC_X27_Y9_N9
--operation mode is normal

G1L558 = G1_Inst[1] & (G1L555) # !G1_Inst[1] & G1L379;


--LB20L27 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218 at LC_X24_Y11_N4
--operation mode is arithmetic

LB20L27_carry_eqn = (!LB20L17 & LB20L19) # (LB20L17 & LB20L20);
LB20L27 = LB14L23 $ (!LB20L27_carry_eqn);

--LB20L28 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220 at LC_X24_Y11_N4
--operation mode is arithmetic

LB20L28 = CARRY(LB14L23 & (!LB20L20));


--DB1_Div_Q[14] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[14] at LC_X14_Y13_N0
--operation mode is normal

DB1_Div_Q[14]_lut_out = DB1_Cnt[3] & (DB1_Div_Q[14]) # !DB1_Cnt[3] & DB1L144;
DB1_Div_Q[14] = DFFEAS(DB1_Div_Q[14]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[6], , A1L149, DB1L63);


--Y1L434 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[6]~70 at LC_X18_Y11_N4
--operation mode is normal

Y1L434 = Y1_Do_A_MUL & (LB20L27) # !Y1_Do_A_MUL & DB1_Div_Q[14];


--G1L659 is T8052:inst|T51:core51|DPL0~718 at LC_X21_Y11_N2
--operation mode is normal

G1L659 = A1L35 & (A1L51 & G1_Inst2[6] # !A1L51 & (G1L1386)) # !A1L35 & (G1L1386);


--G1L1397 is T8052:inst|T51:core51|RAM_Addr~2082 at LC_X22_Y14_N3
--operation mode is normal

G1L1397 = H1L37 & (G1L1314 & (J1L315) # !G1L1314 & G1_DPH0[6]) # !H1L37 & (G1_DPH0[6]);


--G1L642 is T8052:inst|T51:core51|DPH0~753 at LC_X22_Y14_N5
--operation mode is normal

G1L642 = A1L51 & (A1L32 & G1_Inst1[6] # !A1L32 & (G1L1397)) # !A1L51 & (G1L1397);


--G1L1373 is T8052:inst|T51:core51|PSW~1376 at LC_X25_Y18_N4
--operation mode is normal

G1L1373 = G1L1729 & (J1L315) # !G1L1729 & (G1_PSW[6]);


--Y1_Do_A_CJNE is T8052:inst|T51:core51|T51_ALU:alu|Do_A_CJNE at LC_X29_Y20_N1
--operation mode is normal

Y1_Do_A_CJNE_lut_out = G1_Inst[2] & A1L141 & !G1_Inst[1] & !G1_Inst[3];
Y1_Do_A_CJNE = DFFEAS(Y1_Do_A_CJNE_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L1 is T8052:inst|T51:core51|T51_ALU:alu|AC_Wr~40 at LC_X25_Y18_N2
--operation mode is normal

Y1L1 = Y1_Last_r & !Y1_Do_A_CJNE & (Y1_Do_A_ADD # Y1_Do_A_SUBB);


--Y1L334 is T8052:inst|T51:core51|T51_ALU:alu|add~8126 at LC_X30_Y12_N6
--operation mode is normal

Y1L334_carry_eqn = (!Y1L144 & Y1L219) # (Y1L144 & Y1L220);
Y1L334 = Y1L334_carry_eqn;


--LB20L29 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223 at LC_X24_Y11_N0
--operation mode is arithmetic

LB20L29_carry_eqn = LB20L17;
LB20L29 = LB14L26 $ LB17L25 $ !LB20L29_carry_eqn;

--LB20L30 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225 at LC_X24_Y11_N0
--operation mode is arithmetic

LB20L30_cout_0 = LB14L26 & (LB17L25 # !LB20L17) # !LB14L26 & LB17L25 & !LB20L17;
LB20L30 = CARRY(LB20L30_cout_0);

--LB20L31 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225COUT1_246 at LC_X24_Y11_N0
--operation mode is arithmetic

LB20L31_cout_1 = LB14L26 & (LB17L25 # !LB20L17) # !LB14L26 & LB17L25 & !LB20L17;
LB20L31 = CARRY(LB20L31_cout_1);


--DB1_Div_Q[10] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[10] at LC_X13_Y14_N3
--operation mode is normal

DB1_Div_Q[10]_lut_out = DB1_Cnt[3] & (DB1_Div_Q[10]) # !DB1_Cnt[3] & DB1L145;
DB1_Div_Q[10] = DFFEAS(DB1_Div_Q[10]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[2], , A1L149, DB1L63);


--Y1L430 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[2]~71 at LC_X21_Y8_N0
--operation mode is normal

Y1L430 = Y1_Do_A_MUL & LB20L29 # !Y1_Do_A_MUL & (DB1_Div_Q[10]);


--G1L660 is T8052:inst|T51:core51|DPL0~719 at LC_X23_Y17_N6
--operation mode is normal

G1L660 = A1L51 & (A1L35 & G1_Inst2[2] # !A1L35 & (G1L1382)) # !A1L51 & (G1L1382);


--G1L643 is T8052:inst|T51:core51|DPH0~754 at LC_X22_Y16_N8
--operation mode is normal

G1L643 = A1L32 & (A1L51 & (G1_Inst1[2]) # !A1L51 & G1L1391) # !A1L32 & (G1L1391);


--A1L165 is rtl~5462 at LC_X24_Y12_N3
--operation mode is normal

A1L165 = LB20L16 # LB20L15 # LB20L12 # LB20L18;


--A1L166 is rtl~5463 at LC_X18_Y11_N0
--operation mode is normal

A1L166 = LB20L21 # LB20L27 # LB20L29 # LB20L24;


--G1L1374 is T8052:inst|T51:core51|PSW~1378 at LC_X25_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Div_OV_qfbk = DB1_Div_OV;
G1L1374 = Y1_Do_A_DIV & (DB1_Div_OV_qfbk) # !Y1_Do_A_DIV & (A1L165 # A1L166);

--DB1_Div_OV is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_OV at LC_X25_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Div_OV = DFFEAS(G1L1374, GLOBAL(MB1__clk0), VCC, , , A1L54, , , VCC);


--G1L1375 is T8052:inst|T51:core51|PSW~1379 at LC_X25_Y18_N9
--operation mode is normal

G1L1375 = G1L1729 & (J1L307) # !G1L1729 & (G1_PSW[2]);


--Y1L615 is T8052:inst|T51:core51|T51_ALU:alu|OV_Wr~88 at LC_X25_Y18_N1
--operation mode is normal

Y1L615 = Y1_Do_A_MUL # Y1_Do_A_DIV # Y1L78 & !Y1_Do_A_CJNE;


--G1L559 is T8052:inst|T51:core51|add~20828 at LC_X29_Y10_N4
--operation mode is arithmetic

G1L559 = G1_PC[2] $ G1L540;

--G1L560 is T8052:inst|T51:core51|add~20830 at LC_X29_Y10_N4
--operation mode is arithmetic

G1L560 = CARRY(!G1L541 # !G1_PC[2]);


--G1L561 is T8052:inst|T51:core51|add~20833 at LC_X28_Y10_N1
--operation mode is normal

G1L561 = G1_Inst[1] & G1L559 # !G1_Inst[1] & (G1L177);


--G1L562 is T8052:inst|T51:core51|add~20834 at LC_X29_Y9_N2
--operation mode is arithmetic

G1L562_carry_eqn = (!G1L490 & G1L544) # (G1L490 & G1L545);
G1L562 = G1_PC[10] $ G1L562_carry_eqn;

--G1L563 is T8052:inst|T51:core51|add~20836 at LC_X29_Y9_N2
--operation mode is arithmetic

G1L563_cout_0 = !G1L544 # !G1_PC[10];
G1L563 = CARRY(G1L563_cout_0);

--G1L564 is T8052:inst|T51:core51|add~20836COUT1_21201 at LC_X29_Y9_N2
--operation mode is arithmetic

G1L564_cout_1 = !G1L545 # !G1_PC[10];
G1L564 = CARRY(G1L564_cout_1);


--G1L565 is T8052:inst|T51:core51|add~20839 at LC_X28_Y9_N8
--operation mode is normal

G1L565 = G1_Inst[1] & (G1L562) # !G1_Inst[1] & G1L311;


--GB1L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][2]~5 at LC_X22_Y8_N9
--operation mode is normal

GB1L2 = G1_B[0] & (G1_ACC[2]);


--GB1L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][1]~14 at LC_X23_Y10_N4
--operation mode is normal

GB1L9 = G1_ACC[1] & G1_B[1];


--DB1L60 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~947 at LC_X12_Y13_N4
--operation mode is normal

DB1L60 = !DB1L63 & !A1L149;


--DB1L131 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3023 at LC_X13_Y12_N8
--operation mode is normal

DB1L131 = DB1_Cnt[3] & DB1_Tmp1[1] # !DB1_Cnt[3] & (DB1L60 & (DB1_Tmp1[0]) # !DB1L60 & DB1_Tmp1[1]);


--DB1_Cnt[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2] at LC_X12_Y11_N3
--operation mode is normal

DB1_Cnt[2]_lut_out = !DB1L114 & !DB1L109 & (DB1L28 $ DB1_Cnt[2]);
DB1_Cnt[2] = DFFEAS(DB1_Cnt[2]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1_Cnt[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1] at LC_X11_Y11_N2
--operation mode is normal

DB1_Cnt[1]_lut_out = !DB1L109 & !DB1L114 & (DB1_Cnt[1] $ DB1_Cnt[0]);
DB1_Cnt[1] = DFFEAS(DB1_Cnt[1]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1_Cnt[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0] at LC_X11_Y11_N5
--operation mode is normal

DB1_Cnt[0]_lut_out = !DB1L109 & !DB1L114 & !DB1_Cnt[0];
DB1_Cnt[0] = DFFEAS(DB1_Cnt[0]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~271 at LC_X12_Y11_N1
--operation mode is normal

DB1L2 = DB1_Cnt[1] & DB1_Cnt[0] & DB1_Cnt[2];


--DB1L65 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~125 at LC_X14_Y12_N6
--operation mode is arithmetic

DB1L65_cout_0 = G1_ACC[6] & G1_B[6] & !DB1L68 # !G1_ACC[6] & (G1_B[6] # !DB1L68);
DB1L65 = CARRY(DB1L65_cout_0);

--DB1L66 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~125COUT1_174 at LC_X14_Y12_N6
--operation mode is arithmetic

DB1L66_cout_1 = G1_ACC[6] & G1_B[6] & !DB1L69 # !G1_ACC[6] & (G1_B[6] # !DB1L69);
DB1L66 = CARRY(DB1L66_cout_1);


--Y1_Do_A_Carry is T8052:inst|T51:core51|T51_ALU:alu|Do_A_Carry at LC_X30_Y19_N7
--operation mode is normal

Y1_Do_A_Carry_lut_out = !G1L1727 & (A1L128 # G1L1338 & Y1L627);
Y1_Do_A_Carry = DFFEAS(Y1_Do_A_Carry_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--Y1L446 is T8052:inst|T51:core51|T51_ALU:alu|comb~1 at LC_X30_Y19_N9
--operation mode is normal

Y1L446 = G1_PSW[7] & (Y1_Do_A_Carry);


--DB1L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~272 at LC_X13_Y13_N7
--operation mode is arithmetic

DB1L3_carry_eqn = (!DB1L19 & DB1L23) # (DB1L19 & DB1L24);
DB1L3 = DB1_Tmp1[14] $ DB1_Tmp3[7] $ !DB1L3_carry_eqn;

--DB1L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~274 at LC_X13_Y13_N7
--operation mode is arithmetic

DB1L4_cout_0 = DB1_Tmp1[14] & DB1_Tmp3[7] & !DB1L23 # !DB1_Tmp1[14] & (DB1_Tmp3[7] # !DB1L23);
DB1L4 = CARRY(DB1L4_cout_0);

--DB1L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~274COUT1_332 at LC_X13_Y13_N7
--operation mode is arithmetic

DB1L5_cout_1 = DB1_Tmp1[14] & DB1_Tmp3[7] & !DB1L24 # !DB1_Tmp1[14] & (DB1_Tmp3[7] # !DB1L24);
DB1L5 = CARRY(DB1L5_cout_1);


--LB17L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110 at LC_X23_Y12_N6
--operation mode is arithmetic

LB17L18_carry_eqn = (!LB17L14 & LB17L16) # (LB17L14 & LB17L17);
LB17L18 = LB8L17 $ LB11L23 $ !LB17L18_carry_eqn;

--LB17L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112 at LC_X23_Y12_N6
--operation mode is arithmetic

LB17L19_cout_0 = LB8L17 & (LB11L23 # !LB17L16) # !LB8L17 & LB11L23 & !LB17L16;
LB17L19 = CARRY(LB17L19_cout_0);

--LB17L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112COUT1_150 at LC_X23_Y12_N6
--operation mode is arithmetic

LB17L20_cout_1 = LB8L17 & (LB11L23 # !LB17L17) # !LB8L17 & LB11L23 & !LB17L17;
LB17L20 = CARRY(LB17L20_cout_1);


--LB14L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90 at LC_X13_Y11_N2
--operation mode is arithmetic

LB14L7 = LB5L10 $ LB2L4 $ !LB14L5;

--LB14L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92 at LC_X13_Y11_N2
--operation mode is arithmetic

LB14L8_cout_0 = LB5L10 & (LB2L4 # !LB14L5) # !LB5L10 & LB2L4 & !LB14L5;
LB14L8 = CARRY(LB14L8_cout_0);

--LB14L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92COUT1_144 at LC_X13_Y11_N2
--operation mode is arithmetic

LB14L9_cout_1 = LB5L10 & (LB2L4 # !LB14L6) # !LB5L10 & LB2L4 & !LB14L6;
LB14L9 = CARRY(LB14L9_cout_1);


--DB1L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~279 at LC_X13_Y13_N0
--operation mode is arithmetic

DB1L7_cout_0 = DB1_Tmp1[7] # !DB1_Tmp3[0];
DB1L7 = CARRY(DB1L7_cout_0);

--DB1L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~279COUT1_321 at LC_X13_Y13_N0
--operation mode is arithmetic

DB1L8_cout_1 = DB1_Tmp1[7] # !DB1_Tmp3[0];
DB1L8 = CARRY(DB1L8_cout_1);


--DB1_Tmp1[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7] at LC_X29_Y15_N1
--operation mode is normal

DB1_Tmp1[7]_lut_out = A1L54 & (DB1_Tmp1[7]) # !A1L54 & DB1L146;
DB1_Tmp1[7] = DFFEAS(DB1_Tmp1[7]_lut_out, GLOBAL(MB1__clk0), VCC, , , G1_ACC[7], , , DB1L104);


--DB1L132 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3024 at LC_X12_Y13_N8
--operation mode is normal

DB1L132 = DB1_Tmp1[7] $ (DB1L1 & DB1_Tmp3[0]);


--LB11L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85 at LC_X22_Y12_N3
--operation mode is arithmetic

LB11L10 = GB1L4 $ GB1L11 $ LB11L8;

--LB11L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87 at LC_X22_Y12_N3
--operation mode is arithmetic

LB11L11_cout_0 = GB1L4 & !GB1L11 & !LB11L8 # !GB1L4 & (!LB11L8 # !GB1L11);
LB11L11 = CARRY(LB11L11_cout_0);

--LB11L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87COUT1_128 at LC_X22_Y12_N3
--operation mode is arithmetic

LB11L12_cout_1 = GB1L4 & !GB1L11 & !LB11L9 # !GB1L4 & (!LB11L9 # !GB1L11);
LB11L12 = CARRY(LB11L12_cout_1);


--LB8L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75 at LC_X23_Y8_N1
--operation mode is arithmetic

LB8L4 = GB1L25 $ GB1L18 $ LB8L2;

--LB8L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77 at LC_X23_Y8_N1
--operation mode is arithmetic

LB8L5_cout_0 = GB1L25 & !GB1L18 & !LB8L2 # !GB1L25 & (!LB8L2 # !GB1L18);
LB8L5 = CARRY(LB8L5_cout_0);

--LB8L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77COUT1_125 at LC_X23_Y8_N1
--operation mode is arithmetic

LB8L6_cout_1 = GB1L25 & !GB1L18 & !LB8L3 # !GB1L25 & (!LB8L3 # !GB1L18);
LB8L6 = CARRY(LB8L6_cout_1);


--DB1L133 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3025 at LC_X12_Y14_N2
--operation mode is normal

DB1L133 = DB1L60 & (DB1_Cnt[3] & DB1_Tmp1[3] # !DB1_Cnt[3] & (DB1_Tmp1[2])) # !DB1L60 & DB1_Tmp1[3];


--DB1L134 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3026 at LC_X13_Y12_N3
--operation mode is normal

DB1L134 = DB1L60 & (DB1_Cnt[3] & (DB1_Tmp1[0]) # !DB1_Cnt[3] & DB1L1) # !DB1L60 & (DB1_Tmp1[0]);


--GB1L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][3]~4 at LC_X22_Y8_N5
--operation mode is normal

GB1L3 = G1_B[0] & (G1_ACC[3]);


--GB1L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][2]~13 at LC_X21_Y12_N8
--operation mode is normal

GB1L10 = G1_ACC[2] & (G1_B[1]);


--GB1L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][1]~22 at LC_X23_Y10_N2
--operation mode is normal

GB1L17 = G1_ACC[1] & G1_B[2];


--GB1L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][0]~31 at LC_X23_Y8_N9
--operation mode is normal

GB1L24 = G1_ACC[0] & (G1_B[3]);


--DB1L135 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3027 at LC_X13_Y12_N5
--operation mode is normal

DB1L135 = DB1_Cnt[3] & DB1_Tmp1[2] # !DB1_Cnt[3] & (DB1L60 & (DB1_Tmp1[1]) # !DB1L60 & DB1_Tmp1[2]);


--LB11L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90 at LC_X22_Y12_N4
--operation mode is arithmetic

LB11L13 = GB1L5 $ GB1L12 $ !LB11L11;

--LB11L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92 at LC_X22_Y12_N4
--operation mode is arithmetic

LB11L14 = LB11L15;


--LB8L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80 at LC_X23_Y8_N2
--operation mode is arithmetic

LB8L7 = GB1L26 $ GB1L19 $ !LB8L5;

--LB8L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82 at LC_X23_Y8_N2
--operation mode is arithmetic

LB8L8_cout_0 = GB1L26 & (GB1L19 # !LB8L5) # !GB1L26 & GB1L19 & !LB8L5;
LB8L8 = CARRY(LB8L8_cout_0);

--LB8L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82COUT1_127 at LC_X23_Y8_N2
--operation mode is arithmetic

LB8L9_cout_1 = GB1L26 & (GB1L19 # !LB8L6) # !GB1L26 & GB1L19 & !LB8L6;
LB8L9 = CARRY(LB8L9_cout_1);


--GB1L33 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][1]~38 at LC_X23_Y10_N7
--operation mode is normal

GB1L33 = G1_ACC[1] & (G1_B[4]);


--GB1L40 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][0]~47 at LC_X21_Y12_N0
--operation mode is normal

GB1L40 = G1_B[5] & G1_ACC[0];


--DB1L136 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3028 at LC_X12_Y14_N9
--operation mode is normal

DB1L136 = DB1L60 & (DB1_Cnt[3] & (DB1_Tmp1[4]) # !DB1_Cnt[3] & DB1_Tmp1[3]) # !DB1L60 & (DB1_Tmp1[4]);


--LB11L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95 at LC_X22_Y12_N5
--operation mode is arithmetic

LB11L17_carry_eqn = (!LB11L14 & GND) # (LB11L14 & VCC);
LB11L17 = GB1L13 $ GB1L6 $ LB11L17_carry_eqn;

--LB11L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97 at LC_X22_Y12_N5
--operation mode is arithmetic

LB11L18_cout_0 = GB1L13 & !GB1L6 & !LB11L14 # !GB1L13 & (!LB11L14 # !GB1L6);
LB11L18 = CARRY(LB11L18_cout_0);

--LB11L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97COUT1_130 at LC_X22_Y12_N5
--operation mode is arithmetic

LB11L19_cout_1 = GB1L13 & !GB1L6 & !LB11L14 # !GB1L13 & (!LB11L14 # !GB1L6);
LB11L19 = CARRY(LB11L19_cout_1);


--LB8L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85 at LC_X23_Y8_N3
--operation mode is arithmetic

LB8L10 = GB1L27 $ GB1L20 $ LB8L8;

--LB8L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87 at LC_X23_Y8_N3
--operation mode is arithmetic

LB8L11_cout_0 = GB1L27 & !GB1L20 & !LB8L8 # !GB1L27 & (!LB8L8 # !GB1L20);
LB8L11 = CARRY(LB8L11_cout_0);

--LB8L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87COUT1_128 at LC_X23_Y8_N3
--operation mode is arithmetic

LB8L12_cout_1 = GB1L27 & !GB1L20 & !LB8L9 # !GB1L27 & (!LB8L9 # !GB1L20);
LB8L12 = CARRY(LB8L12_cout_1);


--LB5L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75 at LC_X14_Y11_N1
--operation mode is arithmetic

LB5L4 = GB1L41 $ GB1L34 $ LB5L2;

--LB5L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77 at LC_X14_Y11_N1
--operation mode is arithmetic

LB5L5_cout_0 = GB1L41 & !GB1L34 & !LB5L2 # !GB1L41 & (!LB5L2 # !GB1L34);
LB5L5 = CARRY(LB5L5_cout_0);

--LB5L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77COUT1_125 at LC_X14_Y11_N1
--operation mode is arithmetic

LB5L6_cout_1 = GB1L41 & !GB1L34 & !LB5L3 # !GB1L41 & (!LB5L3 # !GB1L34);
LB5L6 = CARRY(LB5L6_cout_1);


--GB1L48 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][0]~55 at LC_X18_Y11_N3
--operation mode is normal

GB1L48 = G1_ACC[0] & (G1_B[6]);


--DB1L137 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3029 at LC_X12_Y14_N8
--operation mode is normal

DB1L137 = DB1_Cnt[3] & (DB1_Tmp1[5]) # !DB1_Cnt[3] & (DB1L60 & DB1_Tmp1[4] # !DB1L60 & (DB1_Tmp1[5]));


--LB11L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 at LC_X22_Y12_N6
--operation mode is arithmetic

LB11L20_carry_eqn = (!LB11L14 & LB11L18) # (LB11L14 & LB11L19);
LB11L20 = GB1L7 $ GB1L14 $ !LB11L20_carry_eqn;

--LB11L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102 at LC_X22_Y12_N6
--operation mode is arithmetic

LB11L21_cout_0 = GB1L7 & (GB1L14 # !LB11L18) # !GB1L7 & GB1L14 & !LB11L18;
LB11L21 = CARRY(LB11L21_cout_0);

--LB11L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102COUT1_132 at LC_X22_Y12_N6
--operation mode is arithmetic

LB11L22_cout_1 = GB1L7 & (GB1L14 # !LB11L19) # !GB1L7 & GB1L14 & !LB11L19;
LB11L22 = CARRY(LB11L22_cout_1);


--LB8L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90 at LC_X23_Y8_N4
--operation mode is arithmetic

LB8L13 = GB1L28 $ GB1L21 $ !LB8L11;

--LB8L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92 at LC_X23_Y8_N4
--operation mode is arithmetic

LB8L14 = LB8L15;


--LB5L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80 at LC_X14_Y11_N2
--operation mode is arithmetic

LB5L7 = GB1L42 $ GB1L35 $ !LB5L5;

--LB5L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82 at LC_X14_Y11_N2
--operation mode is arithmetic

LB5L8_cout_0 = GB1L42 & (GB1L35 # !LB5L5) # !GB1L42 & GB1L35 & !LB5L5;
LB5L8 = CARRY(LB5L8_cout_0);

--LB5L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82COUT1_127 at LC_X14_Y11_N2
--operation mode is arithmetic

LB5L9_cout_1 = GB1L42 & (GB1L35 # !LB5L6) # !GB1L42 & GB1L35 & !LB5L6;
LB5L9 = CARRY(LB5L9_cout_1);


--LB2L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70 at LC_X13_Y10_N0
--operation mode is arithmetic

LB2L1 = GB1L56 $ GB1L49;

--LB2L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72 at LC_X13_Y10_N0
--operation mode is arithmetic

LB2L2_cout_0 = GB1L56 & GB1L49;
LB2L2 = CARRY(LB2L2_cout_0);

--LB2L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72COUT1_123 at LC_X13_Y10_N0
--operation mode is arithmetic

LB2L3_cout_1 = GB1L56 & GB1L49;
LB2L3 = CARRY(LB2L3_cout_1);


--DB1L138 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3030 at LC_X12_Y14_N5
--operation mode is normal

DB1L138 = DB1_Cnt[3] & (DB1_Tmp1[6]) # !DB1_Cnt[3] & (DB1L60 & (DB1_Tmp1[5]) # !DB1L60 & DB1_Tmp1[6]);


--G1L567 is T8052:inst|T51:core51|add~20842 at LC_X17_Y18_N1
--operation mode is arithmetic

G1L567_cout_0 = !G1_SP[1];
G1L567 = CARRY(G1L567_cout_0);

--G1L568 is T8052:inst|T51:core51|add~20842COUT1_21209 at LC_X17_Y18_N1
--operation mode is arithmetic

G1L568_cout_1 = !G1_SP[1];
G1L568 = CARRY(G1L568_cout_1);


--RB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LC_X40_Y13_N5
--operation mode is normal

RB1_state[6] = AMPP_FUNCTION(A1L6, RB1_state[5], RB1_state[6], VCC, A1L8);


--RB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LC_X42_Y13_N5
--operation mode is normal

RB1_state[1] = AMPP_FUNCTION(A1L6, RB1_state[0], RB1_state[15], RB1_state[8], RB1_state[1], VCC, A1L8);


--NB1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0] at LC_X39_Y11_N4
--operation mode is normal

NB1_Q[0] = AMPP_FUNCTION(A1L6, NB2_Q[0], SB1_dffe1a[7], NB1_Q[0], D1L2, D1_jtag_debug_mode_usr1);


--U2L2 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~78 at LC_X39_Y10_N5
--operation mode is arithmetic

U2L2 = AMPP_FUNCTION(U2_word_counter[0]);

--U2L3 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~78COUT1_106 at LC_X39_Y10_N5
--operation mode is arithmetic

U2L3 = AMPP_FUNCTION(U2_word_counter[0]);


--R2L73 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~357 at LC_X39_Y10_N0
--operation mode is normal

R2L73 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[1], U2_word_counter[3], U2_word_counter[0]);


--R2L71 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~2 at LC_X35_Y10_N3
--operation mode is normal

R2L71 = AMPP_FUNCTION(R2L67, U3_clear_signal, RB1_state[3], RB1_state[4]);


--U2L4 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~81 at LC_X39_Y10_N6
--operation mode is arithmetic

U2L4 = AMPP_FUNCTION(U2_word_counter[1], U2L2, U2L3);

--U2L5 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~83 at LC_X39_Y10_N6
--operation mode is arithmetic

U2L5 = AMPP_FUNCTION(U2_word_counter[1], U2L2);

--U2L6 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~83COUT1_107 at LC_X39_Y10_N6
--operation mode is arithmetic

U2L6 = AMPP_FUNCTION(U2_word_counter[1], U2L3);


--U2L7 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~86 at LC_X39_Y10_N7
--operation mode is arithmetic

U2L7 = AMPP_FUNCTION(U2_word_counter[2], U2L5, U2L6);

--U2L8 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~88 at LC_X39_Y10_N7
--operation mode is arithmetic

U2L8 = AMPP_FUNCTION(U2_word_counter[2], U2L5);

--U2L9 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~88COUT1_109 at LC_X39_Y10_N7
--operation mode is arithmetic

U2L9 = AMPP_FUNCTION(U2_word_counter[2], U2L6);


--U2L10 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~91 at LC_X39_Y10_N8
--operation mode is arithmetic

U2L10 = AMPP_FUNCTION(U2_word_counter[3], U2L8, U2L9);

--U2L11 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~93 at LC_X39_Y10_N8
--operation mode is arithmetic

U2L11 = AMPP_FUNCTION(U2_word_counter[3], U2L8);

--U2L12 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~93COUT1_111 at LC_X39_Y10_N8
--operation mode is arithmetic

U2L12 = AMPP_FUNCTION(U2_word_counter[3], U2L9);


--U2_WORD_SR[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at LC_X37_Y10_N8
--operation mode is normal

U2_WORD_SR[2] = AMPP_FUNCTION(A1L6, U2L16, U2_word_counter[4], U2_WORD_SR[3], U2L15, VCC, U3_clear_signal, RB1_state[4], R2L72);


--R2L74 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~358 at LC_X38_Y10_N0
--operation mode is normal

R2L74 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[3], U2_word_counter[1], U2_word_counter[0]);


--U2L13 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~96 at LC_X39_Y10_N9
--operation mode is normal

U2L13 = AMPP_FUNCTION(U2_word_counter[4], U2L11, U2L12);


--NB6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[3] at LC_X36_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB6_Q[3] = AMPP_FUNCTION(A1L6, NB3_Q[3], D1_CLRN_SIGNAL, GND, D1L6);


--D1L6 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0 at LC_X37_Y9_N5
--operation mode is normal

D1L6 = AMPP_FUNCTION(NB8_Q[1], RB1_state[5], D1_OK_TO_UPDATE_IR_Q);


--R1_ir_loaded_address_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at LC_X36_Y15_N2
--operation mode is normal

R1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[0], !R1L11, R1L12);


--A1L58 is rtl~177 at LC_X36_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R2_ir_loaded_address_reg[0]_qfbk = R2_ir_loaded_address_reg[0];
A1L58 = R2_ir_loaded_address_reg[0]_qfbk & (SB1_dffe1a[3] & (!NB3_Q[3]) # !SB1_dffe1a[3] & !NB3_Q[5]);

--R2_ir_loaded_address_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at LC_X36_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R2_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[0], !R2L12, GND, R2L13);


--R1_ir_loaded_address_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at LC_X36_Y15_N3
--operation mode is normal

R1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[1], !R1L11, R1L12);


--A1L59 is rtl~178 at LC_X36_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R2_ir_loaded_address_reg[1]_qfbk = R2_ir_loaded_address_reg[1];
A1L59 = R2_ir_loaded_address_reg[1]_qfbk & (SB1_dffe1a[3] & (!NB3_Q[3]) # !SB1_dffe1a[3] & !NB3_Q[5]);

--R2_ir_loaded_address_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at LC_X36_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R2_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[1], !R2L12, GND, R2L13);


--U3_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC_X40_Y14_N3
--operation mode is normal

U3_WORD_SR[2] = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, RB1_state[8], A1L180, VCC, A1L67);


--A1L167 is rtl~5464 at LC_X40_Y14_N0
--operation mode is normal

A1L167 = RB1_state[4] & (U3_WORD_SR[2]) # !RB1_state[4] & !U3_word_counter[2] & U3_word_counter[1];


--U3L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~78 at LC_X39_Y14_N0
--operation mode is arithmetic

U3L2 = AMPP_FUNCTION(U3_word_counter[0]);

--U3L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~78COUT1_106 at LC_X39_Y14_N0
--operation mode is arithmetic

U3L3 = AMPP_FUNCTION(U3_word_counter[0]);


--U3_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4] at LC_X39_Y14_N9
--operation mode is normal

U3_word_counter[4] = AMPP_FUNCTION(A1L6, U3_word_counter[4], A1L168, U3L13, U3_clear_signal, VCC, A1L68);


--A1L168 is rtl~5465 at LC_X40_Y14_N4
--operation mode is normal

A1L168 = !U3_word_counter[1] & U3_word_counter[3] & !U3_word_counter[0] & !U3_word_counter[2];


--A1L68 is rtl~249 at LC_X39_Y14_N5
--operation mode is normal

A1L68 = U3_clear_signal # RB1_state[3] & !RB1_state[4] & D1_jtag_debug_mode_usr0;


--U3L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~81 at LC_X39_Y14_N1
--operation mode is arithmetic

U3L4 = AMPP_FUNCTION(U3_word_counter[1], U3L2, U3L3);

--U3L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~83 at LC_X39_Y14_N1
--operation mode is arithmetic

U3L5 = AMPP_FUNCTION(U3_word_counter[1], U3L2);

--U3L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~83COUT1_107 at LC_X39_Y14_N1
--operation mode is arithmetic

U3L6 = AMPP_FUNCTION(U3_word_counter[1], U3L3);


--U3L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~86 at LC_X39_Y14_N2
--operation mode is arithmetic

U3L7 = AMPP_FUNCTION(U3_word_counter[2], U3L5, U3L6);

--U3L8 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~88 at LC_X39_Y14_N2
--operation mode is arithmetic

U3L8 = AMPP_FUNCTION(U3_word_counter[2], U3L5);

--U3L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~88COUT1_109 at LC_X39_Y14_N2
--operation mode is arithmetic

U3L9 = AMPP_FUNCTION(U3_word_counter[2], U3L6);


--U3L10 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~91 at LC_X39_Y14_N3
--operation mode is arithmetic

U3L10 = AMPP_FUNCTION(U3_word_counter[3], U3L8, U3L9);

--U3L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~93 at LC_X39_Y14_N3
--operation mode is arithmetic

U3L11 = AMPP_FUNCTION(U3_word_counter[3], U3L8);

--U3L12 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~93COUT1_111 at LC_X39_Y14_N3
--operation mode is arithmetic

U3L12 = AMPP_FUNCTION(U3_word_counter[3], U3L9);


--NB3L6 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~1005 at LC_X39_Y12_N6
--operation mode is normal

NB3L6 = AMPP_FUNCTION(RB1_state[4], NB3_Q[4]);


--NB3L7 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~1006 at LC_X36_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB3L7 = AMPP_FUNCTION(SB1_dffe1a[3], NB3_Q[4], NB3_Q[6]);

--R1_ir_loaded_address_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at LC_X36_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[2], !R1L11, GND, R1L12);


--NB3L8 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~1007 at LC_X36_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB3L8 = AMPP_FUNCTION(NB3L7, RB1_state[4], A1L152);

--R2_ir_loaded_address_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at LC_X36_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R2_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[2], !R2L12, GND, R2L13);


--U1_WORD_SR[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at LC_X39_Y12_N5
--operation mode is normal

U1_WORD_SR[2] = AMPP_FUNCTION(A1L6, U1_word_counter[4], U1L17, U1_WORD_SR[3], U1L16, VCC, U3_clear_signal, RB1_state[4], R1L74);


--U1_word_counter[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at LC_X40_Y12_N3
--operation mode is normal

U1_word_counter[1] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, U1L11, VCC, R1L73);


--U1L15 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~671 at LC_X40_Y12_N0
--operation mode is normal

U1L15 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[1], U1_word_counter[3], U1_word_counter[2]);


--U1L2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~78 at LC_X41_Y12_N5
--operation mode is arithmetic

U1L2 = AMPP_FUNCTION(U1_word_counter[0]);

--U1L3 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~78COUT1_106 at LC_X41_Y12_N5
--operation mode is arithmetic

U1L3 = AMPP_FUNCTION(U1_word_counter[0]);


--R1L75 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~450 at LC_X39_Y12_N0
--operation mode is normal

R1L75 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[3], U1_word_counter[4], U1_word_counter[2]);


--R1L73 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~3 at LC_X41_Y12_N1
--operation mode is normal

R1L73 = AMPP_FUNCTION(U3_clear_signal, RB1_state[4], RB1_state[3], R1L69);


--U1L4 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~81 at LC_X41_Y12_N7
--operation mode is arithmetic

U1L4 = AMPP_FUNCTION(U1_word_counter[2], U1L12, U1L13);

--U1L5 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~83 at LC_X41_Y12_N7
--operation mode is arithmetic

U1L5 = AMPP_FUNCTION(U1_word_counter[2], U1L12);

--U1L6 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~83COUT1_109 at LC_X41_Y12_N7
--operation mode is arithmetic

U1L6 = AMPP_FUNCTION(U1_word_counter[2], U1L13);


--U1L7 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~86 at LC_X41_Y12_N8
--operation mode is arithmetic

U1L7 = AMPP_FUNCTION(U1_word_counter[3], U1L5, U1L6);

--U1L8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~88 at LC_X41_Y12_N8
--operation mode is arithmetic

U1L8 = AMPP_FUNCTION(U1_word_counter[3], U1L5);

--U1L9 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~88COUT1_111 at LC_X41_Y12_N8
--operation mode is arithmetic

U1L9 = AMPP_FUNCTION(U1_word_counter[3], U1L6);


--U1L10 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~91 at LC_X41_Y12_N9
--operation mode is normal

U1L10 = AMPP_FUNCTION(U1_word_counter[4], U1L8, U1L9);


--NB7_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3] at LC_X38_Y11_N5
--operation mode is normal

NB7_Q[3] = AMPP_FUNCTION(A1L6, NB3_Q[3], D1_CLRN_SIGNAL, D1L7);


--D1L7 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1 at LC_X39_Y12_N8
--operation mode is normal

D1L7 = AMPP_FUNCTION(RB1_state[5], D1_OK_TO_UPDATE_IR_Q, NB8_Q[0]);


--RB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LC_X42_Y13_N2
--operation mode is normal

RB1_state[11] = AMPP_FUNCTION(A1L6, RB1_state[14], RB1_state[11], RB1_state[10], VCC, A1L8);


--RB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LC_X40_Y13_N6
--operation mode is normal

RB1_state[9] = AMPP_FUNCTION(A1L6, RB1_state[2], A1L8, VCC);


--RB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LC_X41_Y13_N1
--operation mode is normal

RB1_tms_cnt[2] = AMPP_FUNCTION(A1L6, RB1_tms_cnt[2], RB1_tms_cnt[1], RB1_tms_cnt[0], VCC, !A1L8);


--RB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LC_X41_Y13_N5
--operation mode is normal

RB1_tms_cnt[1] = AMPP_FUNCTION(A1L6, RB1_tms_cnt[0], RB1_tms_cnt[1], VCC, !A1L8);


--RB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LC_X41_Y13_N0
--operation mode is normal

RB1_tms_cnt[0] = AMPP_FUNCTION(A1L6, RB1_tms_cnt[0], A1L8, VCC);


--RB1L19 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~224 at LC_X41_Y13_N4
--operation mode is normal

RB1L19 = AMPP_FUNCTION(RB1_tms_cnt[2], RB1_tms_cnt[1], RB1_tms_cnt[0]);


--RB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LC_X41_Y13_N2
--operation mode is normal

RB1_state[10] = AMPP_FUNCTION(A1L6, RB1_state[9], A1L8, VCC);


--NB5_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] at LC_X38_Y13_N7
--operation mode is normal

NB5_Q[4] = AMPP_FUNCTION(A1L6, NB2_Q[0], NB3_Q[4], NB7_Q[4], D1_CLRN_SIGNAL, D1L26);


--NB3L10 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~1009 at LC_X37_Y11_N4
--operation mode is normal

NB3L10 = AMPP_FUNCTION(NB3_Q[5], RB1_state[4]);


--NB3L11 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~1010 at LC_X36_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB3L11 = AMPP_FUNCTION(SB1_dffe1a[3], NB3_Q[4], NB3_Q[6]);

--R1_ir_loaded_address_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at LC_X36_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[3], !R1L11, GND, R1L12);


--NB3L12 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~1011 at LC_X36_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB3L12 = AMPP_FUNCTION(NB3L11, RB1_state[4], A1L152);

--R2_ir_loaded_address_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at LC_X36_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

R2_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[3], !R2L12, GND, R2L13);


--NB4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[4] at LC_X36_Y10_N2
--operation mode is normal

NB4_Q[4] = AMPP_FUNCTION(A1L6, NB3_Q[4], NB6_Q[4], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--LB14L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95 at LC_X13_Y11_N9
--operation mode is normal

LB14L10_carry_eqn = (!LB14L27 & LB14L24) # (LB14L27 & LB14L25);
LB14L10 = LB14L10_carry_eqn $ LB2L7;


--DB1_Tmp1[14] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[14] at LC_X14_Y13_N1
--operation mode is normal

DB1_Tmp1[14]_lut_out = !DB1L104 & (DB1L147 & (DB1L144) # !DB1L147 & DB1_Tmp1[14]);
DB1_Tmp1[14] = DFFEAS(DB1_Tmp1[14]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L139 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3031 at LC_X14_Y13_N5
--operation mode is normal

DB1L139 = DB1L1 & DB1L3 # !DB1L1 & (DB1_Tmp1[14]);


--A1L63 is rtl~199 at LC_X14_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[0]_qfbk = J1_TMOD[0];
A1L63 = J1_TMOD[0]_qfbk & J1_TMOD[1];

--J1_TMOD[0] is T8052:inst|T51_TC01:tc01|TMOD[0] at LC_X14_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[0] = DFFEAS(A1L63, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, J1L303, , , VCC);


--J1L375 is T8052:inst|T51_TC01:tc01|OF1~542 at LC_X23_Y6_N2
--operation mode is normal

J1L375 = A1L70 & !A1L63 & A1L71 & J1_Tick1;


--J1L386 is T8052:inst|T51_TC01:tc01|process0~11 at LC_X21_Y6_N4
--operation mode is normal

J1L386 = H1_TCON[6] & (J1_Tick12);


--J1L376 is T8052:inst|T51_TC01:tc01|OF1~543 at LC_X21_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[5]_qfbk = J1_TMOD[5];
J1L376 = A1L70 & (!J1_TMOD[5]_qfbk & J1_Tick1);

--J1_TMOD[5] is T8052:inst|T51_TC01:tc01|TMOD[5] at LC_X21_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[5] = DFFEAS(J1L376, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, J1L313, , , VCC);


--J1L377 is T8052:inst|T51_TC01:tc01|OF1~544 at LC_X24_Y4_N4
--operation mode is normal

J1L377 = J1_Cnt1[15] & J1_Cnt1[13] & J1_Cnt1[14];


--J1L378 is T8052:inst|T51_TC01:tc01|OF1~545 at LC_X21_Y6_N7
--operation mode is normal

J1L378 = A1L63 & J1L377 # !A1L63 & A1L71 & (J1L377 # !J1_TMOD[4]);


--J1L379 is T8052:inst|T51_TC01:tc01|OF1~546 at LC_X21_Y6_N8
--operation mode is normal

J1L379 = J1L378 & (A1L63 & J1L386 # !A1L63 & (J1L376));


--J1L380 is T8052:inst|T51_TC01:tc01|OF1~547 at LC_X22_Y4_N6
--operation mode is normal

J1L380 = J1_Cnt1[8] & J1_Cnt1[10] & J1_Cnt1[12];


--J1L381 is T8052:inst|T51_TC01:tc01|OF1~548 at LC_X22_Y4_N7
--operation mode is normal

J1L381 = J1L380 & J1_Cnt1[11] & J1L379 & J1_Cnt1[9];


--G1_Int_Trig_r[0] is T8052:inst|T51:core51|Int_Trig_r[0] at LC_X16_Y13_N3
--operation mode is normal

G1_Int_Trig_r[0]_lut_out = A1L181 & (G1_IP[0] # !G1L1320 & G1L1319);
G1_Int_Trig_r[0] = DFFEAS(G1_Int_Trig_r[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , A1L162, , , , );


--G1L713 is T8052:inst|T51:core51|Int_Acc~109 at LC_X16_Y13_N6
--operation mode is normal

G1L713 = G1_IPending & G1_ICall & !G1_Int_Trig_r[0];


--H1_T2CON_Wr is T8052:inst|T51_Glue:glue51|T2CON_Wr at LC_X14_Y9_N8
--operation mode is normal

H1_T2CON_Wr = B1_IO_Addr_r[6] & G1L1304 & B1_IO_Addr_r[3] & H1L46;


--K1L110 is T8052:inst|T51_TC2:tc2|TCON~270 at LC_X15_Y14_N9
--operation mode is normal

K1L110 = !K1_TCON[5] & !K1_TCON[4];


--K1_Tick is T8052:inst|T51_TC2:tc2|Tick at LC_X14_Y15_N4
--operation mode is normal

K1_Tick_lut_out = !K1_TCON[1] & K1_TCON[2] & K1_Tick12;
K1_Tick = DFFEAS(K1_Tick_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--K1_Cnt[15] is T8052:inst|T51_TC2:tc2|Cnt[15] at LC_X14_Y18_N4
--operation mode is normal

K1_Cnt[15]_lut_out = K1_Tick & (K1L2) # !K1_Tick & K1_Cnt[15];
K1_Cnt[15] = DFFEAS(K1_Cnt[15]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L317, , , H1_TH2_Wr);


--K1_Cnt[14] is T8052:inst|T51_TC2:tc2|Cnt[14] at LC_X14_Y18_N9
--operation mode is normal

K1_Cnt[14]_lut_out = K1_Tick & (K1L6) # !K1_Tick & K1_Cnt[14];
K1_Cnt[14] = DFFEAS(K1_Cnt[14]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L315, , , H1_TH2_Wr);


--K1_Cnt[13] is T8052:inst|T51_TC2:tc2|Cnt[13] at LC_X14_Y18_N8
--operation mode is normal

K1_Cnt[13]_lut_out = K1_Tick & (K1L10) # !K1_Tick & K1_Cnt[13];
K1_Cnt[13] = DFFEAS(K1_Cnt[13]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L313, , , H1_TH2_Wr);


--K1_Cnt[12] is T8052:inst|T51_TC2:tc2|Cnt[12] at LC_X14_Y18_N3
--operation mode is normal

K1_Cnt[12]_lut_out = K1_Tick & K1L13 # !K1_Tick & (K1_Cnt[12]);
K1_Cnt[12] = DFFEAS(K1_Cnt[12]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L311, , , H1_TH2_Wr);


--A1L169 is rtl~5466 at LC_X14_Y18_N2
--operation mode is normal

A1L169 = K1_Cnt[14] & K1_Cnt[13] & K1_Cnt[15] & K1_Cnt[12];


--K1_Cnt[11] is T8052:inst|T51_TC2:tc2|Cnt[11] at LC_X14_Y18_N1
--operation mode is normal

K1_Cnt[11]_lut_out = K1_Tick & (K1L17) # !K1_Tick & K1_Cnt[11];
K1_Cnt[11] = DFFEAS(K1_Cnt[11]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L309, , , H1_TH2_Wr);


--K1_Cnt[10] is T8052:inst|T51_TC2:tc2|Cnt[10] at LC_X14_Y18_N6
--operation mode is normal

K1_Cnt[10]_lut_out = K1_Tick & K1L21 # !K1_Tick & (K1_Cnt[10]);
K1_Cnt[10] = DFFEAS(K1_Cnt[10]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L307, , , H1_TH2_Wr);


--K1_Cnt[9] is T8052:inst|T51_TC2:tc2|Cnt[9] at LC_X14_Y18_N0
--operation mode is normal

K1_Cnt[9]_lut_out = K1_Tick & K1L25 # !K1_Tick & (K1_Cnt[9]);
K1_Cnt[9] = DFFEAS(K1_Cnt[9]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L305, , , H1_TH2_Wr);


--K1_Cnt[8] is T8052:inst|T51_TC2:tc2|Cnt[8] at LC_X14_Y18_N7
--operation mode is normal

K1_Cnt[8]_lut_out = K1_Tick & (K1L29) # !K1_Tick & K1_Cnt[8];
K1_Cnt[8] = DFFEAS(K1_Cnt[8]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L303, , , H1_TH2_Wr);


--A1L170 is rtl~5467 at LC_X14_Y18_N5
--operation mode is normal

A1L170 = K1_Cnt[11] & K1_Cnt[9] & K1_Cnt[8] & K1_Cnt[10];


--K1_Cnt[7] is T8052:inst|T51_TC2:tc2|Cnt[7] at LC_X15_Y17_N4
--operation mode is normal

K1_Cnt[7]_lut_out = K1_Tick & (K1L32) # !K1_Tick & K1_Cnt[7];
K1_Cnt[7] = DFFEAS(K1_Cnt[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L317, , , H1_TL2_Wr);


--K1_Cnt[6] is T8052:inst|T51_TC2:tc2|Cnt[6] at LC_X15_Y17_N2
--operation mode is normal

K1_Cnt[6]_lut_out = K1_Tick & (K1L36) # !K1_Tick & K1_Cnt[6];
K1_Cnt[6] = DFFEAS(K1_Cnt[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L315, , , H1_TL2_Wr);


--K1_Cnt[5] is T8052:inst|T51_TC2:tc2|Cnt[5] at LC_X15_Y17_N8
--operation mode is normal

K1_Cnt[5]_lut_out = K1_Tick & K1L40 # !K1_Tick & (K1_Cnt[5]);
K1_Cnt[5] = DFFEAS(K1_Cnt[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L313, , , H1_TL2_Wr);


--K1_Cnt[4] is T8052:inst|T51_TC2:tc2|Cnt[4] at LC_X15_Y17_N1
--operation mode is normal

K1_Cnt[4]_lut_out = K1_Tick & (K1L44) # !K1_Tick & K1_Cnt[4];
K1_Cnt[4] = DFFEAS(K1_Cnt[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L311, , , H1_TL2_Wr);


--A1L171 is rtl~5468 at LC_X15_Y17_N9
--operation mode is normal

A1L171 = K1_Cnt[4] & K1_Cnt[7] & K1_Cnt[6] & K1_Cnt[5];


--K1_Cnt[3] is T8052:inst|T51_TC2:tc2|Cnt[3] at LC_X15_Y17_N7
--operation mode is normal

K1_Cnt[3]_lut_out = K1_Tick & (K1L48) # !K1_Tick & K1_Cnt[3];
K1_Cnt[3] = DFFEAS(K1_Cnt[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L309, , , H1_TL2_Wr);


--K1_Cnt[2] is T8052:inst|T51_TC2:tc2|Cnt[2] at LC_X15_Y17_N0
--operation mode is normal

K1_Cnt[2]_lut_out = K1_Tick & (K1L51) # !K1_Tick & K1_Cnt[2];
K1_Cnt[2] = DFFEAS(K1_Cnt[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L307, , , H1_TL2_Wr);


--K1_Cnt[1] is T8052:inst|T51_TC2:tc2|Cnt[1] at LC_X15_Y17_N5
--operation mode is normal

K1_Cnt[1]_lut_out = K1_Tick & K1L55 # !K1_Tick & (K1_Cnt[1]);
K1_Cnt[1] = DFFEAS(K1_Cnt[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L305, , , H1_TL2_Wr);


--K1_Cnt[0] is T8052:inst|T51_TC2:tc2|Cnt[0] at LC_X15_Y17_N3
--operation mode is normal

K1_Cnt[0]_lut_out = K1_Tick & K1L59 # !K1_Tick & (K1_Cnt[0]);
K1_Cnt[0] = DFFEAS(K1_Cnt[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L303, , , H1_TL2_Wr);


--A1L172 is rtl~5469 at LC_X15_Y17_N6
--operation mode is normal

A1L172 = K1_Cnt[3] & K1_Cnt[1] & K1_Cnt[2] & K1_Cnt[0];


--A1L173 is rtl~5470 at LC_X15_Y19_N2
--operation mode is normal

A1L173 = A1L171 & A1L170 & A1L169 & A1L172;


--M1_RX_Bit_Cnt[3] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[3] at LC_X12_Y8_N3
--operation mode is normal

M1_RX_Bit_Cnt[3]_lut_out = A1L187 & M1L65 & (M1L1 $ M1_RX_Bit_Cnt[3]) # !A1L187 & (M1_RX_Bit_Cnt[3]);
M1_RX_Bit_Cnt[3] = DFFEAS(M1_RX_Bit_Cnt[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_RX_Bit_Cnt[2] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[2] at LC_X12_Y8_N4
--operation mode is normal

M1_RX_Bit_Cnt[2]_lut_out = A1L187 & M1L61 & (M1_RX_Bit_Cnt[2] $ M1L2) # !A1L187 & (M1_RX_Bit_Cnt[2]);
M1_RX_Bit_Cnt[2] = DFFEAS(M1_RX_Bit_Cnt[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_RX_Bit_Cnt[1] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[1] at LC_X12_Y8_N7
--operation mode is normal

M1_RX_Bit_Cnt[1]_lut_out = A1L187 & M1L61 & (M1_RX_Bit_Cnt[0] $ M1_RX_Bit_Cnt[1]) # !A1L187 & (M1_RX_Bit_Cnt[1]);
M1_RX_Bit_Cnt[1] = DFFEAS(M1_RX_Bit_Cnt[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_RX_Bit_Cnt[0] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[0] at LC_X12_Y8_N5
--operation mode is normal

M1_RX_Bit_Cnt[0]_lut_out = A1L187 & (A1L61 # !M1_RX_Bit_Cnt[0] & M1L59) # !A1L187 & (M1_RX_Bit_Cnt[0]);
M1_RX_Bit_Cnt[0] = DFFEAS(M1_RX_Bit_Cnt[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--A1L174 is rtl~5471 at LC_X12_Y8_N9
--operation mode is normal

A1L174 = !M1_RX_Bit_Cnt[1] & !M1_RX_Bit_Cnt[0] & !M1_RX_Bit_Cnt[2];


--M1_TXD_i is T8052:inst|T51_UART:uart|TXD_i at LC_X14_Y7_N3
--operation mode is normal

M1_TXD_i_lut_out = M1L160 & (!M1L161) # !M1L160 & (M1L54 $ M1_TXD_i);
M1_TXD_i = DFFEAS(M1_TXD_i_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_Tick6 is T8052:inst|T51_UART:uart|Tick6 at LC_X11_Y10_N9
--operation mode is normal

M1_Tick6_lut_out = M1_Prescaler[2] & !M1_Prescaler[1] & (M1_Prescaler[0]);
M1_Tick6 = DFFEAS(M1_Tick6_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L48 is T8052:inst|T51_UART:uart|process3~267 at LC_X14_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[7]_qfbk = M1_SCON[7];
M1L48 = !M1_SCON[6] & M1_Tick6 & !M1_SCON[7]_qfbk;

--M1_SCON[7] is T8052:inst|T51_UART:uart|SCON[7] at LC_X14_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[7] = DFFEAS(M1L48, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_SCON_Wr, J1L317, , , VCC);


--M1L85 is T8052:inst|T51_UART:uart|SCON~1348 at LC_X14_Y7_N7
--operation mode is normal

M1L85 = M1L48 & M1_TXD_i & M1_RX_Bit_Cnt[3] & A1L174;


--M1_Bit_Phase[3] is T8052:inst|T51_UART:uart|Bit_Phase[3] at LC_X13_Y8_N3
--operation mode is normal

M1_Bit_Phase[3]_lut_out = A1L61 & M1_Bit_Phase[3] & !A1L175 & M1_RX_Filtered # !A1L61 & (M1_Bit_Phase[3] $ A1L175);
M1_Bit_Phase[3] = DFFEAS(M1_Bit_Phase[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , M1L34, , , , );


--M1_Bit_Phase[2] is T8052:inst|T51_UART:uart|Bit_Phase[2] at LC_X13_Y8_N1
--operation mode is normal

M1_Bit_Phase[2]_lut_out = M1L3 & (!A1L185 & M1_RX_Filtered # !A1L61);
M1_Bit_Phase[2] = DFFEAS(M1_Bit_Phase[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , M1L34, , , , );


--M1_Bit_Phase[1] is T8052:inst|T51_UART:uart|Bit_Phase[1] at LC_X13_Y8_N2
--operation mode is normal

M1_Bit_Phase[1]_lut_out = M1L4 & (M1_RX_Filtered & !A1L185 # !A1L61);
M1_Bit_Phase[1] = DFFEAS(M1_Bit_Phase[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , M1L34, , , , );


--M1_Bit_Phase[0] is T8052:inst|T51_UART:uart|Bit_Phase[0] at LC_X13_Y9_N2
--operation mode is normal

M1_Bit_Phase[0]_lut_out = !M1_Bit_Phase[0] & (!A1L185 & M1_RX_Filtered # !A1L61);
M1_Bit_Phase[0] = DFFEAS(M1_Bit_Phase[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , M1L34, , , , );


--A1L175 is rtl~5472 at LC_X13_Y9_N5
--operation mode is normal

A1L175 = M1_Bit_Phase[1] & M1_Bit_Phase[2] & M1_Bit_Phase[0];


--K1_UART_Clk is T8052:inst|T51_TC2:tc2|UART_Clk at LC_X15_Y14_N1
--operation mode is normal

K1_UART_Clk_lut_out = A1L173 & K1_Tick;
K1_UART_Clk = DFFEAS(K1_UART_Clk_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_BaudC1_g is T8052:inst|T51_UART:uart|BaudC1_g at LC_X15_Y14_N6
--operation mode is normal

M1_BaudC1_g_lut_out = H1_PCON[7] # M1_BaudC1_g $ J1_OF1;
M1_BaudC1_g = DFFEAS(M1_BaudC1_g_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L6 is T8052:inst|T51_UART:uart|Baud16R_i~141 at LC_X15_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[5]_qfbk = K1_TCON[5];
M1L6 = K1_TCON[5]_qfbk & K1_UART_Clk # !K1_TCON[5]_qfbk & (J1_OF1 & M1_BaudC1_g);

--K1_TCON[5] is T8052:inst|T51_TC2:tc2|TCON[5] at LC_X15_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[5] = DFFEAS(M1L6, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_T2CON_Wr, J1L313, , , VCC);


--M1_BaudFix is T8052:inst|T51_UART:uart|BaudFix at LC_X11_Y10_N8
--operation mode is normal

M1_BaudFix_lut_out = M1L46 & M1_Baud_Cnt[4] & M1_Baud_Cnt[3] & M1_Baud_Cnt[2];
M1_BaudFix = DFFEAS(M1_BaudFix_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L47 is T8052:inst|T51_UART:uart|process3~4 at LC_X14_Y8_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[4]_qfbk = M1_SCON[4];
M1L47 = M1_SCON[4]_qfbk & (M1_SCON[6] & (M1L6) # !M1_SCON[6] & M1_BaudFix);

--M1_SCON[4] is T8052:inst|T51_UART:uart|SCON[4] at LC_X14_Y8_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[4] = DFFEAS(M1L47, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_SCON_Wr, J1L311, , , VCC);


--A1L61 is rtl~190 at LC_X12_Y8_N1
--operation mode is normal

A1L61 = !M1_RX_Bit_Cnt[1] & !M1_RX_Bit_Cnt[3] & !M1_RX_Bit_Cnt[2] & !M1_RX_Bit_Cnt[0];


--M1L49 is T8052:inst|T51_UART:uart|process3~268 at LC_X13_Y8_N8
--operation mode is normal

M1L49 = M1L48 & (M1_TXD_i # A1L61);


--M1L58 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]~635 at LC_X13_Y8_N0
--operation mode is normal

M1L58 = M1L47 & A1L175 & !M1L49 & M1_Bit_Phase[3];


--M1L50 is T8052:inst|T51_UART:uart|process3~269 at LC_X12_Y7_N0
--operation mode is normal

M1L50 = M1_RX_Bit_Cnt[0] & !M1_SCON[7] & !M1_RX_Bit_Cnt[1] # !M1_RX_Bit_Cnt[0] & M1_SCON[7] & M1_RX_Bit_Cnt[1];


--M1L51 is T8052:inst|T51_UART:uart|process3~270 at LC_X11_Y7_N2
--operation mode is normal

M1L51 = !M1_RX_Bit_Cnt[2] & M1_RX_Bit_Cnt[3];


--M1_RX_ShiftReg[8] is T8052:inst|T51_UART:uart|RX_ShiftReg[8] at LC_X14_Y9_N3
--operation mode is normal

M1_RX_ShiftReg[8]_lut_out = M1L47 & (M1L73 & !M1_RX_Filtered # !M1L73 & (M1_RX_ShiftReg[8])) # !M1L47 & (M1_RX_ShiftReg[8]);
M1_RX_ShiftReg[8] = DFFEAS(M1_RX_ShiftReg[8]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L86 is T8052:inst|T51_UART:uart|SCON~1349 at LC_X14_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[5]_qfbk = M1_SCON[5];
M1L86 = M1L50 & M1L51 & (M1_RX_ShiftReg[8] # !M1_SCON[5]_qfbk);

--M1_SCON[5] is T8052:inst|T51_UART:uart|SCON[5] at LC_X14_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[5] = DFFEAS(M1L86, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_SCON_Wr, J1L313, , , VCC);


--M1L87 is T8052:inst|T51_UART:uart|SCON~1350 at LC_X15_Y8_N7
--operation mode is normal

M1L87 = !A1L61 & (M1L85 # M1L58 & M1L86);


--H1L44 is T8052:inst|T51_Glue:glue51|SCON_Wr~14 at LC_X14_Y9_N5
--operation mode is normal

H1L44 = !B1_IO_Addr_r[5] & (B1_IO_Addr_r[4]);


--H1_SCON_Wr is T8052:inst|T51_Glue:glue51|SCON_Wr at LC_X14_Y9_N6
--operation mode is normal

H1_SCON_Wr = !B1_IO_Addr_r[6] & G1L1304 & B1_IO_Addr_r[3] & H1L44;


--M1_TX_Bit_Cnt[3] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[3] at LC_X12_Y7_N9
--operation mode is normal

M1_TX_Bit_Cnt[3]_lut_out = M1_TX_Tick & (M1L41) # !M1_TX_Tick & M1_TX_Bit_Cnt[3];
M1_TX_Bit_Cnt[3] = DFFEAS(M1_TX_Bit_Cnt[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L99, , , !M1L55);


--M1_TX_Bit_Cnt[2] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[2] at LC_X12_Y6_N4
--operation mode is normal

M1_TX_Bit_Cnt[2]_lut_out = M1_TX_Tick & M1L5 # !M1_TX_Tick & (M1_TX_Bit_Cnt[2]);
M1_TX_Bit_Cnt[2] = DFFEAS(M1_TX_Bit_Cnt[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L100, , , !M1L55);


--M1L88 is T8052:inst|T51_UART:uart|SCON~1352 at LC_X12_Y6_N6
--operation mode is normal

M1L88 = !M1_TX_Bit_Cnt[2] & M1_TX_Bit_Cnt[3];


--M1_TX_Bit_Cnt[0] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[0] at LC_X12_Y7_N3
--operation mode is normal

M1_TX_Bit_Cnt[0]_lut_out = M1_TX_Tick & M1L38 # !M1_TX_Tick & (M1_TX_Bit_Cnt[0]);
M1_TX_Bit_Cnt[0] = DFFEAS(M1_TX_Bit_Cnt[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L102, , , !M1L55);


--M1_TX_Bit_Cnt[1] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[1] at LC_X12_Y6_N0
--operation mode is normal

M1_TX_Bit_Cnt[1]_lut_out = M1_TX_Tick & M1L39 # !M1_TX_Tick & (M1_TX_Bit_Cnt[1]);
M1_TX_Bit_Cnt[1] = DFFEAS(M1_TX_Bit_Cnt[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L103, , , !M1L55);


--M1L89 is T8052:inst|T51_UART:uart|SCON~1353 at LC_X10_Y7_N2
--operation mode is normal

M1L89 = !M1_TX_Bit_Cnt[1] & (!M1_TX_Bit_Cnt[0]);


--A1L62 is rtl~194 at LC_X12_Y7_N2
--operation mode is normal

A1L62 = M1_TX_Bit_Cnt[1] # M1_TX_Bit_Cnt[2] # M1_TX_Bit_Cnt[3] # M1_TX_Bit_Cnt[0];


--M1L90 is T8052:inst|T51_UART:uart|SCON~1354 at LC_X14_Y7_N6
--operation mode is normal

M1L90 = M1L48 & M1L89 & (M1_TXD_i # !A1L62);


--M1L91 is T8052:inst|T51_UART:uart|SCON~1355 at LC_X12_Y7_N6
--operation mode is normal

M1L91 = M1_TX_Bit_Cnt[1] & (M1_SCON[7] & !M1_TX_Bit_Cnt[0]) # !M1_TX_Bit_Cnt[1] & (!M1_SCON[7] & M1_TX_Bit_Cnt[0]);


--M1_TX_Tick is T8052:inst|T51_UART:uart|TX_Tick at LC_X15_Y4_N6
--operation mode is normal

M1_TX_Tick_lut_out = M1_TX_Cnt[3] & M1L107 & M1_TX_Cnt[2] & M1_TX_Cnt[1];
M1_TX_Tick = DFFEAS(M1_TX_Tick_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L160 is T8052:inst|T51_UART:uart|TXD_i~482 at LC_X13_Y7_N1
--operation mode is normal

M1L160 = M1_TX_Tick & (A1L62 & !M1_TXD_i # !M1L48);


--M1L92 is T8052:inst|T51_UART:uart|SCON~1356 at LC_X15_Y8_N9
--operation mode is normal

M1L92 = M1L88 & (M1L90 # M1L91 & M1L160);


--A1L60 is rtl~189 at LC_X26_Y9_N1
--operation mode is normal

A1L60 = A1L79 & A1L143 & !G1_Inst[0] & !G1_Inst[6];


--G1L669 is T8052:inst|T51:core51|HPInt~100 at LC_X16_Y14_N7
--operation mode is normal

G1L669 = G1_ICall # A1L156 & A1L158 & A1L157;


--G1L939 is T8052:inst|T51:core51|LPInt~137 at LC_X15_Y13_N5
--operation mode is normal

G1L939 = G1_LPInt & (G1_HPInt # !A1L60);


--G1_P2R[6] is T8052:inst|T51:core51|P2R[6] at LC_X25_Y9_N3
--operation mode is normal

G1_P2R[6]_lut_out = !G1L1398;
G1_P2R[6] = DFFEAS(G1_P2R[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1398 is T8052:inst|T51:core51|RAM_Addr~2083 at LC_X25_Y9_N2
--operation mode is normal

G1L1398 = X1_Int_AddrA_r_i[7] & (H1L22 & (J1L315) # !H1L22 & !G1_P2R[6]) # !X1_Int_AddrA_r_i[7] & !G1_P2R[6];


--RB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LC_X41_Y13_N3
--operation mode is normal

RB1_state[14] = AMPP_FUNCTION(A1L6, RB1_state[13], A1L8, VCC);


--A1L176 is rtl~5473 at LC_X27_Y13_N0
--operation mode is normal

A1L176 = X1_wren_mux_a & (X1_wrdata_r[5]) # !X1_wren_mux_a & CB1_q_b[5];


--A1L177 is rtl~5474 at LC_X27_Y13_N1
--operation mode is normal

A1L177 = A1L190 & (G1_Inst[4] & (G1L495) # !G1_Inst[4] & G1L498);


--G1L569 is T8052:inst|T51:core51|add~20845 at LC_X28_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[13]_qfbk = G1_OPC[13];
G1L569 = G1L1325 & (G1_OPC[13]_qfbk) # !G1L1325 & !G1L1027 & (G1L510);

--G1_OPC[13] is T8052:inst|T51:core51|OPC[13] at LC_X28_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_OPC[13] = DFFEAS(G1L569, GLOBAL(MB1__clk0), !GLOBAL(inst2), , G1L1088, A1L164, , , VCC);


--G1L570 is T8052:inst|T51:core51|add~20846 at LC_X27_Y19_N2
--operation mode is normal

G1L570 = !G1L1345 & !G1_ICall & !G1L1344 # !A1L32;


--G1L572 is T8052:inst|T51:core51|add~20848 at LC_X29_Y18_N1
--operation mode is normal

G1L572 = G1L507 & G1L933 & (G1L111);


--G1L574 is T8052:inst|T51:core51|add~20850 at LC_X27_Y17_N0
--operation mode is normal

G1L574 = G1L109 & G1L70 & G1L504 & A1L35;


--G1L575 is T8052:inst|T51:core51|add~20851 at LC_X27_Y17_N7
--operation mode is normal

G1L575 = G1L1344 & G1_Inst1[5] # !G1L1344 & (G1L1336 & A1L164);


--G1L576 is T8052:inst|T51:core51|add~20852 at LC_X27_Y17_N6
--operation mode is normal

G1L576 = G1L574 # G1L575 & A1L32 & !G1_ICall;


--LB17L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~115 at LC_X23_Y12_N7
--operation mode is arithmetic

LB17L21_carry_eqn = (!LB17L14 & LB17L19) # (LB17L14 & LB17L20);
LB17L21 = LB11L26 $ LB8L20 $ LB17L21_carry_eqn;

--LB17L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~117 at LC_X23_Y12_N7
--operation mode is arithmetic

LB17L22_cout_0 = LB11L26 & !LB8L20 & !LB17L19 # !LB11L26 & (!LB17L19 # !LB8L20);
LB17L22 = CARRY(LB17L22_cout_0);

--LB17L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~117COUT1_152 at LC_X23_Y12_N7
--operation mode is arithmetic

LB17L23_cout_1 = LB11L26 & !LB8L20 & !LB17L20 # !LB11L26 & (!LB17L20 # !LB8L20);
LB17L23 = CARRY(LB17L23_cout_1);


--LB14L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 at LC_X13_Y11_N3
--operation mode is arithmetic

LB14L11 = LB2L8 $ LB5L13 $ LB14L8;

--LB14L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102 at LC_X13_Y11_N3
--operation mode is arithmetic

LB14L12_cout_0 = LB2L8 & !LB5L13 & !LB14L8 # !LB2L8 & (!LB14L8 # !LB5L13);
LB14L12 = CARRY(LB14L12_cout_0);

--LB14L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102COUT1_146 at LC_X13_Y11_N3
--operation mode is arithmetic

LB14L13_cout_1 = LB2L8 & !LB5L13 & !LB14L9 # !LB2L8 & (!LB14L9 # !LB5L13);
LB14L13 = CARRY(LB14L13_cout_1);


--DB1L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~282 at LC_X13_Y13_N1
--operation mode is arithmetic

DB1L9 = DB1_Tmp3[1] $ DB1_Tmp1[8] $ !DB1L7;

--DB1L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~284 at LC_X13_Y13_N1
--operation mode is arithmetic

DB1L10_cout_0 = DB1_Tmp3[1] & (!DB1L7 # !DB1_Tmp1[8]) # !DB1_Tmp3[1] & !DB1_Tmp1[8] & !DB1L7;
DB1L10 = CARRY(DB1L10_cout_0);

--DB1L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~284COUT1_323 at LC_X13_Y13_N1
--operation mode is arithmetic

DB1L11_cout_1 = DB1_Tmp3[1] & (!DB1L8 # !DB1_Tmp1[8]) # !DB1_Tmp3[1] & !DB1_Tmp1[8] & !DB1L8;
DB1L11 = CARRY(DB1L11_cout_1);


--DB1_Tmp1[8] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8] at LC_X16_Y12_N5
--operation mode is normal

DB1_Tmp1[8]_lut_out = !DB1L104 & (DB1L147 & DB1L132 # !DB1L147 & (DB1_Tmp1[8]));
DB1_Tmp1[8] = DFFEAS(DB1_Tmp1[8]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L140 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3032 at LC_X16_Y12_N8
--operation mode is normal

DB1L140 = DB1L1 & DB1L9 # !DB1L1 & (DB1_Tmp1[8]);


--LB14L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105 at LC_X13_Y11_N7
--operation mode is arithmetic

LB14L14_carry_eqn = (!LB14L27 & LB14L21) # (LB14L27 & LB14L22);
LB14L14 = LB5L17 $ LB2L11 $ LB14L14_carry_eqn;

--LB14L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107 at LC_X13_Y11_N7
--operation mode is arithmetic

LB14L15_cout_0 = LB5L17 & !LB2L11 & !LB14L21 # !LB5L17 & (!LB14L21 # !LB2L11);
LB14L15 = CARRY(LB14L15_cout_0);

--LB14L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107COUT1_152 at LC_X13_Y11_N7
--operation mode is arithmetic

LB14L16_cout_1 = LB5L17 & !LB2L11 & !LB14L22 # !LB5L17 & (!LB14L22 # !LB2L11);
LB14L16 = CARRY(LB14L16_cout_1);


--DB1L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~287 at LC_X13_Y13_N5
--operation mode is arithmetic

DB1L12_carry_eqn = (!DB1L19 & GND) # (DB1L19 & VCC);
DB1L12 = DB1_Tmp3[5] $ DB1_Tmp1[12] $ !DB1L12_carry_eqn;

--DB1L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~289 at LC_X13_Y13_N5
--operation mode is arithmetic

DB1L13_cout_0 = DB1_Tmp3[5] & (!DB1L19 # !DB1_Tmp1[12]) # !DB1_Tmp3[5] & !DB1_Tmp1[12] & !DB1L19;
DB1L13 = CARRY(DB1L13_cout_0);

--DB1L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~289COUT1_328 at LC_X13_Y13_N5
--operation mode is arithmetic

DB1L14_cout_1 = DB1_Tmp3[5] & (!DB1L19 # !DB1_Tmp1[12]) # !DB1_Tmp3[5] & !DB1_Tmp1[12] & !DB1L19;
DB1L14 = CARRY(DB1L14_cout_1);


--DB1_Tmp1[12] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[12] at LC_X12_Y13_N7
--operation mode is normal

DB1_Tmp1[12]_lut_out = !DB1L104 & (DB1L147 & (DB1L143) # !DB1L147 & DB1_Tmp1[12]);
DB1_Tmp1[12] = DFFEAS(DB1_Tmp1[12]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L141 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3033 at LC_X12_Y13_N5
--operation mode is normal

DB1L141 = DB1L1 & DB1L12 # !DB1L1 & (DB1_Tmp1[12]);


--J1_Cnt0[8] is T8052:inst|T51_TC01:tc01|Cnt0[8] at LC_X13_Y15_N5
--operation mode is normal

J1_Cnt0[8]_lut_out = J1L386 & J1L110 # !J1L386 & (J1L251);
J1_Cnt0[8] = DFFEAS(J1_Cnt0[8]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L303, , , H1_TH0_Wr);


--J1_Cnt0[15] is T8052:inst|T51_TC01:tc01|Cnt0[15] at LC_X13_Y15_N8
--operation mode is normal

J1_Cnt0[15]_lut_out = J1L386 & (J1L229) # !J1L386 & J1L252;
J1_Cnt0[15] = DFFEAS(J1_Cnt0[15]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L317, , , H1_TH0_Wr);


--J1_Cnt0[14] is T8052:inst|T51_TC01:tc01|Cnt0[14] at LC_X13_Y15_N9
--operation mode is normal

J1_Cnt0[14]_lut_out = J1L386 & (J1L230) # !J1L386 & J1L253;
J1_Cnt0[14] = DFFEAS(J1_Cnt0[14]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L315, , , H1_TH0_Wr);


--J1_Cnt0[13] is T8052:inst|T51_TC01:tc01|Cnt0[13] at LC_X13_Y16_N7
--operation mode is normal

J1_Cnt0[13]_lut_out = J1L386 & (J1L231) # !J1L386 & J1L254;
J1_Cnt0[13] = DFFEAS(J1_Cnt0[13]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L313, , , H1_TH0_Wr);


--J1L371 is T8052:inst|T51_TC01:tc01|OF0~286 at LC_X14_Y16_N4
--operation mode is normal

J1L371 = J1_Cnt0[14] & J1_Cnt0[15] & J1_Cnt0[13] # !J1_TMOD[0];


--J1_Cnt0[12] is T8052:inst|T51_TC01:tc01|Cnt0[12] at LC_X13_Y16_N3
--operation mode is normal

J1_Cnt0[12]_lut_out = J1L386 & J1L132 # !J1L386 & (J1L256);
J1_Cnt0[12] = DFFEAS(J1_Cnt0[12]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L311, , , H1_TH0_Wr);


--J1_Cnt0[11] is T8052:inst|T51_TC01:tc01|Cnt0[11] at LC_X13_Y16_N0
--operation mode is normal

J1_Cnt0[11]_lut_out = J1L386 & (J1L142) # !J1L386 & J1L258;
J1_Cnt0[11] = DFFEAS(J1_Cnt0[11]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L309, , , H1_TH0_Wr);


--J1_Cnt0[10] is T8052:inst|T51_TC01:tc01|Cnt0[10] at LC_X14_Y15_N7
--operation mode is normal

J1_Cnt0[10]_lut_out = J1L386 & (J1L151) # !J1L386 & J1L260;
J1_Cnt0[10] = DFFEAS(J1_Cnt0[10]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L307, , , H1_TH0_Wr);


--J1_Cnt0[9] is T8052:inst|T51_TC01:tc01|Cnt0[9] at LC_X14_Y15_N5
--operation mode is normal

J1_Cnt0[9]_lut_out = J1L386 & J1L161 # !J1L386 & (J1L262);
J1_Cnt0[9] = DFFEAS(J1_Cnt0[9]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , J1L305, , , H1_TH0_Wr);


--J1L372 is T8052:inst|T51_TC01:tc01|OF0~287 at LC_X12_Y15_N9
--operation mode is normal

J1L372 = J1_Cnt0[9] & J1_Cnt0[11] & J1_Cnt0[10] & J1_Cnt0[12];


--J1L373 is T8052:inst|T51_TC01:tc01|OF0~288 at LC_X15_Y15_N5
--operation mode is normal

J1L373 = J1_TMOD[1] # J1L372 & J1_Cnt0[8] & J1L371;


--J1_Tick0 is T8052:inst|T51_TC01:tc01|Tick0 at LC_X14_Y14_N9
--operation mode is normal

J1_Tick0_lut_out = !J1_TMOD[2] & !J1_TMOD[3] & J1_Tick12 & H1_TCON[4];
J1_Tick0 = DFFEAS(J1_Tick0_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Cnt0[7] is T8052:inst|T51_TC01:tc01|Cnt0[7] at LC_X12_Y16_N9
--operation mode is normal

J1_Cnt0[7]_lut_out = H1_TL0_Wr & (J1L317) # !H1_TL0_Wr & (J1L266 # J1L267);
J1_Cnt0[7] = DFFEAS(J1_Cnt0[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Cnt0[6] is T8052:inst|T51_TC01:tc01|Cnt0[6] at LC_X14_Y17_N9
--operation mode is normal

J1_Cnt0[6]_lut_out = H1_TL0_Wr & (J1L315) # !H1_TL0_Wr & (J1L271 # J1L270);
J1_Cnt0[6] = DFFEAS(J1_Cnt0[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Cnt0[5] is T8052:inst|T51_TC01:tc01|Cnt0[5] at LC_X12_Y17_N3
--operation mode is normal

J1_Cnt0[5]_lut_out = H1_TL0_Wr & J1L313 # !H1_TL0_Wr & (J1L274 # J1L275);
J1_Cnt0[5] = DFFEAS(J1_Cnt0[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Cnt0[4] is T8052:inst|T51_TC01:tc01|Cnt0[4] at LC_X15_Y16_N7
--operation mode is normal

J1_Cnt0[4]_lut_out = H1_TL0_Wr & (J1L311) # !H1_TL0_Wr & (J1L278 # J1L279);
J1_Cnt0[4] = DFFEAS(J1_Cnt0[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--A1L178 is rtl~5477 at LC_X15_Y16_N1
--operation mode is normal

A1L178 = J1_Cnt0[4] & J1_Cnt0[6] & J1_Cnt0[7] & J1_Cnt0[5];


--J1_Cnt0[3] is T8052:inst|T51_TC01:tc01|Cnt0[3] at LC_X13_Y17_N0
--operation mode is normal

J1_Cnt0[3]_lut_out = H1_TL0_Wr & (J1L309) # !H1_TL0_Wr & (J1L283 # J1L282);
J1_Cnt0[3] = DFFEAS(J1_Cnt0[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Cnt0[2] is T8052:inst|T51_TC01:tc01|Cnt0[2] at LC_X13_Y17_N5
--operation mode is normal

J1_Cnt0[2]_lut_out = H1_TL0_Wr & (J1L307) # !H1_TL0_Wr & (J1L286 # J1L287);
J1_Cnt0[2] = DFFEAS(J1_Cnt0[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Cnt0[1] is T8052:inst|T51_TC01:tc01|Cnt0[1] at LC_X14_Y16_N9
--operation mode is normal

J1_Cnt0[1]_lut_out = H1_TL0_Wr & (J1L305) # !H1_TL0_Wr & (J1L291 # J1L290);
J1_Cnt0[1] = DFFEAS(J1_Cnt0[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--J1_Cnt0[0] is T8052:inst|T51_TC01:tc01|Cnt0[0] at LC_X15_Y15_N7
--operation mode is normal

J1_Cnt0[0]_lut_out = H1_TL0_Wr & J1L303 # !H1_TL0_Wr & (J1L295 # J1L294);
J1_Cnt0[0] = DFFEAS(J1_Cnt0[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--A1L179 is rtl~5478 at LC_X13_Y17_N7
--operation mode is normal

A1L179 = J1_Cnt0[0] & J1_Cnt0[2] & J1_Cnt0[1] & J1_Cnt0[3];


--LB17L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~120 at LC_X23_Y12_N9
--operation mode is normal

LB17L24_carry_eqn = (!LB17L14 & LB17L26) # (LB17L14 & LB17L27);
LB17L24 = LB17L24_carry_eqn $ LB8L23;


--LB14L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110 at LC_X13_Y11_N5
--operation mode is arithmetic

LB14L17_carry_eqn = LB14L27;
LB14L17 = LB5L18 $ LB2L14 $ LB14L17_carry_eqn;

--LB14L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112 at LC_X13_Y11_N5
--operation mode is arithmetic

LB14L18_cout_0 = LB5L18 & !LB2L14 & !LB14L27 # !LB5L18 & (!LB14L27 # !LB2L14);
LB14L18 = CARRY(LB14L18_cout_0);

--LB14L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112COUT1_148 at LC_X13_Y11_N5
--operation mode is arithmetic

LB14L19_cout_1 = LB5L18 & !LB2L14 & !LB14L27 # !LB5L18 & (!LB14L27 # !LB2L14);
LB14L19 = CARRY(LB14L19_cout_1);


--DB1L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~292 at LC_X13_Y13_N3
--operation mode is arithmetic

DB1L15 = DB1_Tmp3[3] $ DB1_Tmp1[10] $ !DB1L26;

--DB1L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~294 at LC_X13_Y13_N3
--operation mode is arithmetic

DB1L16_cout_0 = DB1_Tmp3[3] & (!DB1L26 # !DB1_Tmp1[10]) # !DB1_Tmp3[3] & !DB1_Tmp1[10] & !DB1L26;
DB1L16 = CARRY(DB1L16_cout_0);

--DB1L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~294COUT1_326 at LC_X13_Y13_N3
--operation mode is arithmetic

DB1L17_cout_1 = DB1_Tmp3[3] & (!DB1L27 # !DB1_Tmp1[10]) # !DB1_Tmp3[3] & !DB1_Tmp1[10] & !DB1L27;
DB1L17 = CARRY(DB1L17_cout_1);


--DB1_Tmp1[10] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[10] at LC_X13_Y14_N8
--operation mode is normal

DB1_Tmp1[10]_lut_out = !DB1L104 & (DB1L147 & DB1L145 # !DB1L147 & (DB1_Tmp1[10]));
DB1_Tmp1[10] = DFFEAS(DB1_Tmp1[10]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L142 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3034 at LC_X13_Y14_N5
--operation mode is normal

DB1L142 = DB1L1 & (DB1L15) # !DB1L1 & DB1_Tmp1[10];


--LB14L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~115 at LC_X13_Y11_N6
--operation mode is arithmetic

LB14L20_carry_eqn = (!LB14L27 & LB14L18) # (LB14L27 & LB14L19);
LB14L20 = LB5L21 $ LB2L18 $ !LB14L20_carry_eqn;

--LB14L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~117 at LC_X13_Y11_N6
--operation mode is arithmetic

LB14L21_cout_0 = LB5L21 & (LB2L18 # !LB14L18) # !LB5L21 & LB2L18 & !LB14L18;
LB14L21 = CARRY(LB14L21_cout_0);

--LB14L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~117COUT1_150 at LC_X13_Y11_N6
--operation mode is arithmetic

LB14L22_cout_1 = LB5L21 & (LB2L18 # !LB14L19) # !LB5L21 & LB2L18 & !LB14L19;
LB14L22 = CARRY(LB14L22_cout_1);


--DB1L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~297 at LC_X13_Y13_N4
--operation mode is arithmetic

DB1L18 = DB1_Tmp3[4] $ DB1_Tmp1[11] $ DB1L16;

--DB1L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~299 at LC_X13_Y13_N4
--operation mode is arithmetic

DB1L19 = DB1L20;


--DB1_Tmp1[11] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[11] at LC_X13_Y14_N6
--operation mode is normal

DB1_Tmp1[11]_lut_out = !DB1L104 & (DB1L147 & DB1L142 # !DB1L147 & (DB1_Tmp1[11]));
DB1_Tmp1[11] = DFFEAS(DB1_Tmp1[11]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L143 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3035 at LC_X12_Y13_N6
--operation mode is normal

DB1L143 = DB1L1 & DB1L18 # !DB1L1 & (DB1_Tmp1[11]);


--LB14L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~120 at LC_X13_Y11_N8
--operation mode is arithmetic

LB14L23_carry_eqn = (!LB14L27 & LB14L15) # (LB14L27 & LB14L16);
LB14L23 = LB2L21 $ !LB14L23_carry_eqn;

--LB14L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~122 at LC_X13_Y11_N8
--operation mode is arithmetic

LB14L24_cout_0 = LB2L21 & !LB14L15;
LB14L24 = CARRY(LB14L24_cout_0);

--LB14L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~122COUT1_154 at LC_X13_Y11_N8
--operation mode is arithmetic

LB14L25_cout_1 = LB2L21 & !LB14L16;
LB14L25 = CARRY(LB14L25_cout_1);


--DB1L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~302 at LC_X13_Y13_N6
--operation mode is arithmetic

DB1L22_carry_eqn = (!DB1L19 & DB1L13) # (DB1L19 & DB1L14);
DB1L22 = DB1_Tmp3[6] $ DB1_Tmp1[13] $ DB1L22_carry_eqn;

--DB1L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~304 at LC_X13_Y13_N6
--operation mode is arithmetic

DB1L23_cout_0 = DB1_Tmp3[6] & DB1_Tmp1[13] & !DB1L13 # !DB1_Tmp3[6] & (DB1_Tmp1[13] # !DB1L13);
DB1L23 = CARRY(DB1L23_cout_0);

--DB1L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~304COUT1_330 at LC_X13_Y13_N6
--operation mode is arithmetic

DB1L24_cout_1 = DB1_Tmp3[6] & DB1_Tmp1[13] & !DB1L14 # !DB1_Tmp3[6] & (DB1_Tmp1[13] # !DB1L14);
DB1L24 = CARRY(DB1L24_cout_1);


--DB1_Tmp1[13] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[13] at LC_X14_Y13_N8
--operation mode is normal

DB1_Tmp1[13]_lut_out = !DB1L104 & (DB1L147 & DB1L141 # !DB1L147 & (DB1_Tmp1[13]));
DB1_Tmp1[13] = DFFEAS(DB1_Tmp1[13]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L144 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3036 at LC_X14_Y13_N2
--operation mode is normal

DB1L144 = DB1L1 & DB1L22 # !DB1L1 & (DB1_Tmp1[13]);


--LB17L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~125 at LC_X23_Y12_N8
--operation mode is arithmetic

LB17L25_carry_eqn = (!LB17L14 & LB17L22) # (LB17L14 & LB17L23);
LB17L25 = LB8L24 $ !LB17L25_carry_eqn;

--LB17L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~127 at LC_X23_Y12_N8
--operation mode is arithmetic

LB17L26_cout_0 = LB8L24 & !LB17L22;
LB17L26 = CARRY(LB17L26_cout_0);

--LB17L27 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~127COUT1_154 at LC_X23_Y12_N8
--operation mode is arithmetic

LB17L27_cout_1 = LB8L24 & !LB17L23;
LB17L27 = CARRY(LB17L27_cout_1);


--LB14L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~125 at LC_X13_Y11_N4
--operation mode is arithmetic

LB14L26 = LB2L24 $ LB5L24 $ !LB14L12;

--LB14L27 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~127 at LC_X13_Y11_N4
--operation mode is arithmetic

LB14L27 = CARRY(LB2L24 & (LB5L24 # !LB14L13) # !LB2L24 & LB5L24 & !LB14L13);


--DB1L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~307 at LC_X13_Y13_N2
--operation mode is arithmetic

DB1L25 = DB1_Tmp3[2] $ DB1_Tmp1[9] $ DB1L10;

--DB1L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~309 at LC_X13_Y13_N2
--operation mode is arithmetic

DB1L26_cout_0 = DB1_Tmp3[2] & DB1_Tmp1[9] & !DB1L10 # !DB1_Tmp3[2] & (DB1_Tmp1[9] # !DB1L10);
DB1L26 = CARRY(DB1L26_cout_0);

--DB1L27 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~309COUT1_325 at LC_X13_Y13_N2
--operation mode is arithmetic

DB1L27_cout_1 = DB1_Tmp3[2] & DB1_Tmp1[9] & !DB1L11 # !DB1_Tmp3[2] & (DB1_Tmp1[9] # !DB1L11);
DB1L27 = CARRY(DB1L27_cout_1);


--DB1_Tmp1[9] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[9] at LC_X16_Y12_N3
--operation mode is normal

DB1_Tmp1[9]_lut_out = !DB1L104 & (DB1L147 & (DB1L140) # !DB1L147 & DB1_Tmp1[9]);
DB1_Tmp1[9] = DFFEAS(DB1_Tmp1[9]_lut_out, GLOBAL(MB1__clk0), VCC, , , , , , );


--DB1L145 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3037 at LC_X13_Y14_N0
--operation mode is normal

DB1L145 = DB1L1 & DB1L25 # !DB1L1 & (DB1_Tmp1[9]);


--DB1L28 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~312 at LC_X11_Y11_N4
--operation mode is normal

DB1L28 = DB1_Cnt[0] & DB1_Cnt[1];


--DB1L68 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~130 at LC_X14_Y12_N5
--operation mode is arithmetic

DB1L68_cout_0 = G1_B[5] & G1_ACC[5] & !DB1L71 # !G1_B[5] & (G1_ACC[5] # !DB1L71);
DB1L68 = CARRY(DB1L68_cout_0);

--DB1L69 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~130COUT1_172 at LC_X14_Y12_N5
--operation mode is arithmetic

DB1L69_cout_1 = G1_B[5] & G1_ACC[5] & !DB1L71 # !G1_B[5] & (G1_ACC[5] # !DB1L71);
DB1L69 = CARRY(DB1L69_cout_1);


--Y1L627 is T8052:inst|T51:core51|T51_ALU:alu|process0~2042 at LC_X30_Y19_N4
--operation mode is normal

Y1L627 = G1_Inst[4] & !G1_Inst[7];


--DB1_Tmp3[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[7] at LC_X12_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Tmp3[7]_lut_out = GND;
DB1_Tmp3[7] = DFFEAS(DB1_Tmp3[7]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, G1_B[7], , , VCC);


--LB11L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105 at LC_X22_Y12_N7
--operation mode is arithmetic

LB11L23_carry_eqn = (!LB11L14 & LB11L21) # (LB11L14 & LB11L22);
LB11L23 = LB11L23_carry_eqn $ (G1_ACC[7] & G1_B[1]);

--LB11L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107 at LC_X22_Y12_N7
--operation mode is arithmetic

LB11L24_cout_0 = !LB11L21 # !G1_B[1] # !G1_ACC[7];
LB11L24 = CARRY(LB11L24_cout_0);

--LB11L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107COUT1_134 at LC_X22_Y12_N7
--operation mode is arithmetic

LB11L25_cout_1 = !LB11L22 # !G1_B[1] # !G1_ACC[7];
LB11L25 = CARRY(LB11L25_cout_1);


--LB8L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95 at LC_X23_Y8_N5
--operation mode is arithmetic

LB8L17_carry_eqn = (!LB8L14 & GND) # (LB8L14 & VCC);
LB8L17 = GB1L29 $ GB1L22 $ LB8L17_carry_eqn;

--LB8L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97 at LC_X23_Y8_N5
--operation mode is arithmetic

LB8L18_cout_0 = GB1L29 & !GB1L22 & !LB8L14 # !GB1L29 & (!LB8L14 # !GB1L22);
LB8L18 = CARRY(LB8L18_cout_0);

--LB8L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97COUT1_130 at LC_X23_Y8_N5
--operation mode is arithmetic

LB8L19_cout_1 = GB1L29 & !GB1L22 & !LB8L14 # !GB1L29 & (!LB8L14 # !GB1L22);
LB8L19 = CARRY(LB8L19_cout_1);


--LB5L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85 at LC_X14_Y11_N3
--operation mode is arithmetic

LB5L10 = GB1L36 $ GB1L43 $ LB5L8;

--LB5L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87 at LC_X14_Y11_N3
--operation mode is arithmetic

LB5L11_cout_0 = GB1L36 & !GB1L43 & !LB5L8 # !GB1L36 & (!LB5L8 # !GB1L43);
LB5L11 = CARRY(LB5L11_cout_0);

--LB5L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87COUT1_128 at LC_X14_Y11_N3
--operation mode is arithmetic

LB5L12_cout_1 = GB1L36 & !GB1L43 & !LB5L9 # !GB1L36 & (!LB5L9 # !GB1L43);
LB5L12 = CARRY(LB5L12_cout_1);


--LB2L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75 at LC_X13_Y10_N1
--operation mode is arithmetic

LB2L4 = GB1L57 $ GB1L50 $ LB2L2;

--LB2L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77 at LC_X13_Y10_N1
--operation mode is arithmetic

LB2L5_cout_0 = GB1L57 & !GB1L50 & !LB2L2 # !GB1L57 & (!LB2L2 # !GB1L50);
LB2L5 = CARRY(LB2L5_cout_0);

--LB2L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77COUT1_125 at LC_X13_Y10_N1
--operation mode is arithmetic

LB2L6_cout_1 = GB1L57 & !GB1L50 & !LB2L3 # !GB1L57 & (!LB2L3 # !GB1L50);
LB2L6 = CARRY(LB2L6_cout_1);


--DB1_Tmp3[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[0] at LC_X12_Y13_N0
--operation mode is normal

DB1_Tmp3[0]_lut_out = G1_B[0];
DB1_Tmp3[0] = DFFEAS(DB1_Tmp3[0]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, , , , );


--DB1L146 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3038 at LC_X12_Y13_N9
--operation mode is normal

DB1L146 = DB1L60 & (DB1_Cnt[3] & (DB1_Tmp1[7]) # !DB1_Cnt[3] & DB1_Tmp1[6]) # !DB1L60 & (DB1_Tmp1[7]);


--GB1L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][4]~3 at LC_X22_Y8_N3
--operation mode is normal

GB1L4 = G1_ACC[4] & G1_B[0];


--GB1L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][3]~12 at LC_X21_Y12_N4
--operation mode is normal

GB1L11 = G1_ACC[3] & (G1_B[1]);


--GB1L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][2]~21 at LC_X21_Y8_N9
--operation mode is normal

GB1L18 = G1_B[2] & G1_ACC[2];


--GB1L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][1]~30 at LC_X23_Y10_N9
--operation mode is normal

GB1L25 = G1_ACC[1] & G1_B[3];


--GB1L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][5]~2 at LC_X22_Y8_N6
--operation mode is normal

GB1L5 = G1_ACC[5] & G1_B[0];


--GB1L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][4]~11 at LC_X21_Y12_N9
--operation mode is normal

GB1L12 = G1_ACC[4] & G1_B[1];


--GB1L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][3]~20 at LC_X21_Y8_N7
--operation mode is normal

GB1L19 = G1_B[2] & (G1_ACC[3]);


--GB1L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][2]~29 at LC_X21_Y8_N1
--operation mode is normal

GB1L26 = G1_B[3] & G1_ACC[2];


--GB1L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][6]~1 at LC_X22_Y8_N1
--operation mode is normal

GB1L6 = G1_ACC[6] & G1_B[0];


--GB1L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][5]~10 at LC_X21_Y12_N6
--operation mode is normal

GB1L13 = G1_B[1] & G1_ACC[5];


--GB1L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][4]~19 at LC_X21_Y8_N3
--operation mode is normal

GB1L20 = G1_ACC[4] & (G1_B[2]);


--GB1L27 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][3]~28 at LC_X21_Y8_N4
--operation mode is normal

GB1L27 = G1_B[3] & (G1_ACC[3]);


--GB1L34 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][2]~37 at LC_X18_Y12_N0
--operation mode is normal

GB1L34 = G1_ACC[2] & (G1_B[4]);


--GB1L41 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][1]~46 at LC_X21_Y12_N1
--operation mode is normal

GB1L41 = G1_B[5] & (G1_ACC[1]);


--GB1L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][7]~0 at LC_X12_Y10_N2
--operation mode is normal

GB1L7 = G1_ACC[7] & G1_B[0];


--GB1L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][6]~9 at LC_X12_Y14_N0
--operation mode is normal

GB1L14 = G1_B[1] & G1_ACC[6];


--GB1L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][5]~18 at LC_X14_Y10_N2
--operation mode is normal

GB1L21 = G1_ACC[5] & G1_B[2];


--GB1L28 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][4]~27 at LC_X32_Y8_N6
--operation mode is normal

GB1L28 = G1_ACC[4] & (G1_B[3]);


--GB1L35 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][3]~36 at LC_X14_Y12_N9
--operation mode is normal

GB1L35 = G1_B[4] & G1_ACC[3];


--GB1L42 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][2]~45 at LC_X14_Y11_N9
--operation mode is normal

GB1L42 = G1_ACC[2] & (G1_B[5]);


--GB1L49 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][1]~54 at LC_X13_Y12_N1
--operation mode is normal

GB1L49 = G1_ACC[1] & G1_B[6];


--GB1L56 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][0]~63 at LC_X13_Y10_N9
--operation mode is normal

GB1L56 = G1_ACC[0] & (G1_B[7]);


--SB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7] at LC_X39_Y11_N5
--operation mode is normal

SB1_dffe1a[7] = AMPP_FUNCTION(A1L6, NB3_Q[3], NB3_Q[1], NB3_Q[2], D1L32, D1_CLRN_SIGNAL, D1L5);


--D1L2 is sld_hub:sld_hub_inst|BROADCAST_ENA~33 at LC_X39_Y11_N3
--operation mode is normal

D1L2 = AMPP_FUNCTION(RB1_state[8], D1_OK_TO_UPDATE_IR_Q);


--U2L16 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~678 at LC_X38_Y10_N8
--operation mode is normal

U2L16 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[3], U2_word_counter[1], U2_word_counter[0]);


--U2_WORD_SR[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at LC_X37_Y10_N9
--operation mode is normal

U2_WORD_SR[3] = AMPP_FUNCTION(A1L6, U2L18, U2_word_counter[4], altera_internal_jtag, U2L17, VCC, U3_clear_signal, RB1_state[4], R2L72);


--R1L11 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0 at LC_X36_Y15_N1
--operation mode is normal

R1L11 = AMPP_FUNCTION(NB5_Q[0], NB5_Q[4]);


--R1L12 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~26 at LC_X37_Y13_N0
--operation mode is normal

R1L12 = AMPP_FUNCTION(RB1_state[5], R1L69, NB5_Q[3]);


--R2L12 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0 at LC_X36_Y11_N3
--operation mode is normal

R2L12 = AMPP_FUNCTION(NB4_Q[4], NB4_Q[0]);


--R2L13 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~26 at LC_X35_Y9_N8
--operation mode is normal

R2L13 = AMPP_FUNCTION(R2L67, NB4_Q[3], RB1_state[5]);


--U3_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC_X40_Y14_N1
--operation mode is normal

U3_WORD_SR[3] = AMPP_FUNCTION(A1L6, altera_internal_jtag, RB1_state[4], U3_clear_signal, A1L188, VCC, A1L67);


--U3L16 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~616 at LC_X40_Y14_N8
--operation mode is normal

U3L16 = AMPP_FUNCTION(U3_word_counter[0], U3_word_counter[4], U3_word_counter[1], U3_word_counter[3]);


--A1L180 is rtl~5479 at LC_X40_Y14_N6
--operation mode is normal

A1L180 = RB1_state[4] & U3_WORD_SR[3] # !RB1_state[4] & (!U3L16 & !U3_word_counter[2]);


--U3L13 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~96 at LC_X39_Y14_N4
--operation mode is normal

U3L13 = AMPP_FUNCTION(U3_word_counter[4], U3L11, U3L12);


--U1L16 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~672 at LC_X39_Y12_N4
--operation mode is normal

U1L16 = AMPP_FUNCTION(U1_word_counter[1], U1_word_counter[3], U1_word_counter[0], U1_word_counter[2]);


--U1L17 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~673 at LC_X39_Y12_N3
--operation mode is normal

U1L17 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[3], U1_word_counter[2]);


--U1_WORD_SR[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at LC_X40_Y12_N5
--operation mode is normal

U1_WORD_SR[3] = AMPP_FUNCTION(A1L6, U3_clear_signal, RB1_state[4], R1L76, altera_internal_jtag, VCC, R1L74);


--U1L11 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~96 at LC_X41_Y12_N6
--operation mode is arithmetic

U1L11 = AMPP_FUNCTION(U1_word_counter[1], U1L2, U1L3);

--U1L12 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~98 at LC_X41_Y12_N6
--operation mode is arithmetic

U1L12 = AMPP_FUNCTION(U1_word_counter[1], U1L2);

--U1L13 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~98COUT1_107 at LC_X41_Y12_N6
--operation mode is arithmetic

U1L13 = AMPP_FUNCTION(U1_word_counter[1], U1L3);


--NB7_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4] at LC_X38_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB7_Q[4] = AMPP_FUNCTION(A1L6, NB3_Q[4], D1_CLRN_SIGNAL, GND, D1L7);


--NB6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[4] at LC_X36_Y10_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

NB6_Q[4] = AMPP_FUNCTION(A1L6, NB3_Q[4], D1_CLRN_SIGNAL, GND, D1L6);


--LB2L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80 at LC_X13_Y10_N8
--operation mode is normal

LB2L7_carry_eqn = (!LB2L15 & LB2L22) # (LB2L15 & LB2L23);
LB2L7 = !LB2L7_carry_eqn;


--DB1L147 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3039 at LC_X16_Y16_N2
--operation mode is normal

DB1L147 = !DB1L63 & !A1L54 & !A1L149 & !DB1_Cnt[3];


--A1L181 is rtl~5480 at LC_X17_Y14_N4
--operation mode is normal

A1L181 = H1_IE[0] & !G1L1321 & H1L13;


--K1_Tick12 is T8052:inst|T51_TC2:tc2|Tick12 at LC_X15_Y14_N3
--operation mode is normal

K1_Tick12_lut_out = M1_Prescaler[0] & (K1L101 # K1_TCON[5] # K1_TCON[4]);
K1_Tick12 = DFFEAS(K1_Tick12_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--K1_TCON[2] is T8052:inst|T51_TC2:tc2|TCON[2] at LC_X14_Y15_N3
--operation mode is normal

K1_TCON[2]_lut_out = J1L307;
K1_TCON[2] = DFFEAS(K1_TCON[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_T2CON_Wr, , , , );


--K1_TCON[1] is T8052:inst|T51_TC2:tc2|TCON[1] at LC_X14_Y15_N2
--operation mode is normal

K1_TCON[1]_lut_out = J1L305;
K1_TCON[1] = DFFEAS(K1_TCON[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_T2CON_Wr, , , , );


--K1L100 is T8052:inst|T51_TC2:tc2|process0~2 at LC_X15_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[0]_qfbk = K1_TCON[0];
K1L100 = K1_TCON[4] # K1_TCON[5] # !K1_TCON[0]_qfbk;

--K1_TCON[0] is T8052:inst|T51_TC2:tc2|TCON[0] at LC_X15_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[0] = DFFEAS(K1L100, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_T2CON_Wr, J1L303, , , VCC);


--K1L1 is T8052:inst|T51_TC2:tc2|add~2535 at LC_X16_Y18_N7
--operation mode is normal

K1L1_carry_eqn = (!K1L12 & K1L4) # (K1L12 & K1L5);
K1L1 = K1L1_carry_eqn $ K1_Cnt[15];


--K1L2 is T8052:inst|T51_TC2:tc2|add~2540 at LC_X15_Y18_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[15]_qfbk = K1_Cpt[15];
K1L2 = A1L173 & (K1L100 & K1_Cpt[15]_qfbk) # !A1L173 & K1L1;

--K1_Cpt[15] is T8052:inst|T51_TC2:tc2|Cpt[15] at LC_X15_Y18_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[15] = DFFEAS(K1L2, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L317, , , VCC);


--H1_TH2_Wr is T8052:inst|T51_Glue:glue51|TH2_Wr at LC_X17_Y12_N4
--operation mode is normal

H1_TH2_Wr = B1_IO_Addr_r[6] & B1_IO_Addr_r[0] & H1L70 & H1L61;


--K1L3 is T8052:inst|T51_TC2:tc2|add~2541 at LC_X16_Y18_N6
--operation mode is arithmetic

K1L3_carry_eqn = (!K1L12 & K1L8) # (K1L12 & K1L9);
K1L3 = K1_Cnt[14] $ (!K1L3_carry_eqn);

--K1L4 is T8052:inst|T51_TC2:tc2|add~2543 at LC_X16_Y18_N6
--operation mode is arithmetic

K1L4_cout_0 = K1_Cnt[14] & (!K1L8);
K1L4 = CARRY(K1L4_cout_0);

--K1L5 is T8052:inst|T51_TC2:tc2|add~2543COUT1_2669 at LC_X16_Y18_N6
--operation mode is arithmetic

K1L5_cout_1 = K1_Cnt[14] & (!K1L9);
K1L5 = CARRY(K1L5_cout_1);


--K1L6 is T8052:inst|T51_TC2:tc2|add~2546 at LC_X15_Y18_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[14]_qfbk = K1_Cpt[14];
K1L6 = A1L173 & (K1L100 & K1_Cpt[14]_qfbk) # !A1L173 & K1L3;

--K1_Cpt[14] is T8052:inst|T51_TC2:tc2|Cpt[14] at LC_X15_Y18_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[14] = DFFEAS(K1L6, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L315, , , VCC);


--K1L7 is T8052:inst|T51_TC2:tc2|add~2547 at LC_X16_Y18_N5
--operation mode is arithmetic

K1L7_carry_eqn = K1L12;
K1L7 = K1_Cnt[13] $ K1L7_carry_eqn;

--K1L8 is T8052:inst|T51_TC2:tc2|add~2549 at LC_X16_Y18_N5
--operation mode is arithmetic

K1L8_cout_0 = !K1L12 # !K1_Cnt[13];
K1L8 = CARRY(K1L8_cout_0);

--K1L9 is T8052:inst|T51_TC2:tc2|add~2549COUT1_2667 at LC_X16_Y18_N5
--operation mode is arithmetic

K1L9_cout_1 = !K1L12 # !K1_Cnt[13];
K1L9 = CARRY(K1L9_cout_1);


--K1L10 is T8052:inst|T51_TC2:tc2|add~2552 at LC_X15_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[13]_qfbk = K1_Cpt[13];
K1L10 = A1L173 & K1L100 & K1_Cpt[13]_qfbk # !A1L173 & (K1L7);

--K1_Cpt[13] is T8052:inst|T51_TC2:tc2|Cpt[13] at LC_X15_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[13] = DFFEAS(K1L10, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L313, , , VCC);


--K1L11 is T8052:inst|T51_TC2:tc2|add~2553 at LC_X16_Y18_N4
--operation mode is arithmetic

K1L11_carry_eqn = (!K1L31 & K1L15) # (K1L31 & K1L16);
K1L11 = K1_Cnt[12] $ !K1L11_carry_eqn;

--K1L12 is T8052:inst|T51_TC2:tc2|add~2555 at LC_X16_Y18_N4
--operation mode is arithmetic

K1L12 = CARRY(K1_Cnt[12] & !K1L16);


--K1L13 is T8052:inst|T51_TC2:tc2|add~2558 at LC_X15_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[12]_qfbk = K1_Cpt[12];
K1L13 = A1L173 & K1L100 & K1_Cpt[12]_qfbk # !A1L173 & (K1L11);

--K1_Cpt[12] is T8052:inst|T51_TC2:tc2|Cpt[12] at LC_X15_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[12] = DFFEAS(K1L13, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L311, , , VCC);


--K1L14 is T8052:inst|T51_TC2:tc2|add~2559 at LC_X16_Y18_N3
--operation mode is arithmetic

K1L14_carry_eqn = (!K1L31 & K1L19) # (K1L31 & K1L20);
K1L14 = K1_Cnt[11] $ (K1L14_carry_eqn);

--K1L15 is T8052:inst|T51_TC2:tc2|add~2561 at LC_X16_Y18_N3
--operation mode is arithmetic

K1L15_cout_0 = !K1L19 # !K1_Cnt[11];
K1L15 = CARRY(K1L15_cout_0);

--K1L16 is T8052:inst|T51_TC2:tc2|add~2561COUT1_2665 at LC_X16_Y18_N3
--operation mode is arithmetic

K1L16_cout_1 = !K1L20 # !K1_Cnt[11];
K1L16 = CARRY(K1L16_cout_1);


--K1L17 is T8052:inst|T51_TC2:tc2|add~2564 at LC_X15_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[11]_qfbk = K1_Cpt[11];
K1L17 = A1L173 & (K1L100 & K1_Cpt[11]_qfbk) # !A1L173 & K1L14;

--K1_Cpt[11] is T8052:inst|T51_TC2:tc2|Cpt[11] at LC_X15_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[11] = DFFEAS(K1L17, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L309, , , VCC);


--K1L18 is T8052:inst|T51_TC2:tc2|add~2565 at LC_X16_Y18_N2
--operation mode is arithmetic

K1L18_carry_eqn = (!K1L31 & K1L23) # (K1L31 & K1L24);
K1L18 = K1_Cnt[10] $ (!K1L18_carry_eqn);

--K1L19 is T8052:inst|T51_TC2:tc2|add~2567 at LC_X16_Y18_N2
--operation mode is arithmetic

K1L19_cout_0 = K1_Cnt[10] & (!K1L23);
K1L19 = CARRY(K1L19_cout_0);

--K1L20 is T8052:inst|T51_TC2:tc2|add~2567COUT1_2663 at LC_X16_Y18_N2
--operation mode is arithmetic

K1L20_cout_1 = K1_Cnt[10] & (!K1L24);
K1L20 = CARRY(K1L20_cout_1);


--K1L21 is T8052:inst|T51_TC2:tc2|add~2570 at LC_X15_Y18_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[10]_qfbk = K1_Cpt[10];
K1L21 = A1L173 & (K1_Cpt[10]_qfbk & K1L100) # !A1L173 & K1L18;

--K1_Cpt[10] is T8052:inst|T51_TC2:tc2|Cpt[10] at LC_X15_Y18_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[10] = DFFEAS(K1L21, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L307, , , VCC);


--K1L22 is T8052:inst|T51_TC2:tc2|add~2571 at LC_X16_Y18_N1
--operation mode is arithmetic

K1L22_carry_eqn = (!K1L31 & K1L27) # (K1L31 & K1L28);
K1L22 = K1_Cnt[9] $ K1L22_carry_eqn;

--K1L23 is T8052:inst|T51_TC2:tc2|add~2573 at LC_X16_Y18_N1
--operation mode is arithmetic

K1L23_cout_0 = !K1L27 # !K1_Cnt[9];
K1L23 = CARRY(K1L23_cout_0);

--K1L24 is T8052:inst|T51_TC2:tc2|add~2573COUT1_2661 at LC_X16_Y18_N1
--operation mode is arithmetic

K1L24_cout_1 = !K1L28 # !K1_Cnt[9];
K1L24 = CARRY(K1L24_cout_1);


--K1L25 is T8052:inst|T51_TC2:tc2|add~2576 at LC_X15_Y18_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[9]_qfbk = K1_Cpt[9];
K1L25 = A1L173 & (K1L100 & K1_Cpt[9]_qfbk) # !A1L173 & K1L22;

--K1_Cpt[9] is T8052:inst|T51_TC2:tc2|Cpt[9] at LC_X15_Y18_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[9] = DFFEAS(K1L25, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L305, , , VCC);


--K1L26 is T8052:inst|T51_TC2:tc2|add~2577 at LC_X16_Y18_N0
--operation mode is arithmetic

K1L26_carry_eqn = K1L31;
K1L26 = K1_Cnt[8] $ !K1L26_carry_eqn;

--K1L27 is T8052:inst|T51_TC2:tc2|add~2579 at LC_X16_Y18_N0
--operation mode is arithmetic

K1L27_cout_0 = K1_Cnt[8] & !K1L31;
K1L27 = CARRY(K1L27_cout_0);

--K1L28 is T8052:inst|T51_TC2:tc2|add~2579COUT1_2659 at LC_X16_Y18_N0
--operation mode is arithmetic

K1L28_cout_1 = K1_Cnt[8] & !K1L31;
K1L28 = CARRY(K1L28_cout_1);


--K1L29 is T8052:inst|T51_TC2:tc2|add~2582 at LC_X15_Y18_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[8]_qfbk = K1_Cpt[8];
K1L29 = A1L173 & (K1L100 & K1_Cpt[8]_qfbk) # !A1L173 & K1L26;

--K1_Cpt[8] is T8052:inst|T51_TC2:tc2|Cpt[8] at LC_X15_Y18_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[8] = DFFEAS(K1L29, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2H_Wr, J1L303, , , VCC);


--K1L30 is T8052:inst|T51_TC2:tc2|add~2583 at LC_X16_Y19_N9
--operation mode is arithmetic

K1L30_carry_eqn = (!K1L50 & K1L34) # (K1L50 & K1L35);
K1L30 = K1_Cnt[7] $ K1L30_carry_eqn;

--K1L31 is T8052:inst|T51_TC2:tc2|add~2585 at LC_X16_Y19_N9
--operation mode is arithmetic

K1L31 = CARRY(!K1L35 # !K1_Cnt[7]);


--K1L32 is T8052:inst|T51_TC2:tc2|add~2588 at LC_X16_Y17_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[7]_qfbk = K1_Cpt[7];
K1L32 = A1L173 & (K1_Cpt[7]_qfbk & K1L100) # !A1L173 & K1L30;

--K1_Cpt[7] is T8052:inst|T51_TC2:tc2|Cpt[7] at LC_X16_Y17_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[7] = DFFEAS(K1L32, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L317, , , VCC);


--K1L33 is T8052:inst|T51_TC2:tc2|add~2589 at LC_X16_Y19_N8
--operation mode is arithmetic

K1L33_carry_eqn = (!K1L50 & K1L38) # (K1L50 & K1L39);
K1L33 = K1_Cnt[6] $ !K1L33_carry_eqn;

--K1L34 is T8052:inst|T51_TC2:tc2|add~2591 at LC_X16_Y19_N8
--operation mode is arithmetic

K1L34_cout_0 = K1_Cnt[6] & !K1L38;
K1L34 = CARRY(K1L34_cout_0);

--K1L35 is T8052:inst|T51_TC2:tc2|add~2591COUT1_2657 at LC_X16_Y19_N8
--operation mode is arithmetic

K1L35_cout_1 = K1_Cnt[6] & !K1L39;
K1L35 = CARRY(K1L35_cout_1);


--K1L36 is T8052:inst|T51_TC2:tc2|add~2594 at LC_X16_Y17_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[6]_qfbk = K1_Cpt[6];
K1L36 = A1L173 & (K1L100 & K1_Cpt[6]_qfbk) # !A1L173 & K1L33;

--K1_Cpt[6] is T8052:inst|T51_TC2:tc2|Cpt[6] at LC_X16_Y17_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[6] = DFFEAS(K1L36, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L315, , , VCC);


--K1L37 is T8052:inst|T51_TC2:tc2|add~2595 at LC_X16_Y19_N7
--operation mode is arithmetic

K1L37_carry_eqn = (!K1L50 & K1L42) # (K1L50 & K1L43);
K1L37 = K1_Cnt[5] $ K1L37_carry_eqn;

--K1L38 is T8052:inst|T51_TC2:tc2|add~2597 at LC_X16_Y19_N7
--operation mode is arithmetic

K1L38_cout_0 = !K1L42 # !K1_Cnt[5];
K1L38 = CARRY(K1L38_cout_0);

--K1L39 is T8052:inst|T51_TC2:tc2|add~2597COUT1_2655 at LC_X16_Y19_N7
--operation mode is arithmetic

K1L39_cout_1 = !K1L43 # !K1_Cnt[5];
K1L39 = CARRY(K1L39_cout_1);


--K1L40 is T8052:inst|T51_TC2:tc2|add~2600 at LC_X16_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[5]_qfbk = K1_Cpt[5];
K1L40 = A1L173 & (K1_Cpt[5]_qfbk & K1L100) # !A1L173 & K1L37;

--K1_Cpt[5] is T8052:inst|T51_TC2:tc2|Cpt[5] at LC_X16_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[5] = DFFEAS(K1L40, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L313, , , VCC);


--K1L41 is T8052:inst|T51_TC2:tc2|add~2601 at LC_X16_Y19_N6
--operation mode is arithmetic

K1L41_carry_eqn = (!K1L50 & K1L46) # (K1L50 & K1L47);
K1L41 = K1_Cnt[4] $ (!K1L41_carry_eqn);

--K1L42 is T8052:inst|T51_TC2:tc2|add~2603 at LC_X16_Y19_N6
--operation mode is arithmetic

K1L42_cout_0 = K1_Cnt[4] & (!K1L46);
K1L42 = CARRY(K1L42_cout_0);

--K1L43 is T8052:inst|T51_TC2:tc2|add~2603COUT1_2653 at LC_X16_Y19_N6
--operation mode is arithmetic

K1L43_cout_1 = K1_Cnt[4] & (!K1L47);
K1L43 = CARRY(K1L43_cout_1);


--K1L44 is T8052:inst|T51_TC2:tc2|add~2606 at LC_X16_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[4]_qfbk = K1_Cpt[4];
K1L44 = A1L173 & (K1L100 & K1_Cpt[4]_qfbk) # !A1L173 & K1L41;

--K1_Cpt[4] is T8052:inst|T51_TC2:tc2|Cpt[4] at LC_X16_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[4] = DFFEAS(K1L44, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L311, , , VCC);


--K1L45 is T8052:inst|T51_TC2:tc2|add~2607 at LC_X16_Y19_N5
--operation mode is arithmetic

K1L45_carry_eqn = K1L50;
K1L45 = K1_Cnt[3] $ K1L45_carry_eqn;

--K1L46 is T8052:inst|T51_TC2:tc2|add~2609 at LC_X16_Y19_N5
--operation mode is arithmetic

K1L46_cout_0 = !K1L50 # !K1_Cnt[3];
K1L46 = CARRY(K1L46_cout_0);

--K1L47 is T8052:inst|T51_TC2:tc2|add~2609COUT1_2651 at LC_X16_Y19_N5
--operation mode is arithmetic

K1L47_cout_1 = !K1L50 # !K1_Cnt[3];
K1L47 = CARRY(K1L47_cout_1);


--K1L48 is T8052:inst|T51_TC2:tc2|add~2612 at LC_X16_Y17_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[3]_qfbk = K1_Cpt[3];
K1L48 = A1L173 & (K1_Cpt[3]_qfbk & K1L100) # !A1L173 & K1L45;

--K1_Cpt[3] is T8052:inst|T51_TC2:tc2|Cpt[3] at LC_X16_Y17_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[3] = DFFEAS(K1L48, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L309, , , VCC);


--K1L49 is T8052:inst|T51_TC2:tc2|add~2613 at LC_X16_Y19_N4
--operation mode is arithmetic

K1L49 = K1_Cnt[2] $ (!K1L53);

--K1L50 is T8052:inst|T51_TC2:tc2|add~2615 at LC_X16_Y19_N4
--operation mode is arithmetic

K1L50 = CARRY(K1_Cnt[2] & (!K1L54));


--K1L51 is T8052:inst|T51_TC2:tc2|add~2618 at LC_X16_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[2]_qfbk = K1_Cpt[2];
K1L51 = A1L173 & (K1_Cpt[2]_qfbk & K1L100) # !A1L173 & K1L49;

--K1_Cpt[2] is T8052:inst|T51_TC2:tc2|Cpt[2] at LC_X16_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[2] = DFFEAS(K1L51, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L307, , , VCC);


--K1L52 is T8052:inst|T51_TC2:tc2|add~2619 at LC_X16_Y19_N3
--operation mode is arithmetic

K1L52 = K1_Cnt[1] $ K1L57;

--K1L53 is T8052:inst|T51_TC2:tc2|add~2621 at LC_X16_Y19_N3
--operation mode is arithmetic

K1L53_cout_0 = !K1L57 # !K1_Cnt[1];
K1L53 = CARRY(K1L53_cout_0);

--K1L54 is T8052:inst|T51_TC2:tc2|add~2621COUT1_2649 at LC_X16_Y19_N3
--operation mode is arithmetic

K1L54_cout_1 = !K1L58 # !K1_Cnt[1];
K1L54 = CARRY(K1L54_cout_1);


--K1L55 is T8052:inst|T51_TC2:tc2|add~2624 at LC_X16_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[1]_qfbk = K1_Cpt[1];
K1L55 = A1L173 & (K1L100 & K1_Cpt[1]_qfbk) # !A1L173 & K1L52;

--K1_Cpt[1] is T8052:inst|T51_TC2:tc2|Cpt[1] at LC_X16_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[1] = DFFEAS(K1L55, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L305, , , VCC);


--K1L57 is T8052:inst|T51_TC2:tc2|add~2627 at LC_X16_Y19_N2
--operation mode is arithmetic

K1L57_cout_0 = K1_Cnt[0];
K1L57 = CARRY(K1L57_cout_0);

--K1L58 is T8052:inst|T51_TC2:tc2|add~2627COUT1_2647 at LC_X16_Y19_N2
--operation mode is arithmetic

K1L58_cout_1 = K1_Cnt[0];
K1L58 = CARRY(K1L58_cout_1);


--K1L59 is T8052:inst|T51_TC2:tc2|add~2630 at LC_X16_Y17_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[0]_qfbk = K1_Cpt[0];
K1L59 = A1L173 & (K1_Cpt[0]_qfbk & K1L100) # !A1L173 & !K1_Cnt[0];

--K1_Cpt[0] is T8052:inst|T51_TC2:tc2|Cpt[0] at LC_X16_Y17_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_Cpt[0] = DFFEAS(K1L59, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_RCAP2L_Wr, J1L303, , , VCC);


--A1L182 is rtl~5482 at LC_X14_Y9_N2
--operation mode is normal

A1L182 = M1_Bit_Phase[3] & A1L175 & (!M1L50 # !M1L51);


--M1L64 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]~636 at LC_X14_Y9_N7
--operation mode is normal

M1L64 = M1L47 & !M1L49 & (A1L61 # A1L182);


--M1L65 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]~637 at LC_X14_Y7_N5
--operation mode is normal

M1L65 = M1L64 # !A1L174 & !M1L58;


--M1L1 is T8052:inst|T51_UART:uart|add~534 at LC_X12_Y8_N6
--operation mode is normal

M1L1 = M1_RX_Bit_Cnt[1] & M1_RX_Bit_Cnt[0] & M1_RX_Bit_Cnt[2];


--M1L68 is T8052:inst|T51_UART:uart|RX_Shifting~199 at LC_X15_Y8_N3
--operation mode is normal

M1L68 = !M1_SCON[0] & M1_SCON[4];


--A1L183 is rtl~5483 at LC_X13_Y8_N6
--operation mode is normal

A1L183 = M1L48 & (A1L61 & (M1L68) # !A1L61 & M1_TXD_i);


--A1L184 is rtl~5484 at LC_X13_Y8_N5
--operation mode is normal

A1L184 = !A1L61 & (A1L175 & M1_Bit_Phase[3]);


--A1L185 is rtl~5485 at LC_X13_Y9_N4
--operation mode is normal

A1L185 = M1_Bit_Phase[1] & M1_Bit_Phase[2] & M1_Bit_Phase[0] & !M1_Bit_Phase[3];


--A1L186 is rtl~5486 at LC_X13_Y8_N4
--operation mode is normal

A1L186 = !M1L48 & A1L185 & A1L61;


--A1L187 is rtl~5487 at LC_X13_Y8_N9
--operation mode is normal

A1L187 = A1L183 # M1L47 & (A1L184 # A1L186);


--M1L61 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]~639 at LC_X14_Y7_N0
--operation mode is normal

M1L61 = M1L64 # !A1L61 & !M1L58;


--M1L2 is T8052:inst|T51_UART:uart|add~535 at LC_X12_Y8_N0
--operation mode is normal

M1L2 = M1_RX_Bit_Cnt[0] & M1_RX_Bit_Cnt[1];


--M1L59 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]~642 at LC_X12_Y8_N8
--operation mode is normal

M1L59 = M1L58 & !M1L52 # !M1L58 & (!A1L174 # !M1_RX_Bit_Cnt[3]);


--M1_TX_ShiftReg[0] is T8052:inst|T51_UART:uart|TX_ShiftReg[0] at LC_X15_Y7_N0
--operation mode is normal

M1_TX_ShiftReg[0]_lut_out = M1L53 & M1_TX_Data[1] # !M1L53 & (M1L134);
M1_TX_ShiftReg[0] = DFFEAS(M1_TX_ShiftReg[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L136, , , M1L55);


--M1L35 is T8052:inst|T51_UART:uart|Mux~1497 at LC_X12_Y6_N1
--operation mode is normal

M1L35 = !M1_TX_Bit_Cnt[1] & !M1_TX_Bit_Cnt[2] & !M1_TX_Bit_Cnt[3];


--M1L161 is T8052:inst|T51_UART:uart|TXD_i~483 at LC_X14_Y7_N4
--operation mode is normal

M1L161 = M1L35 & (!M1_TX_Bit_Cnt[0]) # !M1L35 & M1_TX_ShiftReg[0];


--M1_RX_Shifting is T8052:inst|T51_UART:uart|RX_Shifting at LC_X14_Y7_N2
--operation mode is normal

M1_RX_Shifting_lut_out = M1L70 # M1L69 & (A1L61 # !M1L85);
M1_RX_Shifting = DFFEAS(M1_RX_Shifting_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_TX_Shifting is T8052:inst|T51_UART:uart|TX_Shifting at LC_X15_Y7_N4
--operation mode is normal

M1_TX_Shifting_lut_out = M1L120 # M1L121 & (!M1L88 # !M1L90);
M1_TX_Shifting = DFFEAS(M1_TX_Shifting_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L54 is T8052:inst|T51_UART:uart|process5~116 at LC_X14_Y7_N1
--operation mode is normal

M1L54 = M1_Tick6 & (M1_RX_Shifting # M1_TX_Shifting);


--M1_Prescaler[2] is T8052:inst|T51_UART:uart|Prescaler[2] at LC_X11_Y14_N8
--operation mode is normal

M1_Prescaler[2]_lut_out = M1_Prescaler[2] & (!M1_Prescaler[0]) # !M1_Prescaler[2] & M1_Prescaler[1] & M1_Prescaler[0];
M1_Prescaler[2] = DFFEAS(M1_Prescaler[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_Prescaler[1] is T8052:inst|T51_UART:uart|Prescaler[1] at LC_X11_Y10_N0
--operation mode is normal

M1_Prescaler[1]_lut_out = M1_Prescaler[1] & (!M1_Prescaler[0]) # !M1_Prescaler[1] & !M1_Prescaler[2] & (M1_Prescaler[0]);
M1_Prescaler[1] = DFFEAS(M1_Prescaler[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_RX_Filtered is T8052:inst|T51_UART:uart|RX_Filtered at LC_X14_Y8_N9
--operation mode is normal

M1_RX_Filtered_lut_out = M1_RX_Filtered & (M1_Samples[0] # M1_Samples[1] # M1L7) # !M1_RX_Filtered & M1_Samples[0] & (M1_Samples[1] # M1L7);
M1_RX_Filtered = DFFEAS(M1_RX_Filtered_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L3 is T8052:inst|T51_UART:uart|add~536 at LC_X13_Y9_N8
--operation mode is normal

M1L3 = M1_Bit_Phase[2] $ (M1_Bit_Phase[1] & M1_Bit_Phase[0]);


--M1L4 is T8052:inst|T51_UART:uart|add~537 at LC_X13_Y9_N6
--operation mode is normal

M1L4 = M1_Bit_Phase[0] $ M1_Bit_Phase[1];


--M1_Baud_Cnt[2] is T8052:inst|T51_UART:uart|Baud_Cnt[2] at LC_X11_Y10_N3
--operation mode is arithmetic

M1_Baud_Cnt[2]_lut_out = M1_Baud_Cnt[2] $ M1L11;
M1_Baud_Cnt[2] = DFFEAS(M1_Baud_Cnt[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );

--M1L17 is T8052:inst|T51_UART:uart|Baud_Cnt[2]~51 at LC_X11_Y10_N3
--operation mode is arithmetic

M1L17_cout_0 = M1_Baud_Cnt[2] # !M1L11;
M1L17 = CARRY(M1L17_cout_0);

--M1L18 is T8052:inst|T51_UART:uart|Baud_Cnt[2]~51COUT1_86 at LC_X11_Y10_N3
--operation mode is arithmetic

M1L18_cout_1 = M1_Baud_Cnt[2] # !M1L12;
M1L18 = CARRY(M1L18_cout_1);


--M1_Baud_Cnt[3] is T8052:inst|T51_UART:uart|Baud_Cnt[3] at LC_X11_Y10_N4
--operation mode is arithmetic

M1_Baud_Cnt[3]_lut_out = M1_Baud_Cnt[3] $ !M1L17;
M1_Baud_Cnt[3] = DFFEAS(M1_Baud_Cnt[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );

--M1L20 is T8052:inst|T51_UART:uart|Baud_Cnt[3]~55 at LC_X11_Y10_N4
--operation mode is arithmetic

M1L20 = M1L21;


--M1_Baud_Cnt[4] is T8052:inst|T51_UART:uart|Baud_Cnt[4] at LC_X11_Y10_N5
--operation mode is arithmetic

M1_Baud_Cnt[4]_carry_eqn = (!M1L20 & GND) # (M1L20 & VCC);
M1_Baud_Cnt[4]_lut_out = M1_Baud_Cnt[4] $ M1_Baud_Cnt[4]_carry_eqn;
M1_Baud_Cnt[4] = DFFEAS(M1_Baud_Cnt[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );

--M1L24 is T8052:inst|T51_UART:uart|Baud_Cnt[4]~59 at LC_X11_Y10_N5
--operation mode is arithmetic

M1L24_cout_0 = M1_Baud_Cnt[4] # !M1L20;
M1L24 = CARRY(M1L24_cout_0);

--M1L25 is T8052:inst|T51_UART:uart|Baud_Cnt[4]~59COUT1_88 at LC_X11_Y10_N5
--operation mode is arithmetic

M1L25_cout_1 = M1_Baud_Cnt[4] # !M1L20;
M1L25 = CARRY(M1L25_cout_1);


--M1_Baud_Cnt[1] is T8052:inst|T51_UART:uart|Baud_Cnt[1] at LC_X11_Y10_N2
--operation mode is arithmetic

M1_Baud_Cnt[1]_lut_out = M1_Baud_Cnt[1] $ (!M1L14);
M1_Baud_Cnt[1] = DFFEAS(M1_Baud_Cnt[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );

--M1L11 is T8052:inst|T51_UART:uart|Baud_Cnt[1]~63 at LC_X11_Y10_N2
--operation mode is arithmetic

M1L11_cout_0 = !M1_Baud_Cnt[1] & (!M1L14);
M1L11 = CARRY(M1L11_cout_0);

--M1L12 is T8052:inst|T51_UART:uart|Baud_Cnt[1]~63COUT1_85 at LC_X11_Y10_N2
--operation mode is arithmetic

M1L12_cout_1 = !M1_Baud_Cnt[1] & (!M1L15);
M1L12 = CARRY(M1L12_cout_1);


--M1_Baud_Cnt[5] is T8052:inst|T51_UART:uart|Baud_Cnt[5] at LC_X11_Y10_N6
--operation mode is normal

M1_Baud_Cnt[5]_carry_eqn = (!M1L20 & M1L24) # (M1L20 & M1L25);
M1_Baud_Cnt[5]_lut_out = M1_Baud_Cnt[5]_carry_eqn $ !M1_Baud_Cnt[5];
M1_Baud_Cnt[5] = DFFEAS(M1_Baud_Cnt[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L46 is T8052:inst|T51_UART:uart|process1~59 at LC_X11_Y10_N7
--operation mode is normal

M1L46 = M1_Baud_Cnt[1] & M1_Prescaler[0] & (M1_Baud_Cnt[5] # H1_PCON[7]);


--M1L73 is T8052:inst|T51_UART:uart|RX_ShiftReg[8]~305 at LC_X14_Y9_N9
--operation mode is normal

M1L73 = M1_SCON[7] & A1L182 & !A1L61;


--M1L36 is T8052:inst|T51_UART:uart|Mux~1498 at LC_X12_Y7_N1
--operation mode is normal

M1L36 = M1_SCON[7] & M1_TX_Bit_Cnt[1] & (M1_TX_Bit_Cnt[2] $ !M1_TX_Bit_Cnt[0]) # !M1_SCON[7] & M1_TX_Bit_Cnt[0] & (M1_TX_Bit_Cnt[1] $ !M1_TX_Bit_Cnt[2]);


--M1L99 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~637 at LC_X12_Y7_N7
--operation mode is normal

M1L99 = M1_TX_Bit_Cnt[1] & (M1_TX_Bit_Cnt[3] $ (M1_TX_Bit_Cnt[2] & M1_TX_Bit_Cnt[0])) # !M1_TX_Bit_Cnt[1] & M1_TX_Bit_Cnt[3] & (M1_TX_Bit_Cnt[2] # M1_TX_Bit_Cnt[0]);


--M1L55 is T8052:inst|T51_UART:uart|process5~117 at LC_X14_Y7_N8
--operation mode is normal

M1L55 = A1L62 & (!M1_TXD_i) # !M1L48;


--M1L5 is T8052:inst|T51_UART:uart|add~538 at LC_X12_Y6_N5
--operation mode is normal

M1L5 = M1_TX_Bit_Cnt[2] $ (M1_TX_Bit_Cnt[0] & M1_TX_Bit_Cnt[1]);


--M1L100 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~638 at LC_X12_Y6_N8
--operation mode is normal

M1L100 = M1_TX_Bit_Cnt[2] $ (M1_TX_Bit_Cnt[0] & M1_TX_Bit_Cnt[1]);


--M1_TX_Start is T8052:inst|T51_UART:uart|TX_Start at LC_X15_Y7_N9
--operation mode is normal

M1_TX_Start_lut_out = M1_TX_Start & (A1L62) # !M1_TX_Start & H1L42;
M1_TX_Start = DFFEAS(M1_TX_Start_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L157, , , M1L55);


--M1L37 is T8052:inst|T51_UART:uart|Mux~1499 at LC_X12_Y7_N4
--operation mode is normal

M1L37 = M1_TX_Bit_Cnt[3] & (!M1_TX_Bit_Cnt[1] # !M1_SCON[7]) # !M1_TX_Bit_Cnt[3] & (M1_TX_Start # M1_TX_Bit_Cnt[1]);


--M1L38 is T8052:inst|T51_UART:uart|Mux~1500 at LC_X12_Y7_N8
--operation mode is normal

M1L38 = !M1_TX_Bit_Cnt[0] & (M1_TX_Bit_Cnt[2] # M1L37);


--M1L101 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~639 at LC_X12_Y6_N2
--operation mode is normal

M1L101 = !M1_TX_Bit_Cnt[2] & !M1_TX_Bit_Cnt[1];


--M1L102 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~640 at LC_X12_Y6_N3
--operation mode is normal

M1L102 = !M1_TX_Bit_Cnt[0] & (M1_TX_Start & !M1_TX_Bit_Cnt[3] # !M1L101);


--M1L39 is T8052:inst|T51_UART:uart|Mux~1501 at LC_X12_Y6_N7
--operation mode is normal

M1L39 = M1_TX_Bit_Cnt[1] & !M1_TX_Bit_Cnt[0] & (!M1_SCON[7] # !M1L88) # !M1_TX_Bit_Cnt[1] & M1_TX_Bit_Cnt[0] & (M1_SCON[7] # !M1L88);


--M1L103 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~641 at LC_X12_Y6_N9
--operation mode is normal

M1L103 = M1_TX_Bit_Cnt[1] $ M1_TX_Bit_Cnt[0];


--M1_TX_Cnt[3] is T8052:inst|T51_UART:uart|TX_Cnt[3] at LC_X15_Y4_N5
--operation mode is normal

M1_TX_Cnt[3]_lut_out = M1_TX_Cnt[3] $ (M1L107 & M1_TX_Cnt[2] & M1_TX_Cnt[1]);
M1_TX_Cnt[3] = DFFEAS(M1_TX_Cnt[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_TX_Cnt[2] is T8052:inst|T51_UART:uart|TX_Cnt[2] at LC_X15_Y4_N2
--operation mode is normal

M1_TX_Cnt[2]_lut_out = M1_TX_Cnt[2] $ (M1L107 & M1_TX_Cnt[1]);
M1_TX_Cnt[2] = DFFEAS(M1_TX_Cnt[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_TX_Cnt[1] is T8052:inst|T51_UART:uart|TX_Cnt[1] at LC_X15_Y4_N3
--operation mode is normal

M1_TX_Cnt[1]_lut_out = M1L107 $ (M1_TX_Cnt[1]);
M1_TX_Cnt[1] = DFFEAS(M1_TX_Cnt[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_TX_Cnt[0] is T8052:inst|T51_UART:uart|TX_Cnt[0] at LC_X14_Y8_N3
--operation mode is normal

M1_TX_Cnt[0]_lut_out = M1_TX_Cnt[0] $ (M1_SCON[6] & (M1L8) # !M1_SCON[6] & M1_BaudFix);
M1_TX_Cnt[0] = DFFEAS(M1_TX_Cnt[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L8 is T8052:inst|T51_UART:uart|Baud16T_i~116 at LC_X15_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[4]_qfbk = K1_TCON[4];
M1L8 = K1_TCON[4]_qfbk & K1_UART_Clk # !K1_TCON[4]_qfbk & (J1_OF1 & M1_BaudC1_g);

--K1_TCON[4] is T8052:inst|T51_TC2:tc2|TCON[4] at LC_X15_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

K1_TCON[4] = DFFEAS(M1L8, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_T2CON_Wr, J1L311, , , VCC);


--M1L107 is T8052:inst|T51_UART:uart|TX_Cnt[1]~341 at LC_X14_Y8_N2
--operation mode is normal

M1L107 = M1_TX_Cnt[0] & (M1_SCON[6] & (M1L8) # !M1_SCON[6] & M1_BaudFix);


--RB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LC_X42_Y13_N8
--operation mode is normal

RB1_state[13] = AMPP_FUNCTION(A1L6, RB1_state[13], RB1_state[12], VCC, A1L8);


--LB11L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110 at LC_X22_Y12_N8
--operation mode is normal

LB11L26_carry_eqn = (!LB11L14 & LB11L24) # (LB11L14 & LB11L25);
LB11L26 = !LB11L26_carry_eqn;


--LB8L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 at LC_X23_Y8_N6
--operation mode is arithmetic

LB8L20_carry_eqn = (!LB8L14 & LB8L18) # (LB8L14 & LB8L19);
LB8L20 = GB1L30 $ GB1L23 $ !LB8L20_carry_eqn;

--LB8L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102 at LC_X23_Y8_N6
--operation mode is arithmetic

LB8L21_cout_0 = GB1L30 & (GB1L23 # !LB8L18) # !GB1L30 & GB1L23 & !LB8L18;
LB8L21 = CARRY(LB8L21_cout_0);

--LB8L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102COUT1_132 at LC_X23_Y8_N6
--operation mode is arithmetic

LB8L22_cout_1 = GB1L30 & (GB1L23 # !LB8L19) # !GB1L30 & GB1L23 & !LB8L19;
LB8L22 = CARRY(LB8L22_cout_1);


--LB5L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90 at LC_X14_Y11_N4
--operation mode is arithmetic

LB5L13 = GB1L37 $ GB1L44 $ !LB5L11;

--LB5L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92 at LC_X14_Y11_N4
--operation mode is arithmetic

LB5L14 = LB5L15;


--LB2L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85 at LC_X13_Y10_N2
--operation mode is arithmetic

LB2L8 = GB1L51 $ GB1L58 $ !LB2L5;

--LB2L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87 at LC_X13_Y10_N2
--operation mode is arithmetic

LB2L9_cout_0 = GB1L51 & (GB1L58 # !LB2L5) # !GB1L51 & GB1L58 & !LB2L5;
LB2L9 = CARRY(LB2L9_cout_0);

--LB2L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87COUT1_127 at LC_X13_Y10_N2
--operation mode is arithmetic

LB2L10_cout_1 = GB1L51 & (GB1L58 # !LB2L6) # !GB1L51 & GB1L58 & !LB2L6;
LB2L10 = CARRY(LB2L10_cout_1);


--DB1_Tmp3[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[1] at LC_X12_Y14_N4
--operation mode is normal

DB1_Tmp3[1]_lut_out = G1_B[1];
DB1_Tmp3[1] = DFFEAS(DB1_Tmp3[1]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, , , , );


--LB5L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95 at LC_X14_Y11_N8
--operation mode is normal

LB5L17_carry_eqn = (!LB5L14 & LB5L22) # (LB5L14 & LB5L23);
LB5L17 = !LB5L17_carry_eqn;


--LB2L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90 at LC_X13_Y10_N6
--operation mode is arithmetic

LB2L11_carry_eqn = (!LB2L15 & LB2L19) # (LB2L15 & LB2L20);
LB2L11 = GB1L55 $ GB1L62 $ !LB2L11_carry_eqn;

--LB2L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92 at LC_X13_Y10_N6
--operation mode is arithmetic

LB2L12_cout_0 = GB1L55 & (GB1L62 # !LB2L19) # !GB1L55 & GB1L62 & !LB2L19;
LB2L12 = CARRY(LB2L12_cout_0);

--LB2L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92COUT1_132 at LC_X13_Y10_N6
--operation mode is arithmetic

LB2L13_cout_1 = GB1L55 & (GB1L62 # !LB2L20) # !GB1L55 & GB1L62 & !LB2L20;
LB2L13 = CARRY(LB2L13_cout_1);


--DB1_Tmp3[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[5] at LC_X13_Y14_N9
--operation mode is normal

DB1_Tmp3[5]_lut_out = G1_B[5];
DB1_Tmp3[5] = DFFEAS(DB1_Tmp3[5]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, , , , );


--J1L102 is T8052:inst|T51_TC01:tc01|add~2604 at LC_X11_Y15_N0
--operation mode is arithmetic

J1L102_cout_0 = J1_Cnt0[8];
J1L102 = CARRY(J1L102_cout_0);

--J1L103 is T8052:inst|T51_TC01:tc01|add~2604COUT1_2947 at LC_X11_Y15_N0
--operation mode is arithmetic

J1L103_cout_1 = J1_Cnt0[8];
J1L103 = CARRY(J1L103_cout_1);


--J1L104 is T8052:inst|T51_TC01:tc01|add~2607 at LC_X11_Y16_N0
--operation mode is arithmetic

J1L104_carry_eqn = J1L163;
J1L104 = J1_Cnt0[8] $ (!J1L104_carry_eqn);

--J1L105 is T8052:inst|T51_TC01:tc01|add~2609 at LC_X11_Y16_N0
--operation mode is arithmetic

J1L105_cout_0 = J1_Cnt0[8] & (!J1L163);
J1L105 = CARRY(J1L105_cout_0);

--J1L106 is T8052:inst|T51_TC01:tc01|add~2609COUT1_2970 at LC_X11_Y16_N0
--operation mode is arithmetic

J1L106_cout_1 = J1_Cnt0[8] & (!J1L163);
J1L106 = CARRY(J1L106_cout_1);


--J1L249 is T8052:inst|T51_TC01:tc01|Cnt0~11238 at LC_X13_Y15_N3
--operation mode is normal

J1L249 = !J1_TMOD[1] & (J1_Tick0 & J1_TMOD[0]);


--J1L107 is T8052:inst|T51_TC01:tc01|add~2612 at LC_X12_Y16_N2
--operation mode is arithmetic

J1L107_carry_eqn = (!J1L184 & J1L166) # (J1L184 & J1L167);
J1L107 = J1_Cnt0[8] $ !J1L107_carry_eqn;

--J1L108 is T8052:inst|T51_TC01:tc01|add~2614 at LC_X12_Y16_N2
--operation mode is arithmetic

J1L108_cout_0 = J1_Cnt0[8] & !J1L166;
J1L108 = CARRY(J1L108_cout_0);

--J1L109 is T8052:inst|T51_TC01:tc01|add~2614COUT1_3005 at LC_X12_Y16_N2
--operation mode is arithmetic

J1L109_cout_1 = J1_Cnt0[8] & !J1L167;
J1L109 = CARRY(J1L109_cout_1);


--A1L64 is rtl~200 at LC_X15_Y16_N5
--operation mode is normal

A1L64 = J1_TMOD[1] # J1_TMOD[0];


--J1L250 is T8052:inst|T51_TC01:tc01|Cnt0~11239 at LC_X13_Y15_N1
--operation mode is normal

J1L250 = !J1L249 & (A1L64 & (J1_Cnt0[8]) # !A1L64 & J1L107);


--J1L110 is T8052:inst|T51_TC01:tc01|add~2617 at LC_X13_Y15_N2
--operation mode is normal

J1L110 = A1L63 & (!J1_Cnt0[8]) # !A1L63 & (J1L296 # J1L250);


--J1L251 is T8052:inst|T51_TC01:tc01|Cnt0~11240 at LC_X13_Y15_N4
--operation mode is normal

J1L251 = J1L296 # J1L250;


--H1_TH0_Wr is T8052:inst|T51_Glue:glue51|TH0_Wr at LC_X17_Y12_N1
--operation mode is normal

H1_TH0_Wr = !B1_IO_Addr_r[6] & !B1_IO_Addr_r[0] & H1L70 & H1L61;


--J1L111 is T8052:inst|T51_TC01:tc01|add~2618 at LC_X11_Y15_N7
--operation mode is normal

J1L111_carry_eqn = (!J1L126 & J1L114) # (J1L126 & J1L115);
J1L111 = J1L111_carry_eqn $ J1_Cnt0[15];


--J1L112 is T8052:inst|T51_TC01:tc01|add~2623 at LC_X11_Y16_N7
--operation mode is normal

J1L112_carry_eqn = (!J1L130 & J1L117) # (J1L130 & J1L118);
J1L112 = J1_Cnt0[15] $ (J1L112_carry_eqn);


--J1L252 is T8052:inst|T51_TC01:tc01|Cnt0~11241 at LC_X13_Y15_N7
--operation mode is normal

J1L252 = J1L249 & J1L112 # !J1L249 & (J1_Cnt0[15]);


--J1L113 is T8052:inst|T51_TC01:tc01|add~2628 at LC_X11_Y15_N6
--operation mode is arithmetic

J1L113_carry_eqn = (!J1L126 & J1L120) # (J1L126 & J1L121);
J1L113 = J1_Cnt0[14] $ (!J1L113_carry_eqn);

--J1L114 is T8052:inst|T51_TC01:tc01|add~2630 at LC_X11_Y15_N6
--operation mode is arithmetic

J1L114_cout_0 = J1_Cnt0[14] & (!J1L120);
J1L114 = CARRY(J1L114_cout_0);

--J1L115 is T8052:inst|T51_TC01:tc01|add~2630COUT1_2956 at LC_X11_Y15_N6
--operation mode is arithmetic

J1L115_cout_1 = J1_Cnt0[14] & (!J1L121);
J1L115 = CARRY(J1L115_cout_1);


--J1L116 is T8052:inst|T51_TC01:tc01|add~2633 at LC_X11_Y16_N6
--operation mode is arithmetic

J1L116_carry_eqn = (!J1L130 & J1L123) # (J1L130 & J1L124);
J1L116 = J1_Cnt0[14] $ !J1L116_carry_eqn;

--J1L117 is T8052:inst|T51_TC01:tc01|add~2635 at LC_X11_Y16_N6
--operation mode is arithmetic

J1L117_cout_0 = J1_Cnt0[14] & !J1L123;
J1L117 = CARRY(J1L117_cout_0);

--J1L118 is T8052:inst|T51_TC01:tc01|add~2635COUT1_2980 at LC_X11_Y16_N6
--operation mode is arithmetic

J1L118_cout_1 = J1_Cnt0[14] & !J1L124;
J1L118 = CARRY(J1L118_cout_1);


--J1L253 is T8052:inst|T51_TC01:tc01|Cnt0~11242 at LC_X12_Y15_N2
--operation mode is normal

J1L253 = J1L249 & (J1L116) # !J1L249 & J1_Cnt0[14];


--J1L119 is T8052:inst|T51_TC01:tc01|add~2638 at LC_X11_Y15_N5
--operation mode is arithmetic

J1L119_carry_eqn = (!J1L126 & GND) # (J1L126 & VCC);
J1L119 = J1_Cnt0[13] $ (J1L119_carry_eqn);

--J1L120 is T8052:inst|T51_TC01:tc01|add~2640 at LC_X11_Y15_N5
--operation mode is arithmetic

J1L120_cout_0 = !J1L126 # !J1_Cnt0[13];
J1L120 = CARRY(J1L120_cout_0);

--J1L121 is T8052:inst|T51_TC01:tc01|add~2640COUT1_2954 at LC_X11_Y15_N5
--operation mode is arithmetic

J1L121_cout_1 = !J1L126 # !J1_Cnt0[13];
J1L121 = CARRY(J1L121_cout_1);


--J1L122 is T8052:inst|T51_TC01:tc01|add~2643 at LC_X11_Y16_N5
--operation mode is arithmetic

J1L122_carry_eqn = J1L130;
J1L122 = J1_Cnt0[13] $ J1L122_carry_eqn;

--J1L123 is T8052:inst|T51_TC01:tc01|add~2645 at LC_X11_Y16_N5
--operation mode is arithmetic

J1L123_cout_0 = !J1L130 # !J1_Cnt0[13];
J1L123 = CARRY(J1L123_cout_0);

--J1L124 is T8052:inst|T51_TC01:tc01|add~2645COUT1_2978 at LC_X11_Y16_N5
--operation mode is arithmetic

J1L124_cout_1 = !J1L130 # !J1_Cnt0[13];
J1L124 = CARRY(J1L124_cout_1);


--J1L254 is T8052:inst|T51_TC01:tc01|Cnt0~11243 at LC_X13_Y16_N2
--operation mode is normal

J1L254 = J1L249 & J1L122 # !J1L249 & (J1_Cnt0[13]);


--J1L125 is T8052:inst|T51_TC01:tc01|add~2648 at LC_X11_Y15_N4
--operation mode is arithmetic

J1L125 = J1_Cnt0[12] $ (!J1L134);

--J1L126 is T8052:inst|T51_TC01:tc01|add~2650 at LC_X11_Y15_N4
--operation mode is arithmetic

J1L126 = J1L127;


--J1L129 is T8052:inst|T51_TC01:tc01|add~2653 at LC_X11_Y16_N4
--operation mode is arithmetic

J1L129_carry_eqn = (!J1L163 & J1L137) # (J1L163 & J1L138);
J1L129 = J1_Cnt0[12] $ (!J1L129_carry_eqn);

--J1L130 is T8052:inst|T51_TC01:tc01|add~2655 at LC_X11_Y16_N4
--operation mode is arithmetic

J1L130 = CARRY(J1_Cnt0[12] & (!J1L138));


--J1L131 is T8052:inst|T51_TC01:tc01|add~2658 at LC_X12_Y16_N6
--operation mode is normal

J1L131_carry_eqn = (!J1L150 & J1L140) # (J1L150 & J1L141);
J1L131 = J1L131_carry_eqn $ !J1_Cnt0[12];


--J1L255 is T8052:inst|T51_TC01:tc01|Cnt0~11244 at LC_X13_Y16_N4
--operation mode is normal

J1L255 = !J1L249 & (A1L64 & (J1_Cnt0[12]) # !A1L64 & J1L131);


--J1L132 is T8052:inst|T51_TC01:tc01|add~2663 at LC_X13_Y16_N9
--operation mode is normal

J1L132 = A1L63 & J1L125 # !A1L63 & (J1L255 # J1L297);


--J1L256 is T8052:inst|T51_TC01:tc01|Cnt0~11245 at LC_X13_Y16_N8
--operation mode is normal

J1L256 = J1L255 # J1L297;


--J1L133 is T8052:inst|T51_TC01:tc01|add~2664 at LC_X11_Y15_N3
--operation mode is arithmetic

J1L133 = J1_Cnt0[11] $ J1L144;

--J1L134 is T8052:inst|T51_TC01:tc01|add~2666 at LC_X11_Y15_N3
--operation mode is arithmetic

J1L134_cout_0 = !J1L144 # !J1_Cnt0[11];
J1L134 = CARRY(J1L134_cout_0);

--J1L135 is T8052:inst|T51_TC01:tc01|add~2666COUT1_2952 at LC_X11_Y15_N3
--operation mode is arithmetic

J1L135_cout_1 = !J1L145 # !J1_Cnt0[11];
J1L135 = CARRY(J1L135_cout_1);


--J1L136 is T8052:inst|T51_TC01:tc01|add~2669 at LC_X11_Y16_N3
--operation mode is arithmetic

J1L136_carry_eqn = (!J1L163 & J1L147) # (J1L163 & J1L148);
J1L136 = J1_Cnt0[11] $ (J1L136_carry_eqn);

--J1L137 is T8052:inst|T51_TC01:tc01|add~2671 at LC_X11_Y16_N3
--operation mode is arithmetic

J1L137_cout_0 = !J1L147 # !J1_Cnt0[11];
J1L137 = CARRY(J1L137_cout_0);

--J1L138 is T8052:inst|T51_TC01:tc01|add~2671COUT1_2976 at LC_X11_Y16_N3
--operation mode is arithmetic

J1L138_cout_1 = !J1L148 # !J1_Cnt0[11];
J1L138 = CARRY(J1L138_cout_1);


--J1L139 is T8052:inst|T51_TC01:tc01|add~2674 at LC_X12_Y16_N5
--operation mode is arithmetic

J1L139_carry_eqn = J1L150;
J1L139 = J1_Cnt0[11] $ J1L139_carry_eqn;

--J1L140 is T8052:inst|T51_TC01:tc01|add~2676 at LC_X12_Y16_N5
--operation mode is arithmetic

J1L140_cout_0 = !J1L150 # !J1_Cnt0[11];
J1L140 = CARRY(J1L140_cout_0);

--J1L141 is T8052:inst|T51_TC01:tc01|add~2676COUT1_3009 at LC_X12_Y16_N5
--operation mode is arithmetic

J1L141_cout_1 = !J1L150 # !J1_Cnt0[11];
J1L141 = CARRY(J1L141_cout_1);


--J1L257 is T8052:inst|T51_TC01:tc01|Cnt0~11246 at LC_X12_Y15_N4
--operation mode is normal

J1L257 = !J1L249 & (A1L64 & (J1_Cnt0[11]) # !A1L64 & J1L139);


--J1L142 is T8052:inst|T51_TC01:tc01|add~2679 at LC_X13_Y16_N5
--operation mode is normal

J1L142 = A1L63 & J1L133 # !A1L63 & (J1L298 # J1L257);


--J1L258 is T8052:inst|T51_TC01:tc01|Cnt0~11247 at LC_X11_Y16_N8
--operation mode is normal

J1L258 = J1L257 # J1L298;


--J1L143 is T8052:inst|T51_TC01:tc01|add~2680 at LC_X11_Y15_N2
--operation mode is arithmetic

J1L143 = J1_Cnt0[10] $ (!J1L153);

--J1L144 is T8052:inst|T51_TC01:tc01|add~2682 at LC_X11_Y15_N2
--operation mode is arithmetic

J1L144_cout_0 = J1_Cnt0[10] & (!J1L153);
J1L144 = CARRY(J1L144_cout_0);

--J1L145 is T8052:inst|T51_TC01:tc01|add~2682COUT1_2951 at LC_X11_Y15_N2
--operation mode is arithmetic

J1L145_cout_1 = J1_Cnt0[10] & (!J1L154);
J1L145 = CARRY(J1L145_cout_1);


--J1L146 is T8052:inst|T51_TC01:tc01|add~2685 at LC_X11_Y16_N2
--operation mode is arithmetic

J1L146_carry_eqn = (!J1L163 & J1L156) # (J1L163 & J1L157);
J1L146 = J1_Cnt0[10] $ !J1L146_carry_eqn;

--J1L147 is T8052:inst|T51_TC01:tc01|add~2687 at LC_X11_Y16_N2
--operation mode is arithmetic

J1L147_cout_0 = J1_Cnt0[10] & !J1L156;
J1L147 = CARRY(J1L147_cout_0);

--J1L148 is T8052:inst|T51_TC01:tc01|add~2687COUT1_2974 at LC_X11_Y16_N2
--operation mode is arithmetic

J1L148_cout_1 = J1_Cnt0[10] & !J1L157;
J1L148 = CARRY(J1L148_cout_1);


--J1L149 is T8052:inst|T51_TC01:tc01|add~2690 at LC_X12_Y16_N4
--operation mode is arithmetic

J1L149_carry_eqn = (!J1L184 & J1L159) # (J1L184 & J1L160);
J1L149 = J1_Cnt0[10] $ (!J1L149_carry_eqn);

--J1L150 is T8052:inst|T51_TC01:tc01|add~2692 at LC_X12_Y16_N4
--operation mode is arithmetic

J1L150 = CARRY(J1_Cnt0[10] & (!J1L160));


--J1L259 is T8052:inst|T51_TC01:tc01|Cnt0~11248 at LC_X12_Y15_N8
--operation mode is normal

J1L259 = !J1L249 & (A1L64 & (J1_Cnt0[10]) # !A1L64 & J1L149);


--J1L151 is T8052:inst|T51_TC01:tc01|add~2695 at LC_X14_Y15_N0
--operation mode is normal

J1L151 = A1L63 & (J1L143) # !A1L63 & (J1L259 # J1L299);


--J1L260 is T8052:inst|T51_TC01:tc01|Cnt0~11249 at LC_X12_Y15_N6
--operation mode is normal

J1L260 = J1L259 # J1L299;


--J1L152 is T8052:inst|T51_TC01:tc01|add~2696 at LC_X11_Y15_N1
--operation mode is arithmetic

J1L152 = J1_Cnt0[9] $ (J1L102);

--J1L153 is T8052:inst|T51_TC01:tc01|add~2698 at LC_X11_Y15_N1
--operation mode is arithmetic

J1L153_cout_0 = !J1L102 # !J1_Cnt0[9];
J1L153 = CARRY(J1L153_cout_0);

--J1L154 is T8052:inst|T51_TC01:tc01|add~2698COUT1_2949 at LC_X11_Y15_N1
--operation mode is arithmetic

J1L154_cout_1 = !J1L103 # !J1_Cnt0[9];
J1L154 = CARRY(J1L154_cout_1);


--J1L155 is T8052:inst|T51_TC01:tc01|add~2701 at LC_X11_Y16_N1
--operation mode is arithmetic

J1L155_carry_eqn = (!J1L163 & J1L105) # (J1L163 & J1L106);
J1L155 = J1_Cnt0[9] $ J1L155_carry_eqn;

--J1L156 is T8052:inst|T51_TC01:tc01|add~2703 at LC_X11_Y16_N1
--operation mode is arithmetic

J1L156_cout_0 = !J1L105 # !J1_Cnt0[9];
J1L156 = CARRY(J1L156_cout_0);

--J1L157 is T8052:inst|T51_TC01:tc01|add~2703COUT1_2972 at LC_X11_Y16_N1
--operation mode is arithmetic

J1L157_cout_1 = !J1L106 # !J1_Cnt0[9];
J1L157 = CARRY(J1L157_cout_1);


--J1L158 is T8052:inst|T51_TC01:tc01|add~2706 at LC_X12_Y16_N3
--operation mode is arithmetic

J1L158_carry_eqn = (!J1L184 & J1L108) # (J1L184 & J1L109);
J1L158 = J1_Cnt0[9] $ (J1L158_carry_eqn);

--J1L159 is T8052:inst|T51_TC01:tc01|add~2708 at LC_X12_Y16_N3
--operation mode is arithmetic

J1L159_cout_0 = !J1L108 # !J1_Cnt0[9];
J1L159 = CARRY(J1L159_cout_0);

--J1L160 is T8052:inst|T51_TC01:tc01|add~2708COUT1_3007 at LC_X12_Y16_N3
--operation mode is arithmetic

J1L160_cout_1 = !J1L109 # !J1_Cnt0[9];
J1L160 = CARRY(J1L160_cout_1);


--J1L261 is T8052:inst|T51_TC01:tc01|Cnt0~11250 at LC_X14_Y15_N6
--operation mode is normal

J1L261 = !J1L249 & (A1L64 & (J1_Cnt0[9]) # !A1L64 & J1L158);


--J1L161 is T8052:inst|T51_TC01:tc01|add~2711 at LC_X14_Y15_N1
--operation mode is normal

J1L161 = A1L63 & (J1L152) # !A1L63 & (J1L261 # J1L300);


--J1L262 is T8052:inst|T51_TC01:tc01|Cnt0~11251 at LC_X14_Y15_N8
--operation mode is normal

J1L262 = J1L300 # J1L261;


--J1_TMOD[2] is T8052:inst|T51_TC01:tc01|TMOD[2] at LC_X14_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[2]_lut_out = GND;
J1_TMOD[2] = DFFEAS(J1_TMOD[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, J1L307, , , VCC);


--J1_TMOD[3] is T8052:inst|T51_TC01:tc01|TMOD[3] at LC_X14_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[3]_lut_out = GND;
J1_TMOD[3] = DFFEAS(J1_TMOD[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, J1L309, , , VCC);


--A1L65 is rtl~234 at LC_X14_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[1]_qfbk = J1_TMOD[1];
A1L65 = !J1_TMOD[0] & J1_TMOD[1]_qfbk;

--J1_TMOD[1] is T8052:inst|T51_TC01:tc01|TMOD[1] at LC_X14_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

J1_TMOD[1] = DFFEAS(A1L65, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_TMOD_Wr, J1L305, , , VCC);


--J1L263 is T8052:inst|T51_TC01:tc01|Cnt0~11252 at LC_X15_Y16_N9
--operation mode is normal

J1L263 = J1_Cnt0[15] & A1L179 & A1L65 & A1L178;


--J1L162 is T8052:inst|T51_TC01:tc01|add~2712 at LC_X11_Y17_N9
--operation mode is arithmetic

J1L162_carry_eqn = (!J1L205 & J1L169) # (J1L205 & J1L170);
J1L162 = J1_Cnt0[7] $ J1L162_carry_eqn;

--J1L163 is T8052:inst|T51_TC01:tc01|add~2714 at LC_X11_Y17_N9
--operation mode is arithmetic

J1L163 = CARRY(!J1L170 # !J1_Cnt0[7]);


--J1L264 is T8052:inst|T51_TC01:tc01|Cnt0~11253 at LC_X15_Y16_N8
--operation mode is normal

J1L264 = J1_TMOD[0] & !J1_TMOD[1] & (J1L263 # J1L162) # !J1_TMOD[0] & J1L263;


--J1L164 is T8052:inst|T51_TC01:tc01|add~2717 at LC_X14_Y17_N7
--operation mode is normal

J1L164_carry_eqn = (!J1L189 & J1L172) # (J1L189 & J1L173);
J1L164 = J1L164_carry_eqn $ J1_Cnt0[7];


--J1L265 is T8052:inst|T51_TC01:tc01|Cnt0~11254 at LC_X15_Y15_N2
--operation mode is normal

J1L265 = J1_TMOD[1] & (J1_TMOD[0] # !A1L179 # !A1L178);


--J1L266 is T8052:inst|T51_TC01:tc01|Cnt0~11255 at LC_X15_Y16_N4
--operation mode is normal

J1L266 = J1_Tick0 & (J1L264 # J1L164 & J1L265);


--J1L165 is T8052:inst|T51_TC01:tc01|add~2722 at LC_X12_Y16_N1
--operation mode is arithmetic

J1L165_carry_eqn = (!J1L184 & J1L175) # (J1L184 & J1L176);
J1L165 = J1_Cnt0[7] $ (J1L165_carry_eqn);

--J1L166 is T8052:inst|T51_TC01:tc01|add~2724 at LC_X12_Y16_N1
--operation mode is arithmetic

J1L166_cout_0 = !J1L175 # !J1_Cnt0[7];
J1L166 = CARRY(J1L166_cout_0);

--J1L167 is T8052:inst|T51_TC01:tc01|add~2724COUT1_3003 at LC_X12_Y16_N1
--operation mode is arithmetic

J1L167_cout_1 = !J1L176 # !J1_Cnt0[7];
J1L167 = CARRY(J1L167_cout_1);


--J1L267 is T8052:inst|T51_TC01:tc01|Cnt0~11256 at LC_X12_Y16_N8
--operation mode is normal

J1L267 = A1L64 & (!J1_Tick0 & J1_Cnt0[7]) # !A1L64 & J1L165;


--H1_TL0_Wr is T8052:inst|T51_Glue:glue51|TL0_Wr at LC_X17_Y12_N6
--operation mode is normal

H1_TL0_Wr = !B1_IO_Addr_r[6] & !B1_IO_Addr_r[0] & H1L70 & H1L66;


--J1L268 is T8052:inst|T51_TC01:tc01|Cnt0~11258 at LC_X14_Y16_N7
--operation mode is normal

J1L268 = A1L179 & J1_Cnt0[14] & A1L178 & A1L65;


--J1L168 is T8052:inst|T51_TC01:tc01|add~2727 at LC_X11_Y17_N8
--operation mode is arithmetic

J1L168_carry_eqn = (!J1L205 & J1L178) # (J1L205 & J1L179);
J1L168 = J1_Cnt0[6] $ !J1L168_carry_eqn;

--J1L169 is T8052:inst|T51_TC01:tc01|add~2729 at LC_X11_Y17_N8
--operation mode is arithmetic

J1L169_cout_0 = J1_Cnt0[6] & !J1L178;
J1L169 = CARRY(J1L169_cout_0);

--J1L170 is T8052:inst|T51_TC01:tc01|add~2729COUT1_2968 at LC_X11_Y17_N8
--operation mode is arithmetic

J1L170_cout_1 = J1_Cnt0[6] & !J1L179;
J1L170 = CARRY(J1L170_cout_1);


--J1L269 is T8052:inst|T51_TC01:tc01|Cnt0~11259 at LC_X14_Y16_N6
--operation mode is normal

J1L269 = J1_TMOD[0] & !J1_TMOD[1] & (J1L168 # J1L268) # !J1_TMOD[0] & (J1L268);


--J1L171 is T8052:inst|T51_TC01:tc01|add~2732 at LC_X14_Y17_N6
--operation mode is arithmetic

J1L171_carry_eqn = (!J1L189 & J1L181) # (J1L189 & J1L182);
J1L171 = J1_Cnt0[6] $ (!J1L171_carry_eqn);

--J1L172 is T8052:inst|T51_TC01:tc01|add~2734 at LC_X14_Y17_N6
--operation mode is arithmetic

J1L172_cout_0 = J1_Cnt0[6] & (!J1L181);
J1L172 = CARRY(J1L172_cout_0);

--J1L173 is T8052:inst|T51_TC01:tc01|add~2734COUT1_2991 at LC_X14_Y17_N6
--operation mode is arithmetic

J1L173_cout_1 = J1_Cnt0[6] & (!J1L182);
J1L173 = CARRY(J1L173_cout_1);


--J1L270 is T8052:inst|T51_TC01:tc01|Cnt0~11260 at LC_X14_Y17_N8
--operation mode is normal

J1L270 = J1_Tick0 & (J1L269 # J1L265 & J1L171);


--J1L174 is T8052:inst|T51_TC01:tc01|add~2737 at LC_X12_Y16_N0
--operation mode is arithmetic

J1L174_carry_eqn = J1L184;
J1L174 = J1_Cnt0[6] $ (!J1L174_carry_eqn);

--J1L175 is T8052:inst|T51_TC01:tc01|add~2739 at LC_X12_Y16_N0
--operation mode is arithmetic

J1L175_cout_0 = J1_Cnt0[6] & (!J1L184);
J1L175 = CARRY(J1L175_cout_0);

--J1L176 is T8052:inst|T51_TC01:tc01|add~2739COUT1_3001 at LC_X12_Y16_N0
--operation mode is arithmetic

J1L176_cout_1 = J1_Cnt0[6] & (!J1L184);
J1L176 = CARRY(J1L176_cout_1);


--J1L271 is T8052:inst|T51_TC01:tc01|Cnt0~11261 at LC_X12_Y16_N7
--operation mode is normal

J1L271 = A1L64 & !J1_Tick0 & (J1_Cnt0[6]) # !A1L64 & (J1L174);


--J1L272 is T8052:inst|T51_TC01:tc01|Cnt0~11263 at LC_X14_Y16_N2
--operation mode is normal

J1L272 = A1L179 & J1_Cnt0[13] & A1L178 & A1L65;


--J1L177 is T8052:inst|T51_TC01:tc01|add~2742 at LC_X11_Y17_N7
--operation mode is arithmetic

J1L177_carry_eqn = (!J1L205 & J1L186) # (J1L205 & J1L187);
J1L177 = J1_Cnt0[5] $ (J1L177_carry_eqn);

--J1L178 is T8052:inst|T51_TC01:tc01|add~2744 at LC_X11_Y17_N7
--operation mode is arithmetic

J1L178_cout_0 = !J1L186 # !J1_Cnt0[5];
J1L178 = CARRY(J1L178_cout_0);

--J1L179 is T8052:inst|T51_TC01:tc01|add~2744COUT1_2966 at LC_X11_Y17_N7
--operation mode is arithmetic

J1L179_cout_1 = !J1L187 # !J1_Cnt0[5];
J1L179 = CARRY(J1L179_cout_1);


--J1L273 is T8052:inst|T51_TC01:tc01|Cnt0~11264 at LC_X14_Y16_N3
--operation mode is normal

J1L273 = J1_TMOD[0] & !J1_TMOD[1] & (J1L177 # J1L272) # !J1_TMOD[0] & (J1L272);


--J1L180 is T8052:inst|T51_TC01:tc01|add~2747 at LC_X14_Y17_N5
--operation mode is arithmetic

J1L180_carry_eqn = (!J1L189 & GND) # (J1L189 & VCC);
J1L180 = J1_Cnt0[5] $ (J1L180_carry_eqn);

--J1L181 is T8052:inst|T51_TC01:tc01|add~2749 at LC_X14_Y17_N5
--operation mode is arithmetic

J1L181_cout_0 = !J1L189 # !J1_Cnt0[5];
J1L181 = CARRY(J1L181_cout_0);

--J1L182 is T8052:inst|T51_TC01:tc01|add~2749COUT1_2989 at LC_X14_Y17_N5
--operation mode is arithmetic

J1L182_cout_1 = !J1L189 # !J1_Cnt0[5];
J1L182 = CARRY(J1L182_cout_1);


--J1L274 is T8052:inst|T51_TC01:tc01|Cnt0~11265 at LC_X14_Y16_N0
--operation mode is normal

J1L274 = J1_Tick0 & (J1L273 # J1L265 & J1L180);


--J1L183 is T8052:inst|T51_TC01:tc01|add~2752 at LC_X12_Y17_N9
--operation mode is arithmetic

J1L183_carry_eqn = (!J1L228 & J1L193) # (J1L228 & J1L194);
J1L183 = J1_Cnt0[5] $ J1L183_carry_eqn;

--J1L184 is T8052:inst|T51_TC01:tc01|add~2754 at LC_X12_Y17_N9
--operation mode is arithmetic

J1L184 = CARRY(!J1L194 # !J1_Cnt0[5]);


--J1L275 is T8052:inst|T51_TC01:tc01|Cnt0~11266 at LC_X12_Y17_N2
--operation mode is normal

J1L275 = A1L64 & !J1_Tick0 & J1_Cnt0[5] # !A1L64 & (J1L183);


--J1L276 is T8052:inst|T51_TC01:tc01|Cnt0~11268 at LC_X15_Y16_N2
--operation mode is normal

J1L276 = A1L178 & A1L179 & A1L65 & J1_Cnt0[12];


--J1L185 is T8052:inst|T51_TC01:tc01|add~2757 at LC_X11_Y17_N6
--operation mode is arithmetic

J1L185_carry_eqn = (!J1L205 & J1L196) # (J1L205 & J1L197);
J1L185 = J1_Cnt0[4] $ (!J1L185_carry_eqn);

--J1L186 is T8052:inst|T51_TC01:tc01|add~2759 at LC_X11_Y17_N6
--operation mode is arithmetic

J1L186_cout_0 = J1_Cnt0[4] & (!J1L196);
J1L186 = CARRY(J1L186_cout_0);

--J1L187 is T8052:inst|T51_TC01:tc01|add~2759COUT1_2964 at LC_X11_Y17_N6
--operation mode is arithmetic

J1L187_cout_1 = J1_Cnt0[4] & (!J1L197);
J1L187 = CARRY(J1L187_cout_1);


--J1L277 is T8052:inst|T51_TC01:tc01|Cnt0~11269 at LC_X15_Y16_N0
--operation mode is normal

J1L277 = J1_TMOD[0] & !J1_TMOD[1] & (J1L276 # J1L185) # !J1_TMOD[0] & J1L276;


--J1L188 is T8052:inst|T51_TC01:tc01|add~2762 at LC_X14_Y17_N4
--operation mode is arithmetic

J1L188 = J1_Cnt0[4] $ (!J1L199);

--J1L189 is T8052:inst|T51_TC01:tc01|add~2764 at LC_X14_Y17_N4
--operation mode is arithmetic

J1L189 = J1L190;


--J1L278 is T8052:inst|T51_TC01:tc01|Cnt0~11270 at LC_X15_Y16_N3
--operation mode is normal

J1L278 = J1_Tick0 & (J1L277 # J1L188 & J1L265);


--J1L192 is T8052:inst|T51_TC01:tc01|add~2767 at LC_X12_Y17_N8
--operation mode is arithmetic

J1L192_carry_eqn = (!J1L228 & J1L202) # (J1L228 & J1L203);
J1L192 = J1_Cnt0[4] $ (!J1L192_carry_eqn);

--J1L193 is T8052:inst|T51_TC01:tc01|add~2769 at LC_X12_Y17_N8
--operation mode is arithmetic

J1L193_cout_0 = J1_Cnt0[4] & (!J1L202);
J1L193 = CARRY(J1L193_cout_0);

--J1L194 is T8052:inst|T51_TC01:tc01|add~2769COUT1_2999 at LC_X12_Y17_N8
--operation mode is arithmetic

J1L194_cout_1 = J1_Cnt0[4] & (!J1L203);
J1L194 = CARRY(J1L194_cout_1);


--J1L279 is T8052:inst|T51_TC01:tc01|Cnt0~11271 at LC_X15_Y16_N6
--operation mode is normal

J1L279 = A1L64 & J1_Cnt0[4] & !J1_Tick0 # !A1L64 & (J1L192);


--J1L280 is T8052:inst|T51_TC01:tc01|Cnt0~11273 at LC_X13_Y17_N2
--operation mode is normal

J1L280 = A1L178 & J1_Cnt0[11] & A1L179 & A1L65;


--J1L195 is T8052:inst|T51_TC01:tc01|add~2772 at LC_X11_Y17_N5
--operation mode is arithmetic

J1L195_carry_eqn = J1L205;
J1L195 = J1_Cnt0[3] $ J1L195_carry_eqn;

--J1L196 is T8052:inst|T51_TC01:tc01|add~2774 at LC_X11_Y17_N5
--operation mode is arithmetic

J1L196_cout_0 = !J1L205 # !J1_Cnt0[3];
J1L196 = CARRY(J1L196_cout_0);

--J1L197 is T8052:inst|T51_TC01:tc01|add~2774COUT1_2962 at LC_X11_Y17_N5
--operation mode is arithmetic

J1L197_cout_1 = !J1L205 # !J1_Cnt0[3];
J1L197 = CARRY(J1L197_cout_1);


--J1L281 is T8052:inst|T51_TC01:tc01|Cnt0~11274 at LC_X13_Y17_N3
--operation mode is normal

J1L281 = J1_TMOD[0] & !J1_TMOD[1] & (J1L280 # J1L195) # !J1_TMOD[0] & J1L280;


--J1L198 is T8052:inst|T51_TC01:tc01|add~2777 at LC_X14_Y17_N3
--operation mode is arithmetic

J1L198 = J1_Cnt0[3] $ J1L207;

--J1L199 is T8052:inst|T51_TC01:tc01|add~2779 at LC_X14_Y17_N3
--operation mode is arithmetic

J1L199_cout_0 = !J1L207 # !J1_Cnt0[3];
J1L199 = CARRY(J1L199_cout_0);

--J1L200 is T8052:inst|T51_TC01:tc01|add~2779COUT1_2987 at LC_X14_Y17_N3
--operation mode is arithmetic

J1L200_cout_1 = !J1L208 # !J1_Cnt0[3];
J1L200 = CARRY(J1L200_cout_1);


--J1L282 is T8052:inst|T51_TC01:tc01|Cnt0~11275 at LC_X13_Y17_N1
--operation mode is normal

J1L282 = J1_Tick0 & (J1L281 # J1L265 & J1L198);


--J1L201 is T8052:inst|T51_TC01:tc01|add~2782 at LC_X12_Y17_N7
--operation mode is arithmetic

J1L201_carry_eqn = (!J1L228 & J1L210) # (J1L228 & J1L211);
J1L201 = J1_Cnt0[3] $ J1L201_carry_eqn;

--J1L202 is T8052:inst|T51_TC01:tc01|add~2784 at LC_X12_Y17_N7
--operation mode is arithmetic

J1L202_cout_0 = !J1L210 # !J1_Cnt0[3];
J1L202 = CARRY(J1L202_cout_0);

--J1L203 is T8052:inst|T51_TC01:tc01|add~2784COUT1_2997 at LC_X12_Y17_N7
--operation mode is arithmetic

J1L203_cout_1 = !J1L211 # !J1_Cnt0[3];
J1L203 = CARRY(J1L203_cout_1);


--J1L283 is T8052:inst|T51_TC01:tc01|Cnt0~11276 at LC_X13_Y17_N6
--operation mode is normal

J1L283 = A1L64 & !J1_Tick0 & (J1_Cnt0[3]) # !A1L64 & (J1L201);


--J1L284 is T8052:inst|T51_TC01:tc01|Cnt0~11278 at LC_X13_Y17_N4
--operation mode is normal

J1L284 = A1L179 & A1L65 & J1_Cnt0[10] & A1L178;


--J1L204 is T8052:inst|T51_TC01:tc01|add~2787 at LC_X11_Y17_N4
--operation mode is arithmetic

J1L204 = J1_Cnt0[2] $ (!J1L213);

--J1L205 is T8052:inst|T51_TC01:tc01|add~2789 at LC_X11_Y17_N4
--operation mode is arithmetic

J1L205 = CARRY(J1_Cnt0[2] & (!J1L214));


--J1L285 is T8052:inst|T51_TC01:tc01|Cnt0~11279 at LC_X13_Y17_N8
--operation mode is normal

J1L285 = J1_TMOD[0] & !J1_TMOD[1] & (J1L204 # J1L284) # !J1_TMOD[0] & (J1L284);


--J1L206 is T8052:inst|T51_TC01:tc01|add~2792 at LC_X14_Y17_N2
--operation mode is arithmetic

J1L206 = J1_Cnt0[2] $ !J1L216;

--J1L207 is T8052:inst|T51_TC01:tc01|add~2794 at LC_X14_Y17_N2
--operation mode is arithmetic

J1L207_cout_0 = J1_Cnt0[2] & !J1L216;
J1L207 = CARRY(J1L207_cout_0);

--J1L208 is T8052:inst|T51_TC01:tc01|add~2794COUT1_2986 at LC_X14_Y17_N2
--operation mode is arithmetic

J1L208_cout_1 = J1_Cnt0[2] & !J1L217;
J1L208 = CARRY(J1L208_cout_1);


--J1L286 is T8052:inst|T51_TC01:tc01|Cnt0~11280 at LC_X13_Y17_N9
--operation mode is normal

J1L286 = J1_Tick0 & (J1L285 # J1L265 & J1L206);


--J1L209 is T8052:inst|T51_TC01:tc01|add~2797 at LC_X12_Y17_N6
--operation mode is arithmetic

J1L209_carry_eqn = (!J1L228 & J1L219) # (J1L228 & J1L220);
J1L209 = J1_Cnt0[2] $ !J1L209_carry_eqn;

--J1L210 is T8052:inst|T51_TC01:tc01|add~2799 at LC_X12_Y17_N6
--operation mode is arithmetic

J1L210_cout_0 = J1_Cnt0[2] & !J1L219;
J1L210 = CARRY(J1L210_cout_0);

--J1L211 is T8052:inst|T51_TC01:tc01|add~2799COUT1_2995 at LC_X12_Y17_N6
--operation mode is arithmetic

J1L211_cout_1 = J1_Cnt0[2] & !J1L220;
J1L211 = CARRY(J1L211_cout_1);


--J1L287 is T8052:inst|T51_TC01:tc01|Cnt0~11281 at LC_X12_Y17_N0
--operation mode is normal

J1L287 = A1L64 & (J1_Cnt0[2] & !J1_Tick0) # !A1L64 & J1L209;


--J1L288 is T8052:inst|T51_TC01:tc01|Cnt0~11283 at LC_X14_Y16_N5
--operation mode is normal

J1L288 = A1L179 & J1_Cnt0[9] & A1L178 & A1L65;


--J1L212 is T8052:inst|T51_TC01:tc01|add~2802 at LC_X11_Y17_N3
--operation mode is arithmetic

J1L212 = J1_Cnt0[1] $ (J1L222);

--J1L213 is T8052:inst|T51_TC01:tc01|add~2804 at LC_X11_Y17_N3
--operation mode is arithmetic

J1L213_cout_0 = !J1L222 # !J1_Cnt0[1];
J1L213 = CARRY(J1L213_cout_0);

--J1L214 is T8052:inst|T51_TC01:tc01|add~2804COUT1_2960 at LC_X11_Y17_N3
--operation mode is arithmetic

J1L214_cout_1 = !J1L223 # !J1_Cnt0[1];
J1L214 = CARRY(J1L214_cout_1);


--J1L289 is T8052:inst|T51_TC01:tc01|Cnt0~11284 at LC_X14_Y16_N1
--operation mode is normal

J1L289 = J1_TMOD[0] & !J1_TMOD[1] & (J1L288 # J1L212) # !J1_TMOD[0] & (J1L288);


--J1L215 is T8052:inst|T51_TC01:tc01|add~2807 at LC_X14_Y17_N1
--operation mode is arithmetic

J1L215 = J1_Cnt0[1] $ J1L225;

--J1L216 is T8052:inst|T51_TC01:tc01|add~2809 at LC_X14_Y17_N1
--operation mode is arithmetic

J1L216_cout_0 = !J1L225 # !J1_Cnt0[1];
J1L216 = CARRY(J1L216_cout_0);

--J1L217 is T8052:inst|T51_TC01:tc01|add~2809COUT1_2984 at LC_X14_Y17_N1
--operation mode is arithmetic

J1L217_cout_1 = !J1L226 # !J1_Cnt0[1];
J1L217 = CARRY(J1L217_cout_1);


--J1L290 is T8052:inst|T51_TC01:tc01|Cnt0~11285 at LC_X14_Y16_N8
--operation mode is normal

J1L290 = J1_Tick0 & (J1L289 # J1L265 & J1L215);


--J1L218 is T8052:inst|T51_TC01:tc01|add~2812 at LC_X12_Y17_N5
--operation mode is arithmetic

J1L218_carry_eqn = J1L228;
J1L218 = J1_Cnt0[1] $ J1L218_carry_eqn;

--J1L219 is T8052:inst|T51_TC01:tc01|add~2814 at LC_X12_Y17_N5
--operation mode is arithmetic

J1L219_cout_0 = !J1L228 # !J1_Cnt0[1];
J1L219 = CARRY(J1L219_cout_0);

--J1L220 is T8052:inst|T51_TC01:tc01|add~2814COUT1_2993 at LC_X12_Y17_N5
--operation mode is arithmetic

J1L220_cout_1 = !J1L228 # !J1_Cnt0[1];
J1L220 = CARRY(J1L220_cout_1);


--J1L291 is T8052:inst|T51_TC01:tc01|Cnt0~11286 at LC_X12_Y17_N1
--operation mode is normal

J1L291 = A1L64 & (!J1_Tick0 & J1_Cnt0[1]) # !A1L64 & J1L218;


--J1L292 is T8052:inst|T51_TC01:tc01|Cnt0~11288 at LC_X15_Y15_N1
--operation mode is normal

J1L292 = A1L179 & A1L178 & J1_Cnt0[8] & A1L65;


--J1L222 is T8052:inst|T51_TC01:tc01|add~2819 at LC_X11_Y17_N2
--operation mode is arithmetic

J1L222_cout_0 = J1_Cnt0[0];
J1L222 = CARRY(J1L222_cout_0);

--J1L223 is T8052:inst|T51_TC01:tc01|add~2819COUT1_2958 at LC_X11_Y17_N2
--operation mode is arithmetic

J1L223_cout_1 = J1_Cnt0[0];
J1L223 = CARRY(J1L223_cout_1);


--J1L293 is T8052:inst|T51_TC01:tc01|Cnt0~11289 at LC_X15_Y15_N3
--operation mode is normal

J1L293 = J1_TMOD[0] & !J1_TMOD[1] & (J1L292 # !J1_Cnt0[0]) # !J1_TMOD[0] & (J1L292);


--J1L225 is T8052:inst|T51_TC01:tc01|add~2824 at LC_X14_Y17_N0
--operation mode is arithmetic

J1L225_cout_0 = J1_Cnt0[0];
J1L225 = CARRY(J1L225_cout_0);

--J1L226 is T8052:inst|T51_TC01:tc01|add~2824COUT1_2982 at LC_X14_Y17_N0
--operation mode is arithmetic

J1L226_cout_1 = J1_Cnt0[0];
J1L226 = CARRY(J1L226_cout_1);


--J1L294 is T8052:inst|T51_TC01:tc01|Cnt0~11290 at LC_X15_Y15_N0
--operation mode is normal

J1L294 = J1_Tick0 & (J1L293 # J1L265 & !J1_Cnt0[0]);


--J1L228 is T8052:inst|T51_TC01:tc01|add~2829 at LC_X12_Y17_N4
--operation mode is arithmetic

J1L228 = CARRY(J1_Tick0 & J1_Cnt0[0]);


--J1L295 is T8052:inst|T51_TC01:tc01|Cnt0~11291 at LC_X15_Y15_N4
--operation mode is normal

J1L295 = J1_Cnt0[0] & !J1_Tick0 # !J1_Cnt0[0] & J1_Tick0 & !A1L64;


--LB8L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105 at LC_X23_Y8_N8
--operation mode is normal

LB8L23_carry_eqn = (!LB8L14 & LB8L25) # (LB8L14 & LB8L26);
LB8L23 = !LB8L23_carry_eqn;


--LB5L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 at LC_X14_Y11_N6
--operation mode is arithmetic

LB5L18_carry_eqn = (!LB5L14 & LB5L25) # (LB5L14 & LB5L26);
LB5L18 = GB1L39 $ GB1L46 $ !LB5L18_carry_eqn;

--LB5L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102 at LC_X14_Y11_N6
--operation mode is arithmetic

LB5L19_cout_0 = GB1L39 & (GB1L46 # !LB5L25) # !GB1L39 & GB1L46 & !LB5L25;
LB5L19 = CARRY(LB5L19_cout_0);

--LB5L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102COUT1_132 at LC_X14_Y11_N6
--operation mode is arithmetic

LB5L20_cout_1 = GB1L39 & (GB1L46 # !LB5L26) # !GB1L39 & GB1L46 & !LB5L26;
LB5L20 = CARRY(LB5L20_cout_1);


--LB2L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95 at LC_X13_Y10_N4
--operation mode is arithmetic

LB2L14 = GB1L60 $ GB1L53 $ !LB2L25;

--LB2L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97 at LC_X13_Y10_N4
--operation mode is arithmetic

LB2L15 = LB2L16;


--DB1_Tmp3[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[3] at LC_X32_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Tmp3[3]_lut_out = GND;
DB1_Tmp3[3] = DFFEAS(DB1_Tmp3[3]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, G1_B[3], , , VCC);


--LB5L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105 at LC_X14_Y11_N7
--operation mode is arithmetic

LB5L21_carry_eqn = (!LB5L14 & LB5L19) # (LB5L14 & LB5L20);
LB5L21 = LB5L21_carry_eqn $ (G1_ACC[7] & G1_B[5]);

--LB5L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107 at LC_X14_Y11_N7
--operation mode is arithmetic

LB5L22_cout_0 = !LB5L19 # !G1_B[5] # !G1_ACC[7];
LB5L22 = CARRY(LB5L22_cout_0);

--LB5L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107COUT1_134 at LC_X14_Y11_N7
--operation mode is arithmetic

LB5L23_cout_1 = !LB5L20 # !G1_B[5] # !G1_ACC[7];
LB5L23 = CARRY(LB5L23_cout_1);


--LB2L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 at LC_X13_Y10_N5
--operation mode is arithmetic

LB2L18_carry_eqn = (!LB2L15 & GND) # (LB2L15 & VCC);
LB2L18 = GB1L61 $ GB1L54 $ LB2L18_carry_eqn;

--LB2L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102 at LC_X13_Y10_N5
--operation mode is arithmetic

LB2L19_cout_0 = GB1L61 & !GB1L54 & !LB2L15 # !GB1L61 & (!LB2L15 # !GB1L54);
LB2L19 = CARRY(LB2L19_cout_0);

--LB2L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102COUT1_130 at LC_X13_Y10_N5
--operation mode is arithmetic

LB2L20_cout_1 = GB1L61 & !GB1L54 & !LB2L15 # !GB1L61 & (!LB2L15 # !GB1L54);
LB2L20 = CARRY(LB2L20_cout_1);


--DB1_Tmp3[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[4] at LC_X14_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Tmp3[4]_lut_out = GND;
DB1_Tmp3[4] = DFFEAS(DB1_Tmp3[4]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, G1_B[4], , , VCC);


--LB2L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105 at LC_X13_Y10_N7
--operation mode is arithmetic

LB2L21_carry_eqn = (!LB2L15 & LB2L12) # (LB2L15 & LB2L13);
LB2L21 = LB2L21_carry_eqn $ (G1_B[7] & G1_ACC[7]);

--LB2L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107 at LC_X13_Y10_N7
--operation mode is arithmetic

LB2L22_cout_0 = !LB2L12 # !G1_ACC[7] # !G1_B[7];
LB2L22 = CARRY(LB2L22_cout_0);

--LB2L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107COUT1_134 at LC_X13_Y10_N7
--operation mode is arithmetic

LB2L23_cout_1 = !LB2L13 # !G1_ACC[7] # !G1_B[7];
LB2L23 = CARRY(LB2L23_cout_1);


--DB1_Tmp3[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[6] at LC_X13_Y12_N6
--operation mode is normal

DB1_Tmp3[6]_lut_out = G1_B[6];
DB1_Tmp3[6] = DFFEAS(DB1_Tmp3[6]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, , , , );


--LB8L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110 at LC_X23_Y8_N7
--operation mode is arithmetic

LB8L24_carry_eqn = (!LB8L14 & LB8L21) # (LB8L14 & LB8L22);
LB8L24 = LB8L24_carry_eqn $ (G1_B[3] & G1_ACC[7]);

--LB8L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112 at LC_X23_Y8_N7
--operation mode is arithmetic

LB8L25_cout_0 = !LB8L21 # !G1_ACC[7] # !G1_B[3];
LB8L25 = CARRY(LB8L25_cout_0);

--LB8L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112COUT1_134 at LC_X23_Y8_N7
--operation mode is arithmetic

LB8L26_cout_1 = !LB8L22 # !G1_ACC[7] # !G1_B[3];
LB8L26 = CARRY(LB8L26_cout_1);


--LB5L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110 at LC_X14_Y11_N5
--operation mode is arithmetic

LB5L24_carry_eqn = (!LB5L14 & GND) # (LB5L14 & VCC);
LB5L24 = GB1L38 $ GB1L45 $ LB5L24_carry_eqn;

--LB5L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112 at LC_X14_Y11_N5
--operation mode is arithmetic

LB5L25_cout_0 = GB1L38 & !GB1L45 & !LB5L14 # !GB1L38 & (!LB5L14 # !GB1L45);
LB5L25 = CARRY(LB5L25_cout_0);

--LB5L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112COUT1_130 at LC_X14_Y11_N5
--operation mode is arithmetic

LB5L26_cout_1 = GB1L38 & !GB1L45 & !LB5L14 # !GB1L38 & (!LB5L14 # !GB1L45);
LB5L26 = CARRY(LB5L26_cout_1);


--LB2L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110 at LC_X13_Y10_N3
--operation mode is arithmetic

LB2L24 = GB1L59 $ GB1L52 $ LB2L9;

--LB2L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112 at LC_X13_Y10_N3
--operation mode is arithmetic

LB2L25_cout_0 = GB1L59 & !GB1L52 & !LB2L9 # !GB1L59 & (!LB2L9 # !GB1L52);
LB2L25 = CARRY(LB2L25_cout_0);

--LB2L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112COUT1_128 at LC_X13_Y10_N3
--operation mode is arithmetic

LB2L26_cout_1 = GB1L59 & !GB1L52 & !LB2L10 # !GB1L59 & (!LB2L10 # !GB1L52);
LB2L26 = CARRY(LB2L26_cout_1);


--DB1_Tmp3[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[2] at LC_X14_Y10_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

DB1_Tmp3[2]_lut_out = GND;
DB1_Tmp3[2] = DFFEAS(DB1_Tmp3[2]_lut_out, GLOBAL(MB1__clk0), VCC, , DB1L104, G1_B[2], , , VCC);


--DB1L71 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~135 at LC_X14_Y12_N4
--operation mode is arithmetic

DB1L71 = DB1L72;


--GB1L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][6]~17 at LC_X14_Y10_N5
--operation mode is normal

GB1L22 = G1_B[2] & G1_ACC[6];


--GB1L29 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][5]~26 at LC_X32_Y8_N1
--operation mode is normal

GB1L29 = G1_B[3] & G1_ACC[5];


--GB1L36 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][4]~35 at LC_X17_Y8_N4
--operation mode is normal

GB1L36 = G1_B[4] & (G1_ACC[4]);


--GB1L43 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][3]~44 at LC_X13_Y14_N7
--operation mode is normal

GB1L43 = G1_ACC[3] & G1_B[5];


--GB1L50 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][2]~53 at LC_X14_Y10_N4
--operation mode is normal

GB1L50 = G1_B[6] & (G1_ACC[2]);


--GB1L57 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][1]~62 at LC_X18_Y10_N2
--operation mode is normal

GB1L57 = G1_ACC[1] & (G1_B[7]);


--U2L17 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~679 at LC_X38_Y10_N7
--operation mode is normal

U2L17 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[3], U2_word_counter[1], U2_word_counter[0]);


--U2L18 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~680 at LC_X38_Y10_N2
--operation mode is normal

U2L18 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[3], U2_word_counter[1], U2_word_counter[0]);


--U3L17 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~617 at LC_X40_Y14_N2
--operation mode is normal

U3L17 = AMPP_FUNCTION(U3_word_counter[2], U3_word_counter[4], U3_word_counter[1], U3_word_counter[3]);


--A1L188 is rtl~5489 at LC_X40_Y14_N5
--operation mode is normal

A1L188 = U3L17 & (!U3_word_counter[0]);


--U1L18 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~674 at LC_X40_Y12_N7
--operation mode is normal

U1L18 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[1], U1_word_counter[3], U1_word_counter[2]);


--R1L76 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~451 at LC_X40_Y12_N9
--operation mode is normal

R1L76 = AMPP_FUNCTION(U1L18, U1_word_counter[4]);


--K1_Prescaler[3] is T8052:inst|T51_TC2:tc2|Prescaler[3] at LC_X11_Y14_N6
--operation mode is normal

K1_Prescaler[3]_lut_out = K1L60 & (K1L110 & !K1L101 # !M1_Prescaler[0]);
K1_Prescaler[3] = DFFEAS(K1_Prescaler[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--K1_Prescaler[1] is T8052:inst|T51_TC2:tc2|Prescaler[1] at LC_X11_Y14_N4
--operation mode is normal

K1_Prescaler[1]_lut_out = K1_Prescaler[1] & (!M1_Prescaler[0]) # !K1_Prescaler[1] & K1L110 & !K1L101 & M1_Prescaler[0];
K1_Prescaler[1] = DFFEAS(K1_Prescaler[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--K1_Prescaler[2] is T8052:inst|T51_TC2:tc2|Prescaler[2] at LC_X11_Y14_N7
--operation mode is normal

K1_Prescaler[2]_lut_out = K1L61 & (K1L110 & !K1L101 # !M1_Prescaler[0]);
K1_Prescaler[2] = DFFEAS(K1_Prescaler[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--K1L101 is T8052:inst|T51_TC2:tc2|process1~38 at LC_X11_Y14_N5
--operation mode is normal

K1L101 = K1_Prescaler[1] & !K1_Prescaler[2] & K1_Prescaler[3];


--H1_RCAP2H_Wr is T8052:inst|T51_Glue:glue51|RCAP2H_Wr at LC_X17_Y12_N5
--operation mode is normal

H1_RCAP2H_Wr = B1_IO_Addr_r[6] & B1_IO_Addr_r[0] & H1L70 & H1L66;


--M1_TX_ShiftReg[1] is T8052:inst|T51_UART:uart|TX_ShiftReg[1] at LC_X15_Y7_N3
--operation mode is normal

M1_TX_ShiftReg[1]_lut_out = M1L53 & (M1_TX_Data[2]) # !M1L53 & M1L137;
M1_TX_ShiftReg[1] = DFFEAS(M1_TX_ShiftReg[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L139, , , M1L55);


--M1L134 is T8052:inst|T51_UART:uart|TX_ShiftReg~3338 at LC_X15_Y7_N6
--operation mode is normal

M1L134 = A1L62 & (M1_TX_ShiftReg[1]) # !A1L62 & M1_TX_ShiftReg[0];


--M1L135 is T8052:inst|T51_UART:uart|TX_ShiftReg~3339 at LC_X13_Y7_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[0]_qfbk = M1_TX_Data[0];
M1L135 = M1L35 & M1_TX_Bit_Cnt[0] & M1_TX_Data[0]_qfbk # !M1L35 & (M1_TX_ShiftReg[1]);

--M1_TX_Data[0] is T8052:inst|T51_UART:uart|TX_Data[0] at LC_X13_Y7_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[0] = DFFEAS(M1L135, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L303, , , VCC);


--M1L136 is T8052:inst|T51_UART:uart|TX_ShiftReg~3340 at LC_X15_Y7_N2
--operation mode is normal

M1L136 = M1_TX_Tick & (M1L135 # M1_TX_ShiftReg[0] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[0]);


--M1L53 is T8052:inst|T51_UART:uart|process5~5 at LC_X15_Y7_N7
--operation mode is normal

M1L53 = M1_TX_Start & !A1L62;


--M1L69 is T8052:inst|T51_UART:uart|RX_Shifting~200 at LC_X14_Y8_N0
--operation mode is normal

M1L69 = !M1_SCON[6] & M1_RX_Shifting & !M1_SCON[7];


--M1L120 is T8052:inst|T51_UART:uart|TX_Shifting~173 at LC_X15_Y7_N1
--operation mode is normal

M1L120 = M1L48 & M1_TX_Start & !A1L62;


--M1L121 is T8052:inst|T51_UART:uart|TX_Shifting~174 at LC_X14_Y8_N6
--operation mode is normal

M1L121 = !M1_SCON[6] & (M1_TX_Shifting & !M1_SCON[7]);


--M1L7 is T8052:inst|T51_UART:uart|Baud16R_i~142 at LC_X14_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[6]_qfbk = M1_SCON[6];
M1L7 = M1_SCON[6]_qfbk & (M1L6) # !M1_SCON[6]_qfbk & M1_BaudFix;

--M1_SCON[6] is T8052:inst|T51_UART:uart|SCON[6] at LC_X14_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_SCON[6] = DFFEAS(M1L7, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_SCON_Wr, J1L315, , , VCC);


--M1_Samples[1] is T8052:inst|T51_UART:uart|Samples[1] at LC_X14_Y8_N4
--operation mode is normal

M1_Samples[1]_lut_out = M1L7 & (M1_Samples[0]) # !M1L7 & M1_Samples[1];
M1_Samples[1] = DFFEAS(M1_Samples[1]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1_Samples[0] is T8052:inst|T51_UART:uart|Samples[0] at LC_X14_Y8_N8
--operation mode is normal

M1_Samples[0]_lut_out = M1_Samples[0] # M1_SCON[6] & (M1L6) # !M1_SCON[6] & M1_BaudFix;
M1_Samples[0] = DFFEAS(M1_Samples[0]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L14 is T8052:inst|T51_UART:uart|Baud_Cnt[1]~72COUT0_82 at LC_X11_Y10_N1
--operation mode is arithmetic

M1L14_cout_0 = M1_Prescaler[0];
M1L14 = CARRY(M1L14_cout_0);

--M1L15 is T8052:inst|T51_UART:uart|Baud_Cnt[1]~72COUT1_83 at LC_X11_Y10_N1
--operation mode is arithmetic

M1L15_cout_1 = M1_Prescaler[0];
M1L15 = CARRY(M1L15_cout_1);


--M1L40 is T8052:inst|T51_UART:uart|Mux~1502 at LC_X13_Y7_N3
--operation mode is normal

M1L40 = !M1_TX_Bit_Cnt[2] & !M1_TX_Bit_Cnt[3] & !M1_TX_Bit_Cnt[1] & M1_TX_Bit_Cnt[0];


--M1L157 is T8052:inst|T51_UART:uart|TX_Start~111 at LC_X13_Y7_N6
--operation mode is normal

M1L157 = M1_TX_Start & (!M1_TX_Tick # !M1L40) # !M1_TX_Start & H1L42 & (!M1_TX_Tick # !M1L40);


--GB1L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][7]~16 at LC_X14_Y10_N7
--operation mode is normal

GB1L23 = G1_B[2] & G1_ACC[7];


--GB1L30 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][6]~25 at LC_X32_Y8_N9
--operation mode is normal

GB1L30 = G1_B[3] & (G1_ACC[6]);


--GB1L37 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][5]~34 at LC_X14_Y13_N7
--operation mode is normal

GB1L37 = G1_B[4] & G1_ACC[5];


--GB1L44 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][4]~43 at LC_X13_Y14_N2
--operation mode is normal

GB1L44 = G1_B[5] & G1_ACC[4];


--GB1L51 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][3]~52 at LC_X12_Y11_N8
--operation mode is normal

GB1L51 = G1_ACC[3] & G1_B[6];


--GB1L58 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][2]~61 at LC_X26_Y8_N8
--operation mode is normal

GB1L58 = G1_ACC[2] & (G1_B[7]);


--GB1L55 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][7]~48 at LC_X27_Y8_N5
--operation mode is normal

GB1L55 = G1_B[6] & (G1_ACC[7]);


--GB1L62 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][6]~57 at LC_X12_Y11_N5
--operation mode is normal

GB1L62 = G1_B[7] & (G1_ACC[6]);


--GB1L39 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][7]~32 at LC_X14_Y13_N9
--operation mode is normal

GB1L39 = G1_B[4] & G1_ACC[7];


--GB1L46 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][6]~41 at LC_X13_Y14_N4
--operation mode is normal

GB1L46 = G1_B[5] & G1_ACC[6];


--GB1L53 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][5]~50 at LC_X14_Y10_N9
--operation mode is normal

GB1L53 = G1_ACC[5] & (G1_B[6]);


--GB1L60 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][4]~59 at LC_X12_Y11_N6
--operation mode is normal

GB1L60 = G1_B[7] & G1_ACC[4];


--GB1L54 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][6]~49 at LC_X17_Y10_N5
--operation mode is normal

GB1L54 = G1_B[6] & (G1_ACC[6]);


--GB1L61 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][5]~58 at LC_X12_Y11_N0
--operation mode is normal

GB1L61 = G1_B[7] & (G1_ACC[5]);


--GB1L38 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][6]~33 at LC_X14_Y13_N4
--operation mode is normal

GB1L38 = G1_B[4] & G1_ACC[6];


--GB1L45 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][5]~42 at LC_X16_Y7_N5
--operation mode is normal

GB1L45 = G1_ACC[5] & G1_B[5];


--GB1L52 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][4]~51 at LC_X27_Y8_N0
--operation mode is normal

GB1L52 = G1_B[6] & (G1_ACC[4]);


--GB1L59 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][3]~60 at LC_X12_Y11_N7
--operation mode is normal

GB1L59 = G1_B[7] & (G1_ACC[3]);


--DB1L75 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~140 at LC_X14_Y12_N3
--operation mode is arithmetic

DB1L75_cout_0 = G1_ACC[3] & (!DB1L78 # !G1_B[3]) # !G1_ACC[3] & !G1_B[3] & !DB1L78;
DB1L75 = CARRY(DB1L75_cout_0);

--DB1L76 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~140COUT1_170 at LC_X14_Y12_N3
--operation mode is arithmetic

DB1L76_cout_1 = G1_ACC[3] & (!DB1L79 # !G1_B[3]) # !G1_ACC[3] & !G1_B[3] & !DB1L79;
DB1L76 = CARRY(DB1L76_cout_1);


--K1L60 is T8052:inst|T51_TC2:tc2|add~2631 at LC_X11_Y14_N2
--operation mode is normal

K1L60 = K1_Prescaler[3] $ (K1_Prescaler[1] & K1_Prescaler[2] & M1_Prescaler[0]);


--K1L61 is T8052:inst|T51_TC2:tc2|add~2632 at LC_X11_Y14_N9
--operation mode is normal

K1L61 = K1_Prescaler[2] $ (K1_Prescaler[1] & M1_Prescaler[0]);


--M1_TX_ShiftReg[2] is T8052:inst|T51_UART:uart|TX_ShiftReg[2] at LC_X13_Y6_N4
--operation mode is normal

M1_TX_ShiftReg[2]_lut_out = M1L53 & (M1_TX_Data[3]) # !M1L53 & M1L140;
M1_TX_ShiftReg[2] = DFFEAS(M1_TX_ShiftReg[2]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L142, , , M1L55);


--M1L137 is T8052:inst|T51_UART:uart|TX_ShiftReg~3341 at LC_X15_Y7_N5
--operation mode is normal

M1L137 = A1L62 & M1_TX_ShiftReg[2] # !A1L62 & (M1_TX_ShiftReg[1]);


--M1L138 is T8052:inst|T51_UART:uart|TX_ShiftReg~3342 at LC_X14_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[1]_qfbk = M1_TX_Data[1];
M1L138 = M1L35 & (M1_TX_Data[1]_qfbk & M1_TX_Bit_Cnt[0]) # !M1L35 & M1_TX_ShiftReg[2];

--M1_TX_Data[1] is T8052:inst|T51_UART:uart|TX_Data[1] at LC_X14_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[1] = DFFEAS(M1L138, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L305, , , VCC);


--M1L139 is T8052:inst|T51_UART:uart|TX_ShiftReg~3343 at LC_X15_Y7_N8
--operation mode is normal

M1L139 = M1_TX_Tick & (M1L138 # !A1L62 & M1_TX_ShiftReg[1]) # !M1_TX_Tick & (M1_TX_ShiftReg[1]);


--DB1L78 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~145 at LC_X14_Y12_N2
--operation mode is arithmetic

DB1L78_cout_0 = G1_ACC[2] & G1_B[2] & !DB1L81 # !G1_ACC[2] & (G1_B[2] # !DB1L81);
DB1L78 = CARRY(DB1L78_cout_0);

--DB1L79 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~145COUT1_169 at LC_X14_Y12_N2
--operation mode is arithmetic

DB1L79_cout_1 = G1_ACC[2] & G1_B[2] & !DB1L82 # !G1_ACC[2] & (G1_B[2] # !DB1L82);
DB1L79 = CARRY(DB1L79_cout_1);


--M1_TX_ShiftReg[3] is T8052:inst|T51_UART:uart|TX_ShiftReg[3] at LC_X13_Y6_N3
--operation mode is normal

M1_TX_ShiftReg[3]_lut_out = M1L53 & (M1_TX_Data[4]) # !M1L53 & M1L143;
M1_TX_ShiftReg[3] = DFFEAS(M1_TX_ShiftReg[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L145, , , M1L55);


--M1L140 is T8052:inst|T51_UART:uart|TX_ShiftReg~3344 at LC_X14_Y6_N8
--operation mode is normal

M1L140 = A1L62 & (M1_TX_ShiftReg[3]) # !A1L62 & M1_TX_ShiftReg[2];


--M1L141 is T8052:inst|T51_UART:uart|TX_ShiftReg~3345 at LC_X14_Y6_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[2]_qfbk = M1_TX_Data[2];
M1L141 = M1L35 & (M1_TX_Data[2]_qfbk & M1_TX_Bit_Cnt[0]) # !M1L35 & M1_TX_ShiftReg[3];

--M1_TX_Data[2] is T8052:inst|T51_UART:uart|TX_Data[2] at LC_X14_Y6_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[2] = DFFEAS(M1L141, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L307, , , VCC);


--M1L142 is T8052:inst|T51_UART:uart|TX_ShiftReg~3346 at LC_X14_Y6_N2
--operation mode is normal

M1L142 = M1_TX_Tick & (M1L141 # !A1L62 & M1_TX_ShiftReg[2]) # !M1_TX_Tick & (M1_TX_ShiftReg[2]);


--DB1L81 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~150 at LC_X14_Y12_N1
--operation mode is arithmetic

DB1L81_cout_0 = G1_B[1] & G1_ACC[1] & !DB1L84 # !G1_B[1] & (G1_ACC[1] # !DB1L84);
DB1L81 = CARRY(DB1L81_cout_0);

--DB1L82 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~150COUT1_167 at LC_X14_Y12_N1
--operation mode is arithmetic

DB1L82_cout_1 = G1_B[1] & G1_ACC[1] & !DB1L85 # !G1_B[1] & (G1_ACC[1] # !DB1L85);
DB1L82 = CARRY(DB1L82_cout_1);


--M1_TX_ShiftReg[4] is T8052:inst|T51_UART:uart|TX_ShiftReg[4] at LC_X13_Y6_N8
--operation mode is normal

M1_TX_ShiftReg[4]_lut_out = M1L53 & (M1_TX_Data[5]) # !M1L53 & M1L146;
M1_TX_ShiftReg[4] = DFFEAS(M1_TX_ShiftReg[4]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L148, , , M1L55);


--M1L143 is T8052:inst|T51_UART:uart|TX_ShiftReg~3347 at LC_X13_Y6_N7
--operation mode is normal

M1L143 = A1L62 & (M1_TX_ShiftReg[4]) # !A1L62 & M1_TX_ShiftReg[3];


--M1L144 is T8052:inst|T51_UART:uart|TX_ShiftReg~3348 at LC_X14_Y6_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[3]_qfbk = M1_TX_Data[3];
M1L144 = M1L35 & (M1_TX_Data[3]_qfbk & M1_TX_Bit_Cnt[0]) # !M1L35 & M1_TX_ShiftReg[4];

--M1_TX_Data[3] is T8052:inst|T51_UART:uart|TX_Data[3] at LC_X14_Y6_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[3] = DFFEAS(M1L144, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L309, , , VCC);


--M1L145 is T8052:inst|T51_UART:uart|TX_ShiftReg~3349 at LC_X14_Y6_N5
--operation mode is normal

M1L145 = M1_TX_Tick & (M1L144 # !A1L62 & M1_TX_ShiftReg[3]) # !M1_TX_Tick & (M1_TX_ShiftReg[3]);


--DB1L84 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~155 at LC_X14_Y12_N0
--operation mode is arithmetic

DB1L84_cout_0 = G1_B[0] & !G1_ACC[0];
DB1L84 = CARRY(DB1L84_cout_0);

--DB1L85 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~155COUT1_165 at LC_X14_Y12_N0
--operation mode is arithmetic

DB1L85_cout_1 = G1_B[0] & !G1_ACC[0];
DB1L85 = CARRY(DB1L85_cout_1);


--M1_TX_ShiftReg[5] is T8052:inst|T51_UART:uart|TX_ShiftReg[5] at LC_X13_Y6_N6
--operation mode is normal

M1_TX_ShiftReg[5]_lut_out = M1L53 & M1_TX_Data[6] # !M1L53 & (M1L149);
M1_TX_ShiftReg[5] = DFFEAS(M1_TX_ShiftReg[5]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L151, , , M1L55);


--M1L146 is T8052:inst|T51_UART:uart|TX_ShiftReg~3350 at LC_X13_Y6_N0
--operation mode is normal

M1L146 = A1L62 & M1_TX_ShiftReg[5] # !A1L62 & (M1_TX_ShiftReg[4]);


--M1L147 is T8052:inst|T51_UART:uart|TX_ShiftReg~3351 at LC_X14_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[4]_qfbk = M1_TX_Data[4];
M1L147 = M1L35 & (M1_TX_Data[4]_qfbk & M1_TX_Bit_Cnt[0]) # !M1L35 & M1_TX_ShiftReg[5];

--M1_TX_Data[4] is T8052:inst|T51_UART:uart|TX_Data[4] at LC_X14_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[4] = DFFEAS(M1L147, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L311, , , VCC);


--M1L148 is T8052:inst|T51_UART:uart|TX_ShiftReg~3352 at LC_X14_Y6_N7
--operation mode is normal

M1L148 = M1_TX_Tick & (M1L147 # M1_TX_ShiftReg[4] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[4]);


--M1_TX_ShiftReg[6] is T8052:inst|T51_UART:uart|TX_ShiftReg[6] at LC_X13_Y6_N9
--operation mode is normal

M1_TX_ShiftReg[6]_lut_out = M1L53 & (M1_TX_Data[7]) # !M1L53 & M1L152;
M1_TX_ShiftReg[6] = DFFEAS(M1_TX_ShiftReg[6]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , M1L154, , , M1L55);


--M1L149 is T8052:inst|T51_UART:uart|TX_ShiftReg~3353 at LC_X13_Y6_N1
--operation mode is normal

M1L149 = A1L62 & (M1_TX_ShiftReg[6]) # !A1L62 & M1_TX_ShiftReg[5];


--M1L150 is T8052:inst|T51_UART:uart|TX_ShiftReg~3354 at LC_X14_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[5]_qfbk = M1_TX_Data[5];
M1L150 = M1L35 & M1_TX_Bit_Cnt[0] & M1_TX_Data[5]_qfbk # !M1L35 & (M1_TX_ShiftReg[6]);

--M1_TX_Data[5] is T8052:inst|T51_UART:uart|TX_Data[5] at LC_X14_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[5] = DFFEAS(M1L150, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L313, , , VCC);


--M1L151 is T8052:inst|T51_UART:uart|TX_ShiftReg~3355 at LC_X14_Y6_N0
--operation mode is normal

M1L151 = M1_TX_Tick & (M1L150 # M1_TX_ShiftReg[5] & !A1L62) # !M1_TX_Tick & M1_TX_ShiftReg[5];


--M1_TX_ShiftReg[7] is T8052:inst|T51_UART:uart|TX_ShiftReg[7] at LC_X13_Y7_N2
--operation mode is normal

M1_TX_ShiftReg[7]_lut_out = M1L131 & (M1L132) # !M1L131 & (M1L155 & M1_TX_ShiftReg[8] # !M1L155 & (M1L132));
M1_TX_ShiftReg[7] = DFFEAS(M1_TX_ShiftReg[7]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L152 is T8052:inst|T51_UART:uart|TX_ShiftReg~3356 at LC_X13_Y6_N5
--operation mode is normal

M1L152 = A1L62 & M1_TX_ShiftReg[7] # !A1L62 & (M1_TX_ShiftReg[6]);


--M1L153 is T8052:inst|T51_UART:uart|TX_ShiftReg~3357 at LC_X13_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[6]_qfbk = M1_TX_Data[6];
M1L153 = M1L35 & (M1_TX_Data[6]_qfbk & M1_TX_Bit_Cnt[0]) # !M1L35 & M1_TX_ShiftReg[7];

--M1_TX_Data[6] is T8052:inst|T51_UART:uart|TX_Data[6] at LC_X13_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[6] = DFFEAS(M1L153, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L315, , , VCC);


--M1L154 is T8052:inst|T51_UART:uart|TX_ShiftReg~3358 at LC_X13_Y6_N2
--operation mode is normal

M1L154 = M1_TX_Tick & (M1L153 # !A1L62 & M1_TX_ShiftReg[6]) # !M1_TX_Tick & (M1_TX_ShiftReg[6]);


--M1_TX_ShiftReg[8] is T8052:inst|T51_UART:uart|TX_ShiftReg[8] at LC_X13_Y7_N7
--operation mode is normal

M1_TX_ShiftReg[8]_lut_out = M1L40 & (M1L160 & M1_SCON[3] # !M1L160 & (M1_TX_ShiftReg[8])) # !M1L40 & (M1_TX_ShiftReg[8]);
M1_TX_ShiftReg[8] = DFFEAS(M1_TX_ShiftReg[8]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--M1L155 is T8052:inst|T51_UART:uart|TX_ShiftReg~3359 at LC_X13_Y7_N5
--operation mode is normal

M1L155 = M1L48 & A1L62 & (M1_TXD_i # M1_TX_Tick) # !M1L48 & (M1_TX_Tick);


--M1L131 is T8052:inst|T51_UART:uart|TX_ShiftReg[7]~3360 at LC_X13_Y7_N8
--operation mode is normal

M1L131 = M1L35 & (!M1_TXD_i & M1_TX_Bit_Cnt[0] # !M1L48);


--M1_SCON[3] is T8052:inst|T51_UART:uart|SCON[3] at LC_X14_Y9_N1
--operation mode is normal

M1_SCON[3]_lut_out = J1L309;
M1_SCON[3] = DFFEAS(M1_SCON[3]_lut_out, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1_SCON_Wr, , , , );


--Y1L522 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~41 at LC_X28_Y8_N9
--operation mode is normal

Y1L522 = Y1L608 $ (G1L1061 # G1_AMux_SFR & G1_SFR_RData_r[7]);


--Y1L600 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33822 at LC_X28_Y13_N5
--operation mode is normal

Y1L600 = Y1_Do_A_XCHD & (G1L1061 # G1_AMux_SFR & G1_SFR_RData_r[7]);


--G1L1063 is T8052:inst|T51:core51|Op_A[7]~669 at LC_X28_Y13_N8
--operation mode is normal

G1L1063 = G1L1061 # G1_AMux_SFR & G1_SFR_RData_r[7];


--H1_TL1_Wr is T8052:inst|T51_Glue:glue51|TL1_Wr at LC_X17_Y12_N0
--operation mode is normal

H1_TL1_Wr = B1_IO_Addr_r[2] # !B1_IO_Addr_r[1] # !H1L70 # !H1L63;


--G1L792 is T8052:inst|T51:core51|Int_AddrA[4]~24663 at LC_X23_Y16_N8
--operation mode is normal

G1L792 = !A1L38 & (!A1L74 # !A1L75);


--G1L1296 is T8052:inst|T51:core51|process0~285 at LC_X25_Y16_N1
--operation mode is normal

G1L1296 = G1L1293 & (A1L77 # G1_Inst[7] # !G1_Inst[1]);


--G1L793 is T8052:inst|T51:core51|Int_AddrA[4]~24664 at LC_X21_Y18_N5
--operation mode is normal

G1L793 = G1_FCycle[0] & (G1L50) # !G1_FCycle[0] & (G1_FCycle[1] & (G1L50) # !G1_FCycle[1] & G1L46);


--G1L890 is T8052:inst|T51:core51|Int_AddrA~24665 at LC_X26_Y19_N6
--operation mode is normal

G1L890 = !A1L81 & (G1_FCycle[0] # G1_FCycle[1] # !A1L80);


--G1L1297 is T8052:inst|T51:core51|process0~286 at LC_X25_Y19_N5
--operation mode is normal

G1L1297 = G1_FCycle[0] & (G1_FCycle[1] & A1L82);


--G1L1298 is T8052:inst|T51:core51|process0~287 at LC_X23_Y19_N0
--operation mode is normal

G1L1298 = G1_FCycle[1] & A1L82 & !G1_FCycle[0];


--G1L891 is T8052:inst|T51:core51|Int_AddrA~24666 at LC_X17_Y16_N9
--operation mode is normal

G1L891 = G1_FCycle[1] & G1L57 # !G1_FCycle[1] & (G1_FCycle[0] & G1L57 # !G1_FCycle[0] & (G1L54));


--G1L892 is T8052:inst|T51:core51|Int_AddrA~24667 at LC_X22_Y18_N0
--operation mode is normal

G1L892 = !G1_FCycle[1] & !G1_FCycle[0] & !A1L81 & A1L80;


--G1L794 is T8052:inst|T51:core51|Int_AddrA[4]~24668 at LC_X22_Y18_N8
--operation mode is normal

G1L794 = G1L890 & (!G1_FCycle[1] # !G1_FCycle[0] # !A1L82);


--G1L893 is T8052:inst|T51:core51|Int_AddrA~24669 at LC_X18_Y16_N9
--operation mode is normal

G1L893 = G1_FCycle[0] & (G1L63) # !G1_FCycle[0] & (G1_FCycle[1] & G1L63 # !G1_FCycle[1] & (G1L60));


--B1L109 is T8052:inst|ROM_Data[5]~2765 at LC_X24_Y10_N3
--operation mode is normal

B1L109 = B1L107 # B1_rom_data_reg[5] & (B1L57 $ !B1L58);


--G1L802 is T8052:inst|T51:core51|Int_AddrA[5]~24670 at LC_X23_Y15_N0
--operation mode is normal

G1L802 = G1L799 # G1L798 # G1L803 & G1L800;


--G1L894 is T8052:inst|T51:core51|Int_AddrA~24671 at LC_X18_Y17_N7
--operation mode is normal

G1L894 = G1_FCycle[1] & (G1L67) # !G1_FCycle[1] & (G1_FCycle[0] & (G1L67) # !G1_FCycle[0] & G1L66);


--G1L895 is T8052:inst|T51:core51|Int_AddrA~24672 at LC_X26_Y9_N8
--operation mode is normal

G1L895 = !G1_Inst[5] & G1_Inst[7] & !G1_Inst[2] & G1L827;


--G1L826 is T8052:inst|T51:core51|Int_AddrA[7]~24673 at LC_X21_Y13_N0
--operation mode is normal

G1L826 = G1L1399 & (B1_RAM_Cycle_r & G1L866 # !B1_RAM_Cycle_r & (X1_Int_AddrA_r_i[7])) # !G1L1399 & G1L866;


--B1L97 is T8052:inst|ROM_Data[2]~2766 at LC_X23_Y11_N2
--operation mode is normal

B1_rom_data_reg[2]_qfbk = B1_rom_data_reg[2];
B1L97 = B1L95 # B1_rom_data_reg[2]_qfbk & (B1L57 $ !B1L58);

--B1_rom_data_reg[2] is T8052:inst|rom_data_reg[2] at LC_X23_Y11_N2
--operation mode is normal

B1_rom_data_reg[2] = DFFEAS(B1L97, GLOBAL(MB1__clk0), !GLOBAL(inst2), , , , , , );


--G1L1405 is T8052:inst|T51:core51|rd_flag~78 at LC_X22_Y10_N6
--operation mode is normal

G1L1405 = !G1_FCycle[1] & !G1_FCycle[0] & Y1L616 & A1L80;


--G1L1045 is T8052:inst|T51:core51|Op_A[1]~670 at LC_X28_Y12_N9
--operation mode is normal

G1L1045 = G1L1044 # G1_AMux_SFR & G1_SFR_RData_r[1];


--G1L1042 is T8052:inst|T51:core51|Op_A[0]~671 at LC_X29_Y12_N8
--operation mode is normal

G1L1042 = G1L1041 # G1_SFR_RData_r[0] & G1_AMux_SFR;


--G1L1057 is T8052:inst|T51:core51|Op_A[5]~672 at LC_X29_Y12_N1
--operation mode is normal

G1L1057 = G1L1056 # G1_AMux_SFR & G1_SFR_RData_r[5];


--G1L1051 is T8052:inst|T51:core51|Op_A[3]~673 at LC_X27_Y12_N5
--operation mode is normal

G1L1051 = G1L1050 # G1_SFR_RData_r[3] & G1_AMux_SFR;


--G1L1054 is T8052:inst|T51:core51|Op_A[4]~674 at LC_X27_Y12_N9
--operation mode is normal

G1L1054 = G1L1053 # G1_AMux_SFR & (G1_SFR_RData_r[4]);


--G1L1060 is T8052:inst|T51:core51|Op_A[6]~675 at LC_X29_Y12_N5
--operation mode is normal

G1L1060 = G1L1058 # G1_SFR_RData_r[6] & G1_AMux_SFR;


--G1L1048 is T8052:inst|T51:core51|Op_A[2]~676 at LC_X29_Y8_N8
--operation mode is normal

G1L1048 = G1L1047 # G1_SFR_RData_r[2] & G1_AMux_SFR;


--Y1L436 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Op2~701 at LC_X27_Y11_N5
--operation mode is normal

Y1L436 = G1_Bit_Pattern[0] & !G1L1041 & (!G1_AMux_SFR # !G1_SFR_RData_r[0]);


--G1L1018 is T8052:inst|T51:core51|Next_PSW7~444 at LC_X32_Y16_N2
--operation mode is normal

G1L1018 = !Y1_Do_I_CJNE & !Y1_Do_A_RRC & !Y1_Do_A_RLC & G1L1016;


--G1L1346 is T8052:inst|T51:core51|process12~1501 at LC_X31_Y20_N8
--operation mode is normal

G1L1346 = A1L74 & !G1_Inst[7] & G1_Inst[5] & G1_Inst[6];


--Y1L20 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20652 at LC_X32_Y15_N4
--operation mode is normal

Y1L20 = !Y1_Do_A_RR & !Y1_Do_A_RRC & !Y1L80 & !Y1_Do_A_CLR;


--Y1L335 is T8052:inst|T51:core51|T51_ALU:alu|add~8131 at LC_X32_Y9_N8
--operation mode is normal

Y1L335 = !Y1_Do_A_ORL & !Y1_Do_A_ANL & Y1L129 & Y1_Do_A_XRL;


--Y1L336 is T8052:inst|T51:core51|T51_ALU:alu|add~8132 at LC_X32_Y9_N6
--operation mode is normal

Y1L336 = !Y1_Do_A_ORL & !Y1_Do_A_ANL & Y1L129 & !Y1_Do_A_XRL;


--Y1L7 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20653 at LC_X32_Y16_N1
--operation mode is normal

Y1L7 = G1_ACC[7] & !Y1_Do_A_RRC & !Y1_Do_A_RR & !Y1_Do_A_CLR;


--Y1L21 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20654 at LC_X32_Y8_N7
--operation mode is normal

Y1L21 = Y1L2 & (Y1_Do_A_RL # Y1_Do_A_RLC);


--Y1L102 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20655 at LC_X32_Y11_N4
--operation mode is normal

Y1L102 = Y1L85 # Y1_Do_A_XCH & G1L1054 & !Y1_Do_A_SWAP;


--Y1L337 is T8052:inst|T51:core51|T51_ALU:alu|add~8133 at LC_X28_Y12_N4
--operation mode is normal

Y1L337 = Y1_Do_A_ADD & (Y1L197) # !Y1_Do_A_ADD & (Y1_Do_A_SUBB & (Y1L197) # !Y1_Do_A_SUBB & Y1L200);


--Y1L338 is T8052:inst|T51:core51|T51_ALU:alu|add~8134 at LC_X31_Y10_N7
--operation mode is normal

Y1L338 = Y1_Do_A_SUBB & (Y1L218) # !Y1_Do_A_SUBB & (Y1_Do_A_ADD & (Y1L218) # !Y1_Do_A_ADD & Y1L221);


--Y1L103 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20656 at LC_X29_Y12_N4
--operation mode is normal

Y1L103 = Y1L93 # G1L1057 & Y1_Do_A_XCH & !Y1_Do_A_SWAP;


--Y1L104 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20657 at LC_X32_Y12_N5
--operation mode is normal

Y1L104 = Y1L95 # G1L1060 & !Y1_Do_A_SWAP & Y1_Do_A_XCH;


--Y1L339 is T8052:inst|T51:core51|T51_ALU:alu|add~8135 at LC_X31_Y12_N5
--operation mode is normal

Y1L339 = Y1_Do_A_SUBB $ G1_ACC[7] $ Y1L109 $ Y1L408;


--G1L934 is T8052:inst|T51:core51|J_Skip~190 at LC_X22_Y18_N3
--operation mode is normal

G1L934 = G1_FCycle[0] & G1L1336 & G1_FCycle[1];


--G1L1324 is T8052:inst|T51:core51|process12~8 at LC_X28_Y19_N8
--operation mode is normal

G1L1324 = G1_Inst[5] # G1_Inst[6] # !A1L83 # !G1_Inst[7];


--G1L896 is T8052:inst|T51:core51|Int_AddrA~24674 at LC_X21_Y19_N4
--operation mode is normal

G1L896 = G1_FCycle[1] & (G1L74) # !G1_FCycle[1] & (G1_FCycle[0] & G1L74 # !G1_FCycle[0] & (G1L71));


--G1L753 is T8052:inst|T51:core51|Int_AddrA[1]~24675 at LC_X23_Y16_N9
--operation mode is normal

G1L753 = !G1_ICall & G1L738 & G1L792 & !A1L40;


--G1L754 is T8052:inst|T51:core51|Int_AddrA[1]~24676 at LC_X18_Y19_N8
--operation mode is normal

G1L754 = G1_FCycle[1] & G1_SP[1] # !G1_FCycle[1] & (G1_FCycle[0] & G1_SP[1] # !G1_FCycle[0] & (G1L77));


--G1L815 is T8052:inst|T51:core51|Int_AddrA[6]~24677 at LC_X22_Y11_N4
--operation mode is normal

G1L815 = G1_FCycle[0] & G1L83 # !G1_FCycle[0] & (G1_FCycle[1] & G1L83 # !G1_FCycle[1] & (G1L80));


--Y1L521 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~40 at LC_X30_Y7_N7
--operation mode is normal

Y1L521 = Y1L607 $ (G1L1058 # G1_SFR_RData_r[6] & G1_AMux_SFR);


--Y1L443 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~50 at LC_X30_Y7_N9
--operation mode is normal

Y1L443 = G1_Bit_Pattern[6] $ (G1L1058 # G1_SFR_RData_r[6] & G1_AMux_SFR);


--Y1L520 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~39 at LC_X29_Y7_N7
--operation mode is normal

Y1L520 = Y1L606 $ (G1L1056 # G1_SFR_RData_r[5] & G1_AMux_SFR);


--Y1L442 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~49 at LC_X29_Y7_N9
--operation mode is normal

Y1L442 = G1_Bit_Pattern[5] $ (G1L1056 # G1_SFR_RData_r[5] & G1_AMux_SFR);


--Y1L519 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~38 at LC_X30_Y8_N8
--operation mode is normal

Y1L519 = Y1L605 $ (G1L1053 # G1_AMux_SFR & G1_SFR_RData_r[4]);


--Y1L441 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~48 at LC_X30_Y8_N5
--operation mode is normal

Y1L441 = G1_Bit_Pattern[4] $ (G1L1053 # G1_AMux_SFR & G1_SFR_RData_r[4]);


--Y1L518 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~37 at LC_X27_Y7_N3
--operation mode is normal

Y1L518 = Y1L604 $ (G1L1050 # G1_AMux_SFR & G1_SFR_RData_r[3]);


--Y1L440 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~47 at LC_X27_Y7_N5
--operation mode is normal

Y1L440 = G1_Bit_Pattern[3] $ (G1L1050 # G1_AMux_SFR & G1_SFR_RData_r[3]);


--Y1L517 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~36 at LC_X26_Y8_N3
--operation mode is normal

Y1L517 = Y1L603 $ (G1L1047 # G1_SFR_RData_r[2] & G1_AMux_SFR);


--Y1L439 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~46 at LC_X26_Y8_N4
--operation mode is normal

Y1L439 = G1_Bit_Pattern[2] $ (G1L1047 # G1_SFR_RData_r[2] & G1_AMux_SFR);


--Y1L516 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~35 at LC_X26_Y7_N4
--operation mode is normal

Y1L516 = Y1L602 $ (G1L1044 # G1_SFR_RData_r[1] & G1_AMux_SFR);


--Y1L438 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~45 at LC_X26_Y7_N6
--operation mode is normal

Y1L438 = G1_Bit_Pattern[1] $ (G1L1044 # G1_AMux_SFR & G1_SFR_RData_r[1]);


--G1L795 is T8052:inst|T51:core51|Int_AddrA[4]~24678 at LC_X18_Y9_N5
--operation mode is normal

G1L795 = !G1L1293 & G1L790 & (B1_RAM_Cycle_r # !G1L1399);


--X1L7 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~296 at LC_X22_Y10_N2
--operation mode is normal

X1L7 = B1_RAM_Cycle_r & (G1L866 $ X1_Int_AddrA_r_i[7]) # !B1_RAM_Cycle_r & !G1L1399 & (G1L866 $ X1_Int_AddrA_r_i[7]);


--A1L189 is rtl~5491 at LC_X18_Y13_N0
--operation mode is normal

A1L189 = !G1L724 & (G1L743 # G1L751 & G1L803);


--G1L769 is T8052:inst|T51:core51|Int_AddrA[2]~24679 at LC_X23_Y9_N9
--operation mode is normal

G1L769 = !G1L1293 & G1L767 & (B1_RAM_Cycle_r # !G1L1399);


--B1L89 is T8052:inst|ROM_Data[0]~2767 at LC_X25_Y14_N1
--operation mode is normal

B1L89 = B1L87 # B1_rom_data_reg[0] & (B1L57 $ !B1L58);


--G1L937 is T8052:inst|T51:core51|Last~66 at LC_X23_Y13_N7
--operation mode is normal

G1L937 = G1L936 # !G1_FCycle[0] & G1_FCycle[1] & G1_ICall;

--Y1_Last_r is T8052:inst|T51:core51|T51_ALU:alu|Last_r at LC_X23_Y13_N7
--operation mode is normal

Y1_Last_r = DFFEAS(G1L937, GLOBAL(MB1__clk0), VCC, , , , , , );


--B1L104 is T8052:inst|ROM_Data[4]~2768 at LC_X25_Y11_N6
--operation mode is normal

B1L104 = B1L103 # B1_rom_data_reg[4] & (B1L58 $ !B1L57);


--B1L101 is T8052:inst|ROM_Data[3]~2769 at LC_X25_Y11_N7
--operation mode is normal

B1L101 = B1L99 # B1_rom_data_reg[3] & (B1L58 $ !B1L57);


--B1L93 is T8052:inst|ROM_Data[1]~2770 at LC_X25_Y14_N0
--operation mode is normal

B1L93 = B1L91 # B1_rom_data_reg[1] & (B1L58 $ !B1L57);


--B1L113 is T8052:inst|ROM_Data[6]~2771 at LC_X24_Y10_N9
--operation mode is normal

B1L113 = B1L111 # B1_rom_data_reg[6] & (B1L57 $ !B1L58);


--G1L40 is T8052:inst|T51:core51|ACC~4349 at LC_X24_Y13_N1
--operation mode is normal

G1L40 = J1L317 & !B1_IO_Addr_r[4] & (G1L1307);


--H1_TH1_Wr is T8052:inst|T51_Glue:glue51|TH1_Wr at LC_X17_Y12_N2
--operation mode is normal

H1_TH1_Wr = !B1_IO_Addr_r[6] & B1_IO_Addr_r[0] & H1L70 & H1L61;


--Y1L515 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~34 at LC_X27_Y11_N7
--operation mode is normal

Y1L515 = Y1L601 $ (G1L1041 # G1_AMux_SFR & G1_SFR_RData_r[0]);


--Y1L437 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~44 at LC_X27_Y11_N9
--operation mode is normal

Y1L437 = G1_Bit_Pattern[0] $ (G1L1041 # G1_SFR_RData_r[0] & G1_AMux_SFR);


--H1_TMOD_Wr is T8052:inst|T51_Glue:glue51|TMOD_Wr at LC_X21_Y6_N2
--operation mode is normal

H1_TMOD_Wr = !B1_IO_Addr_r[2] & !B1_IO_Addr_r[1] & H1L63 & H1L70;


--G1L1311 is T8052:inst|T51:core51|process5~3 at LC_X18_Y17_N3
--operation mode is normal

G1L1311 = A1L74 & A1L75 & (G1L936 # G1L1321);


--A1L190 is rtl~5493 at LC_X28_Y11_N0
--operation mode is normal

A1L190 = G1_FCycle[1] & G1_FCycle[0] & A1L83 & A1L103;


--G1L577 is T8052:inst|T51:core51|add~20854 at LC_X31_Y13_N1
--operation mode is normal

G1L577 = !G1_FCycle[0] & G1L70 & G1_FCycle[1];


--G1L1325 is T8052:inst|T51:core51|process12~9 at LC_X28_Y11_N9
--operation mode is normal

G1L1325 = G1_FCycle[1] & !G1_FCycle[0] & A1L83 & A1L103;


--G1L1427 is T8052:inst|T51:core51|ROM_Addr[0]~5130 at LC_X27_Y14_N1
--operation mode is normal

G1L1427 = G1L1409 & (X1_wren_mux_b & (X1_wrdata_r[0]) # !X1_wren_mux_b & CB2_q_b[0]);


--G1L1564 is T8052:inst|T51:core51|ROM_Addr[12]~5131 at LC_X25_Y13_N8
--operation mode is normal

G1L1564 = G1_Rst_r_n & !G1L929 & !G1L1725 & !G1_RET_r;


--G1L578 is T8052:inst|T51:core51|add~20855 at LC_X31_Y15_N0
--operation mode is normal

G1L578 = !A1L31 & (G1_FCycle[0] # !G1_FCycle[1] # !G1L70);


--G1L1431 is T8052:inst|T51:core51|ROM_Addr[1]~5132 at LC_X24_Y19_N9
--operation mode is normal

G1L1431 = G1L1409 & (X1_wren_mux_b & (X1_wrdata_r[1]) # !X1_wren_mux_b & CB2_q_b[1]);


--G1L1443 is T8052:inst|T51:core51|ROM_Addr[2]~5133 at LC_X27_Y18_N1
--operation mode is normal

G1L1443 = G1L1409 & (X1_wren_mux_b & (X1_wrdata_r[2]) # !X1_wren_mux_b & CB2_q_b[2]);


--G1L1556 is T8052:inst|T51:core51|ROM_Addr[11]~5134 at LC_X26_Y18_N1
--operation mode is normal

G1L1556 = G1L1545 & (!A1L79 # !A1L77 # !G1_Inst[0]);


--G1L579 is T8052:inst|T51:core51|add~20856 at LC_X22_Y18_N5
--operation mode is normal

G1L579 = G1L111 & G1L1324 # !G1_FCycle[1] # !G1_FCycle[0];


--G1L1456 is T8052:inst|T51:core51|ROM_Addr[3]~5135 at LC_X25_Y15_N2
--operation mode is normal

G1L1456 = G1L1409 & (X1_wren_mux_b & (X1_wrdata_r[3]) # !X1_wren_mux_b & CB2_q_b[3]);


--G1L1469 is T8052:inst|T51:core51|ROM_Addr[4]~5136 at LC_X27_Y15_N5
--operation mode is normal

G1L1469 = G1L1409 & (X1_wren_mux_b & (X1_wrdata_r[4]) # !X1_wren_mux_b & CB2_q_b[4]);


--G1L1483 is T8052:inst|T51:core51|ROM_Addr[5]~5137 at LC_X24_Y16_N9
--operation mode is normal

G1L1483 = G1L1409 & (X1_wren_mux_b & (X1_wrdata_r[5]) # !X1_wren_mux_b & CB2_q_b[5]);


--G1L1493 is T8052:inst|T51:core51|ROM_Addr[6]~5138 at LC_X22_Y11_N6
--operation mode is normal

G1L1493 = G1L1409 & (X1_wren_mux_b & X1_wrdata_r[6] # !X1_wren_mux_b & (CB2_q_b[6]));


--G1L1503 is T8052:inst|T51:core51|ROM_Addr[7]~5139 at LC_X27_Y13_N8
--operation mode is normal

G1L1503 = G1L1409 & (X1_wren_mux_b & X1_wrdata_r[7] # !X1_wren_mux_b & (CB2_q_b[7]));


--G1L1516 is T8052:inst|T51:core51|ROM_Addr[8]~5140 at LC_X31_Y19_N5
--operation mode is normal

G1L1516 = G1_FCycle[1] & !G1_FCycle[0] & G1L579 & G1L70;


--G1L580 is T8052:inst|T51:core51|add~20857 at LC_X31_Y16_N8
--operation mode is normal

G1L580 = G1L1324 & G1L112 # !G1_FCycle[0] # !G1_FCycle[1];


--G1L581 is T8052:inst|T51:core51|add~20858 at LC_X26_Y18_N3
--operation mode is normal

G1L581 = A1L77 & G1_Inst[0] & !A1L190 & A1L79;


--G1L582 is T8052:inst|T51:core51|add~20859 at LC_X27_Y16_N6
--operation mode is normal

G1L582 = !A1L31 & !G1_ICall & (!A1L83 # !A1L103);


--G1L41 is T8052:inst|T51:core51|ACC~4350 at LC_X24_Y13_N0
--operation mode is normal

G1L41 = G1L1307 & !B1_IO_Addr_r[4] & J1L303;


--B1L20 is T8052:inst|IO_RData[1]~8681 at LC_X21_Y7_N7
--operation mode is normal

B1L20 = A1L48 & (!L1L1 # !L1_Port_Output[1] # !G1L826);


--B1L14 is T8052:inst|IO_RData[0]~8682 at LC_X21_Y7_N5
--operation mode is normal

B1L14 = A1L48 & (!L1L1 # !L1_Port_Output[0] # !G1L826);


--B1L32 is T8052:inst|IO_RData[3]~8683 at LC_X21_Y7_N4
--operation mode is normal

B1L32 = A1L48 & (!L1_Port_Output[3] # !G1L826 # !L1L1);


--B1L38 is T8052:inst|IO_RData[4]~8684 at LC_X17_Y11_N9
--operation mode is normal

B1L38 = A1L48 & (!L1_Port_Output[4] # !G1L826 # !L1L1);


--B1L26 is T8052:inst|IO_RData[2]~8685 at LC_X17_Y11_N2
--operation mode is normal

B1L26 = A1L48 & (!L1_Port_Output[2] # !G1L826 # !L1L1);


--G1L42 is T8052:inst|T51:core51|ACC~4351 at LC_X24_Y9_N8
--operation mode is normal

G1L42 = G1L1307 & !B1_IO_Addr_r[4] & J1L315;


--G1L43 is T8052:inst|T51:core51|ACC~4352 at LC_X24_Y8_N4
--operation mode is normal

G1L43 = !B1_IO_Addr_r[4] & G1L1307 & J1L313;


--G1L44 is T8052:inst|T51:core51|ACC~4353 at LC_X24_Y8_N7
--operation mode is normal

G1L44 = !B1_IO_Addr_r[4] & G1L1307 & J1L309;


--G1L45 is T8052:inst|T51:core51|ACC~4354 at LC_X15_Y9_N5
--operation mode is normal

G1L45 = J1L305 & !B1_IO_Addr_r[4] & G1L1307;


--G1L1308 is T8052:inst|T51:core51|process4~160 at LC_X25_Y10_N5
--operation mode is normal

G1L1308 = !G1L1343 & (A1L125 & A1L82);


--R2L72 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~7 at LC_X38_Y10_N3
--operation mode is normal

R2L72 = AMPP_FUNCTION(R2L67, D1_jtag_debug_mode_usr1, RB1_state[8], RB1L18);


--A1L67 is rtl~247 at LC_X38_Y10_N6
--operation mode is normal

A1L67 = D1_jtag_debug_mode_usr0 & (RB1L18 # D1_jtag_debug_mode_usr1 & RB1_state[8]) # !D1_jtag_debug_mode_usr0 & D1_jtag_debug_mode_usr1 & RB1_state[8];


--D1L5 is sld_hub:sld_hub_inst|comb~99 at LC_X36_Y14_N7
--operation mode is normal

D1L5 = AMPP_FUNCTION(A1L8, NB3_Q[6], altera_internal_jtag, D1L4);


--R1L74 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~7 at LC_X40_Y12_N2
--operation mode is normal

R1L74 = AMPP_FUNCTION(RB1_state[8], D1_jtag_debug_mode_usr1, R1L69, RB1L18);


--A1L191 is rtl~5494 at LC_X15_Y11_N5
--operation mode is normal

A1L191 = H1_TCON[5] & !G1L1321 & H1_IE[7] & H1_IE[1];


--A1L192 is rtl~5495 at LC_X16_Y14_N4
--operation mode is normal

A1L192 = H1_IE[7] & H1_TCON[7] & !G1L1321 & H1_IE[3];


--A1L193 is rtl~5496 at LC_X16_Y13_N1
--operation mode is normal

A1L193 = H1L18 & (G1_FCycle[0] # !G1_ICall # !G1_FCycle[1]);


--A1L194 is rtl~5497 at LC_X22_Y18_N9
--operation mode is normal

A1L194 = H1L17 & (G1_FCycle[0] # !G1_ICall # !G1_FCycle[1]);


--Y1L614 is T8052:inst|T51:core51|T51_ALU:alu|OV_Out~1 at LC_X31_Y17_N6
--operation mode is normal

Y1L614 = G1_ACC[7] & !Y1L109 & (Y1_Do_A_SUBB $ Y1L408) # !G1_ACC[7] & Y1L109 & (Y1_Do_A_SUBB $ !Y1L408);


--G1L1376 is T8052:inst|T51:core51|PSW~1381 at LC_X25_Y18_N0
--operation mode is normal

G1L1376 = Y1_Do_A_SUBB & (Y1L614) # !Y1_Do_A_SUBB & (Y1_Do_A_ADD & (Y1L614) # !Y1_Do_A_ADD & G1L1374);


--K1L111 is T8052:inst|T51_TC2:tc2|TCON~272 at LC_X15_Y14_N4
--operation mode is normal

K1L111 = !K1_TCON[4] & !K1_TCON[5] & A1L173 & K1_Tick;


--H1_TL2_Wr is T8052:inst|T51_Glue:glue51|TL2_Wr at LC_X17_Y12_N9
--operation mode is normal

H1_TL2_Wr = B1_IO_Addr_r[6] & !B1_IO_Addr_r[0] & H1L70 & H1L61;


--M1L52 is T8052:inst|T51_UART:uart|process3~271 at LC_X12_Y8_N2
--operation mode is normal

M1L52 = M1L51 & (M1_RX_Bit_Cnt[1] & M1_SCON[7] & !M1_RX_Bit_Cnt[0] # !M1_RX_Bit_Cnt[1] & !M1_SCON[7] & M1_RX_Bit_Cnt[0]);


--M1L34 is T8052:inst|T51_UART:uart|Bit_Phase[3]~239 at LC_X13_Y8_N7
--operation mode is normal

M1L34 = M1L47 & (!M1_TXD_i & !A1L61 # !M1L48);


--M1L41 is T8052:inst|T51_UART:uart|Mux~1503 at LC_X12_Y7_N5
--operation mode is normal

M1L41 = M1_TX_Bit_Cnt[3] & (!M1L36) # !M1_TX_Bit_Cnt[3] & M1_TX_Bit_Cnt[2] & M1L36;


--J1L296 is T8052:inst|T51_TC01:tc01|Cnt0~11293 at LC_X13_Y15_N6
--operation mode is normal

J1L296 = !J1_TMOD[1] & J1L104 & J1_Tick0 & J1_TMOD[0];


--J1L229 is T8052:inst|T51_TC01:tc01|add~2832 at LC_X13_Y15_N0
--operation mode is normal

J1L229 = J1_TMOD[1] & (J1_TMOD[0] & J1L111 # !J1_TMOD[0] & (J1L252)) # !J1_TMOD[1] & (J1L252);


--J1L230 is T8052:inst|T51_TC01:tc01|add~2833 at LC_X12_Y15_N7
--operation mode is normal

J1L230 = J1_TMOD[1] & (J1_TMOD[0] & J1L113 # !J1_TMOD[0] & (J1L253)) # !J1_TMOD[1] & (J1L253);


--J1L231 is T8052:inst|T51_TC01:tc01|add~2834 at LC_X13_Y16_N6
--operation mode is normal

J1L231 = J1_TMOD[1] & (J1_TMOD[0] & J1L119 # !J1_TMOD[0] & (J1L254)) # !J1_TMOD[1] & (J1L254);


--J1L297 is T8052:inst|T51_TC01:tc01|Cnt0~11294 at LC_X13_Y16_N1
--operation mode is normal

J1L297 = !J1_TMOD[1] & J1L129 & J1_Tick0 & J1_TMOD[0];


--J1L298 is T8052:inst|T51_TC01:tc01|Cnt0~11295 at LC_X11_Y16_N9
--operation mode is normal

J1L298 = J1_Tick0 & !J1_TMOD[1] & J1_TMOD[0] & J1L136;


--J1L299 is T8052:inst|T51_TC01:tc01|Cnt0~11296 at LC_X12_Y15_N5
--operation mode is normal

J1L299 = J1_Tick0 & J1L146 & !J1_TMOD[1] & J1_TMOD[0];


--J1L300 is T8052:inst|T51_TC01:tc01|Cnt0~11297 at LC_X14_Y15_N9
--operation mode is normal

J1L300 = J1_Tick0 & J1L155 & !J1_TMOD[1] & J1_TMOD[0];


--H1_RCAP2L_Wr is T8052:inst|T51_Glue:glue51|RCAP2L_Wr at LC_X17_Y11_N4
--operation mode is normal

H1_RCAP2L_Wr = H1L70 & A1L87 & !B1_IO_Addr_r[2] & B1_IO_Addr_r[1];


--M1L70 is T8052:inst|T51_UART:uart|RX_Shifting~202 at LC_X14_Y7_N9
--operation mode is normal

M1L70 = !M1_SCON[0] & A1L61 & M1_SCON[4] & M1L48;


--M1L132 is T8052:inst|T51_UART:uart|TX_ShiftReg[7]~3362 at LC_X13_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[7]_qfbk = M1_TX_Data[7];
M1L132 = M1L155 & (M1_TX_Bit_Cnt[0] & (M1_TX_Data[7]_qfbk) # !M1_TX_Bit_Cnt[0] & M1_TX_ShiftReg[7]) # !M1L155 & M1_TX_ShiftReg[7];

--M1_TX_Data[7] is T8052:inst|T51_UART:uart|TX_Data[7] at LC_X13_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

M1_TX_Data[7] = DFFEAS(M1L132, GLOBAL(MB1__clk0), !GLOBAL(inst2), , H1L42, J1L317, , , VCC);


--H1L41 is T8052:inst|T51_Glue:glue51|SBUF_Wr~42 at LC_X17_Y12_N3
--operation mode is normal

H1L41 = B1_IO_Addr_r[4] & H1L63 & !B1_IO_Addr_r[2] & !B1_IO_Addr_r[1];


--H1L42 is T8052:inst|T51_Glue:glue51|SBUF_Wr~43 at LC_X17_Y12_N8
--operation mode is normal

H1L42 = !B1_IO_Addr_r[5] & H1L41 & B1_IO_Addr_r[3] & G1_SFR_Wr_i;


--G1L983 is T8052:inst|T51:core51|MCode[3]~3851 at LC_X24_Y20_N3
--operation mode is normal

G1L983 = G1_Inst[6] & (G1L982 & G1_Inst[4] # !G1L982 & (G1_Inst[7])) # !G1_Inst[6] & (G1_Inst[7] & !G1_Inst[4] # !G1_Inst[7] & (!G1L982));


--G1L984 is T8052:inst|T51:core51|MCode[3]~3852 at LC_X24_Y20_N4
--operation mode is normal

G1L984 = G1_Inst[3] & (G1L983) # !G1_Inst[3] & G1L982;


--~GND is ~GND at LC_X17_Y16_N7
--operation mode is normal

~GND = GND;


--SWITCH1 is SWITCH1 at PIN_T15
--operation mode is input

SWITCH1 = INPUT();





--50MHz is 50MHz at PIN_G16
--operation mode is input

50MHz = INPUT();


--SWITCH3 is SWITCH3 at PIN_P14
--operation mode is input

SWITCH3 = INPUT();


--LED[7] is LED[7] at PIN_T11
--operation mode is output

LED[7] = OUTPUT(!L2_Port_Output[7]);


--LED[6] is LED[6] at PIN_R12
--operation mode is output

LED[6] = OUTPUT(!L2_Port_Output[6]);


--LED[5] is LED[5] at PIN_M12
--operation mode is output

LED[5] = OUTPUT(!L2_Port_Output[5]);


--LED[4] is LED[4] at PIN_P12
--operation mode is output

LED[4] = OUTPUT(!L2_Port_Output[4]);


--LED[3] is LED[3] at PIN_N12
--operation mode is output

LED[3] = OUTPUT(!L2_Port_Output[3]);


--LED[2] is LED[2] at PIN_M13
--operation mode is output

LED[2] = OUTPUT(!L2_Port_Output[2]);


--LED[1] is LED[1] at PIN_N13
--operation mode is output

LED[1] = OUTPUT(!L2_Port_Output[1]);



--P0[6] is P0[6] at PIN_N16
--operation mode is bidir

P0[6] = SDA;

--SDA is SDA at PIN_N16
--operation mode is bidir

SDA_tri_out = TRI(GND, L1_Port_Output[0]);
SDA = BIDIR(SDA_tri_out);


--P0[7] is P0[7] at PIN_M15
--operation mode is bidir

P0[7] = SCL;

--SCL is SCL at PIN_M15
--operation mode is bidir

SCL_tri_out = TRI(GND, L1_Port_Output[1]);
SCL = BIDIR(SCL_tri_out);




--G1L585 is T8052:inst|T51:core51|add~20862_BDD0 at LC_X27_Y16_N4
--operation mode is normal

G1L585 = !G1L1344 & !G1_ICall & (!A1L83 # !A1L103);


--Y1L343 is T8052:inst|T51:core51|T51_ALU:alu|add~8138_BDD1 at LC_X25_Y8_N0
--operation mode is normal

Y1L343 = Y1L202 & (Y1L153 # G1_ACC[5] & Y1_Do_A_SWAP) # !Y1L202 & (G1_ACC[5] & Y1_Do_A_SWAP);


--G1L1647 is T8052:inst|T51:core51|SP[4]~2685_BDD2 at LC_X17_Y17_N0
--operation mode is normal

G1L1647 = G1L89 & (G1L1313 & J1L311 # !G1L1313 & (G1_SP[4]));


--G1L1649 is T8052:inst|T51:core51|SP[4]~2686_BDD3 at LC_X21_Y18_N3
--operation mode is normal

G1L1649 = !G1L1311 & (G1L1310 & (G1L46) # !G1L1310 & G1L100);


--G1L1651 is T8052:inst|T51:core51|SP[4]~2687_BDD4 at LC_X17_Y14_N6
--operation mode is normal

G1L1651 = A1L41 & G1L91 & (G1L936 # G1L1321);


--G1L1653 is T8052:inst|T51:core51|SP[4]~2688_BDD5 at LC_X21_Y18_N9
--operation mode is normal

G1L1653 = !G1L1649 & !G1L1651;


--G1L1638 is T8052:inst|T51:core51|SP[3]~2689_BDD6 at LC_X17_Y16_N8
--operation mode is normal

G1L1638 = G1L89 & (G1L1313 & J1L309 # !G1L1313 & (G1_SP[3]));


--G1L1640 is T8052:inst|T51:core51|SP[3]~2690_BDD7 at LC_X17_Y16_N2
--operation mode is normal

G1L1640 = !G1L1311 & (G1L1310 & G1L54 # !G1L1310 & (G1L407));


--G1L1642 is T8052:inst|T51:core51|SP[3]~2691_BDD8 at LC_X17_Y16_N5
--operation mode is normal

G1L1642 = A1L41 & G1L392 & (G1L1321 # G1L936);


--G1L1644 is T8052:inst|T51:core51|SP[3]~2692_BDD9 at LC_X17_Y16_N0
--operation mode is normal

G1L1644 = !G1L1640 & !G1L1642;


--G1L1656 is T8052:inst|T51:core51|SP[5]~2693_BDD10 at LC_X18_Y16_N0
--operation mode is normal

G1L1656 = G1L89 & (G1L1313 & (J1L313) # !G1L1313 & G1_SP[5]);


--G1L1658 is T8052:inst|T51:core51|SP[5]~2694_BDD11 at LC_X18_Y16_N7
--operation mode is normal

G1L1658 = !G1L1311 & (G1L1310 & G1L60 # !G1L1310 & (G1L415));


--G1L1660 is T8052:inst|T51:core51|SP[5]~2695_BDD12 at LC_X18_Y16_N5
--operation mode is normal

G1L1660 = A1L41 & G1L395 & (G1L1321 # G1L936);


--G1L1662 is T8052:inst|T51:core51|SP[5]~2696_BDD13 at LC_X18_Y16_N6
--operation mode is normal

G1L1662 = !G1L1658 & !G1L1660;


--G1L1674 is T8052:inst|T51:core51|SP[7]~2697_BDD14 at LC_X18_Y17_N0
--operation mode is normal

G1L1674 = G1L89 & (G1L1313 & J1L317 # !G1L1313 & (G1_SP[7]));


--G1L1676 is T8052:inst|T51:core51|SP[7]~2698_BDD15 at LC_X18_Y17_N2
--operation mode is normal

G1L1676 = !G1L1311 & (G1L1310 & G1L66 # !G1L1310 & (G1L421));


--G1L1678 is T8052:inst|T51:core51|SP[7]~2699_BDD16 at LC_X18_Y17_N5
--operation mode is normal

G1L1678 = G1L401 & A1L41 & (G1L1321 # G1L936);


--G1L1680 is T8052:inst|T51:core51|SP[7]~2700_BDD17 at LC_X18_Y17_N1
--operation mode is normal

G1L1680 = !G1L1676 & !G1L1678;


--G1L1665 is T8052:inst|T51:core51|SP[6]~2701_BDD18 at LC_X18_Y18_N5
--operation mode is normal

G1L1665 = G1L89 & (G1L1313 & (J1L315) # !G1L1313 & G1_SP[6]);


--G1L1667 is T8052:inst|T51:core51|SP[6]~2702_BDD19 at LC_X18_Y18_N7
--operation mode is normal

G1L1667 = !G1L1311 & (G1L1310 & G1L80 # !G1L1310 & (G1L486));


--G1L1669 is T8052:inst|T51:core51|SP[6]~2703_BDD20 at LC_X17_Y14_N3
--operation mode is normal

G1L1669 = A1L41 & G1L398 & (G1L1321 # G1L936);


--G1L1671 is T8052:inst|T51:core51|SP[6]~2704_BDD21 at LC_X18_Y18_N3
--operation mode is normal

G1L1671 = !G1L1667 & !G1L1669;


--Y1L347 is T8052:inst|T51:core51|T51_ALU:alu|add~8141_BDD24 at LC_X32_Y9_N7
--operation mode is normal

Y1L347 = Y1L401 & (Y1L158 # Y1L335 & !G1_ACC[0]) # !Y1L401 & Y1L335 & G1_ACC[0];


--G1L674 is T8052:inst|T51:core51|ICall~113_BDD28 at LC_X31_Y13_N7
--operation mode is normal

G1L674 = !G1L1686 & G1L931 & (G1L932);


--G1L676 is T8052:inst|T51:core51|ICall~114_BDD29 at LC_X16_Y13_N5
--operation mode is normal

G1L676 = !G1_FCycle[0] & G1_FCycle[1];


--A1L196 is rtl~5500_BDD30 at LC_X36_Y12_N2
--operation mode is normal

A1L196 = !Y1L197 & !Y1L218 & !Y1L160 & !Y1L143;


--G1L1020 is T8052:inst|T51:core51|Next_PSW7~445_BDD31 at LC_X32_Y19_N9
--operation mode is normal

G1L1020 = Y1_Do_B_C_Dir & (Y1_Do_B_Op[0] & Y1_MOV_Op[1] & G1_PSW[7] # !Y1_Do_B_Op[0] & !Y1_MOV_Op[1]);


--G1L1022 is T8052:inst|T51:core51|Next_PSW7~446_BDD32 at LC_X32_Y19_N6
--operation mode is normal

G1L1022 = Y1_Do_B_Op[0] & Y1_Do_B_C_Dir & (!G1_PSW[7] # !Y1_MOV_Op[1]);


--G1L1024 is T8052:inst|T51:core51|Next_PSW7~447_BDD33 at LC_X31_Y17_N5
--operation mode is normal

G1L1024 = G1_ACC[7] & (Y1L109 & !Y1_Do_A_SUBB # !Y1L109 & (Y1L408)) # !G1_ACC[7] & (Y1L109 & (Y1L408) # !Y1L109 & Y1_Do_A_SUBB);


--G1L1026 is T8052:inst|T51:core51|Next_PSW7~448_BDD34 at LC_X31_Y17_N2
--operation mode is normal

G1L1026 = G1L1010 & (G1L1022 # Y1L451 & !G1L1020);


--G1L756 is T8052:inst|T51:core51|Int_AddrA[1]~24680_BDD35 at LC_X24_Y19_N2
--operation mode is normal

G1L756 = G1L784 & G1_Inst[1] & (G1L747 # !A1L108);


--G1L758 is T8052:inst|T51:core51|Int_AddrA[1]~24681_BDD36 at LC_X24_Y19_N7
--operation mode is normal

G1L758 = !G1L747 & G1_Inst[1] & G1L784 & A1L108;


--G1L760 is T8052:inst|T51:core51|Int_AddrA[1]~24682_BDD37 at LC_X24_Y19_N6
--operation mode is normal

G1L760 = A1L29 & (X1_wren_mux_b & (X1_wrdata_r[1]) # !X1_wren_mux_b & CB2_q_b[1]);


--G1L762 is T8052:inst|T51:core51|Int_AddrA[1]~24683_BDD38 at LC_X24_Y19_N3
--operation mode is normal

G1L762 = G1_Inst1[1] & (G1L1297 & G1L890 # !G1L828);


--G1L764 is T8052:inst|T51:core51|Int_AddrA[1]~24684_BDD39 at LC_X24_Y19_N8
--operation mode is normal

G1L764 = !G1L762 & (G1L758 & !G1L760 # !G1L758 & (!G1L756));


--G1L1712 is T8052:inst|T51:core51|Stall_pipe~834_BDD40 at LC_X21_Y9_N1
--operation mode is normal

G1L1712 = A1L121 & !G1L802 & G1L814 & G1L984;


--G1L1714 is T8052:inst|T51:core51|Stall_pipe~835_BDD41 at LC_X23_Y13_N9
--operation mode is normal

G1L1714 = G1L791 & (G1L1691 # !G1L937);


--G1L1716 is T8052:inst|T51:core51|Stall_pipe~836_BDD42 at LC_X26_Y13_N0
--operation mode is normal

G1L1716 = B1L101 # B1L93 & B1L97;


--G1L1718 is T8052:inst|T51:core51|Stall_pipe~837_BDD43 at LC_X22_Y9_N3
--operation mode is normal

G1L1718 = G1L984 & !G1L766 & (!G1L767 # !G1L803);


--G1L1720 is T8052:inst|T51:core51|Stall_pipe~838_BDD44 at LC_X23_Y14_N6
--operation mode is normal

G1L1720 = G1L1321 & (G1L724 $ !B1L89) # !G1L1321 & G1L936 & (G1L724 $ !B1L89);


--G1L1722 is T8052:inst|T51:core51|Stall_pipe~839_BDD45 at LC_X21_Y15_N4
--operation mode is normal

G1L1722 = G1L1697 & !G1L802 & !G1L663 & !G1L752;


--G1L1724 is T8052:inst|T51:core51|Stall_pipe~840_BDD46 at LC_X22_Y9_N8
--operation mode is normal

G1L1724 = G1L1718 & !G1L662 & !G1L814;


--G1L1064 is T8052:inst|T51:core51|Op_A[7]~669_DUP_COMB_697 at LC_X28_Y13_N6
--operation mode is normal

G1L1064 = G1L1061 # G1_AMux_SFR & G1_SFR_RData_r[7];


--B1L117 is T8052:inst|ROM_Data[7]~2751_DUP_COMB_2804 at LC_X21_Y13_N3
--operation mode is normal

B1L117 = B1L115 # B1L57 & W1_q_a[7] & !B1L58;


--B1L118 is T8052:inst|ROM_Data[7]~2751_DUP_COMB_2806 at LC_X25_Y14_N6
--operation mode is normal

B1L118 = B1L115 # W1_q_a[7] & B1L57 & !B1L58;


--B1L119 is T8052:inst|ROM_Data[7]~2751_DUP_COMB_2808 at LC_X25_Y14_N9
--operation mode is normal

B1L119 = B1L115 # W1_q_a[7] & B1L57 & !B1L58;


--G1L1090 is T8052:inst|T51:core51|OPC[12]~98_BDD47 at LC_X30_Y10_N8
--operation mode is normal

G1L1090 = G1L1325 & (G1_OPC[12]) # !G1L1325 & G1L116;


--G1L1092 is T8052:inst|T51:core51|OPC[12]~99_BDD48 at LC_X30_Y10_N2
--operation mode is normal

G1L1092 = G1L1325 & (G1_OPC[12]) # !G1L1325 & G1_PC[12];


--G1L587 is T8052:inst|T51:core51|add~20864_BDD49 at LC_X29_Y16_N8
--operation mode is normal

G1L587 = G1_FCycle[0] & (G1L113 & G1L111);


--G1L1234 is T8052:inst|T51:core51|PC[13]~179_BDD51 at LC_X29_Y18_N9
--operation mode is normal

G1L1234 = A1L31 & (!G1L501) # !A1L31 & !G1L576 & G1L577;


--G1L1236 is T8052:inst|T51:core51|PC[13]~180_BDD52 at LC_X28_Y11_N5
--operation mode is normal

G1L1236 = G1L569 & (G1L112 # !G1_FCycle[0] # !G1_FCycle[1]);


--G1L1238 is T8052:inst|T51:core51|PC[13]~181_BDD53 at LC_X28_Y11_N7
--operation mode is normal

G1L1238 = A1L164 & G1L570 & G1L1027 & !G1L1325;


--G1L1240 is T8052:inst|T51:core51|PC[13]~182_BDD54 at LC_X29_Y18_N3
--operation mode is normal

G1L1240 = !A1L31 & !G1L577 & !G1L576 & !G1L572;


--Y1L453 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~894_BDD55 at LC_X32_Y19_N2
--operation mode is normal

Y1L453 = Y1L448 & (Y1L450 & G1_PSW[7] # !Y1L450 & (!Y1_Do_B_Inv)) # !Y1L448 & G1_PSW[7] & !Y1_Do_B_Inv;


--Y1L455 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~895_BDD56 at LC_X32_Y19_N8
--operation mode is normal

Y1L455 = Y1L448 & (Y1L450 & G1_PSW[7] # !Y1L450 & (Y1_Do_B_Inv)) # !Y1L448 & G1_PSW[7] & Y1_Do_B_Inv;


--Y1L457 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~896_BDD57 at LC_X27_Y11_N8
--operation mode is normal

Y1L457 = A1L97 & !Y1L436 & (G1L1045 # !G1_Bit_Pattern[1]);


--Y1L459 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~897_BDD58 at LC_X27_Y11_N0
--operation mode is normal

Y1L459 = G1L1048 & (G1L1051 # !G1_Bit_Pattern[3]) # !G1L1048 & !G1_Bit_Pattern[2] & (G1L1051 # !G1_Bit_Pattern[3]);


--Y1L461 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~898_BDD59 at LC_X27_Y11_N3
--operation mode is normal

Y1L461 = A1L96 & Y1L457 & Y1L459;


--Y1L351 is T8052:inst|T51:core51|T51_ALU:alu|add~8144_BDD62 at LC_X31_Y11_N2
--operation mode is normal

Y1L351 = Y1L83 # Y1L188 & Y1_Do_A_DA;


--G1L817 is T8052:inst|T51:core51|Int_AddrA[6]~24685_BDD65 at LC_X22_Y11_N5
--operation mode is normal

G1L817 = A1L39 & !G1L815;


--G1L819 is T8052:inst|T51:core51|Int_AddrA[6]~24686_BDD66 at LC_X22_Y11_N2
--operation mode is normal

G1L819 = A1L39 & (G1L815) # !A1L39 & (G1L808 # G1L807);


--G1L821 is T8052:inst|T51:core51|Int_AddrA[6]~24687_BDD67 at LC_X22_Y11_N3
--operation mode is normal

G1L821 = A1L84 & (G1L810 & !G1L1297);


--G1L823 is T8052:inst|T51:core51|Int_AddrA[6]~24688_BDD68 at LC_X22_Y11_N8
--operation mode is normal

G1L823 = A1L29 & A1L80 & (B1L111 # B1L112);


--G1L825 is T8052:inst|T51:core51|Int_AddrA[6]~24689_BDD69 at LC_X22_Y11_N9
--operation mode is normal

G1L825 = G1L1299 & !G1L817 & (G1L821 # G1L823);


--Y1L355 is T8052:inst|T51:core51|T51_ALU:alu|add~8147_BDD70 at LC_X31_Y8_N0
--operation mode is normal

Y1L355 = Y1L154 # Y1L82 & Y1L403;


--Y1L357 is T8052:inst|T51:core51|T51_ALU:alu|add~8148_BDD71 at LC_X31_Y8_N9
--operation mode is normal

Y1L357 = Y1L355 # Y1L149 & (G1L1047 # G1L1046);


--Y1L359 is T8052:inst|T51:core51|T51_ALU:alu|add~8149_BDD72 at LC_X21_Y8_N5
--operation mode is normal

Y1L359 = Y1_Do_A_MUL & (GB1L16 $ (LB11L4)) # !Y1_Do_A_MUL & (DB1_Div_Q[2]);


--Y1L361 is T8052:inst|T51:core51|T51_ALU:alu|add~8150_BDD73 at LC_X31_Y10_N4
--operation mode is normal

Y1L361 = Y1L142 & (Y1L78);


--Y1L363 is T8052:inst|T51:core51|T51_ALU:alu|add~8151_BDD74 at LC_X31_Y14_N1
--operation mode is normal

Y1L363 = !Y1L78 & Y1L142 & Y1L359;


--G1L726 is T8052:inst|T51:core51|Int_AddrA[0]~24690_BDD75 at LC_X23_Y19_N6
--operation mode is normal

G1L726 = !G1L716 & !A1L39 & !G1L722;


--G1L728 is T8052:inst|T51:core51|Int_AddrA[0]~24691_BDD76 at LC_X21_Y19_N9
--operation mode is normal

G1L728 = !G1L868 & (A1L39);


--G1L730 is T8052:inst|T51:core51|Int_AddrA[0]~24692_BDD77 at LC_X24_Y14_N6
--operation mode is normal

G1L730 = G1L726 & (!G1L784 # !G1L720);


--G1L732 is T8052:inst|T51:core51|Int_AddrA[0]~24693_BDD78 at LC_X24_Y14_N9
--operation mode is normal

G1L732 = G1L730 & (!B1L88 & !B1L87 # !G1L782);


--G1L734 is T8052:inst|T51:core51|Int_AddrA[0]~24694_BDD79 at LC_X23_Y14_N5
--operation mode is normal

G1L734 = G1L715 # G1L803 & !G1L732 & !G1L728;


--G1L736 is T8052:inst|T51:core51|Int_AddrA[0]~24695_BDD80 at LC_X23_Y14_N4
--operation mode is normal

G1L736 = A1L41 & (G1L867) # !A1L41 & (G1L872);


--Y1L365 is T8052:inst|T51:core51|T51_ALU:alu|add~8152_BDD81 at LC_X32_Y14_N9
--operation mode is normal

Y1L365 = G1_ACC[4] & (Y1_Do_A_SWAP # Y1L82 & Y1L401) # !G1_ACC[4] & Y1L82 & Y1L401;


--Y1L367 is T8052:inst|T51:core51|T51_ALU:alu|add~8153_BDD82 at LC_X35_Y16_N2
--operation mode is normal

Y1L367 = Y1L149 & (G1L1041 # G1L1040);


--Y1L370 is T8052:inst|T51:core51|T51_ALU:alu|add~8155_BDD84 at LC_X31_Y14_N0
--operation mode is normal

Y1L370 = !Y1L347 & (Y1L81 & !Y1L367 # !Y1L336);


--Y1L372 is T8052:inst|T51:core51|T51_ALU:alu|add~8156_BDD85 at LC_X31_Y14_N8
--operation mode is normal

Y1L372 = !Y1L367 & Y1L336 & !Y1L347;


--G1L1119 is T8052:inst|T51:core51|PC[3]~183_BDD86 at LC_X30_Y15_N8
--operation mode is normal

G1L1119 = G1L1437 & (G1L1027 & G1_PC[3] # !G1L1027 & (G1L193));


--G1L1121 is T8052:inst|T51:core51|PC[3]~184_BDD87 at LC_X30_Y16_N8
--operation mode is normal

G1L1121 = G1L190 & (G1L176 # G1L1434 & G1_OPC[3]) # !G1L190 & G1L1434 & G1_OPC[3];


--G1L1123 is T8052:inst|T51:core51|PC[3]~185_BDD88 at LC_X25_Y15_N6
--operation mode is normal

G1L1123 = !G1L1452 & !G1L1453 & (!G1L199 # !G1L183);


--G1L1125 is T8052:inst|T51:core51|PC[3]~186_BDD89 at LC_X25_Y15_N7
--operation mode is normal

G1L1125 = !G1L1445 & (G1L1123 & !G1L578 # !G1L1564);


--G1L1127 is T8052:inst|T51:core51|PC[3]~187_BDD90 at LC_X25_Y15_N3
--operation mode is normal

G1L1127 = G1L1123 & !G1L1445 & G1L578 & G1L1564;


--G1L1130 is T8052:inst|T51:core51|PC[4]~188_BDD91 at LC_X30_Y15_N4
--operation mode is normal

G1L1130 = G1L1437 & (G1L1027 & (G1_PC[4]) # !G1L1027 & G1L211);


--G1L1132 is T8052:inst|T51:core51|PC[4]~189_BDD92 at LC_X30_Y16_N6
--operation mode is normal

G1L1132 = G1_OPC[4] & (G1L1434 # G1L208 & G1L176) # !G1_OPC[4] & (G1L208 & G1L176);


--G1L1134 is T8052:inst|T51:core51|PC[4]~190_BDD93 at LC_X27_Y15_N3
--operation mode is normal

G1L1134 = !G1L1466 & !G1L1465 & (!G1L183 # !G1L217);


--G1L1136 is T8052:inst|T51:core51|PC[4]~191_BDD94 at LC_X27_Y15_N0
--operation mode is normal

G1L1136 = !G1L1458 & (G1L1134 & !G1L578 # !G1L1564);


--G1L1138 is T8052:inst|T51:core51|PC[4]~192_BDD95 at LC_X27_Y15_N6
--operation mode is normal

G1L1138 = G1L1564 & G1L1134 & !G1L1458 & G1L578;


--G1L1141 is T8052:inst|T51:core51|PC[5]~193_BDD96 at LC_X30_Y15_N9
--operation mode is normal

G1L1141 = G1L1437 & (G1L1027 & (G1_PC[5]) # !G1L1027 & G1L229);


--G1L1143 is T8052:inst|T51:core51|PC[5]~194_BDD97 at LC_X28_Y15_N6
--operation mode is normal

G1L1143 = G1L176 & (G1L226 # G1L1434 & G1_OPC[5]) # !G1L176 & (G1L1434 & G1_OPC[5]);


--G1L1145 is T8052:inst|T51:core51|PC[5]~195_BDD98 at LC_X28_Y15_N5
--operation mode is normal

G1L1145 = !G1L1480 & !G1L1479 & (!G1L235 # !G1L183);


--G1L1147 is T8052:inst|T51:core51|PC[5]~196_BDD99 at LC_X28_Y15_N3
--operation mode is normal

G1L1147 = !G1L1473 & (!G1L578 & G1L1145 # !G1L1564);


--G1L1149 is T8052:inst|T51:core51|PC[5]~197_BDD100 at LC_X28_Y15_N4
--operation mode is normal

G1L1149 = !G1L1473 & G1L1564 & G1L578 & G1L1145;


--G1L1108 is T8052:inst|T51:core51|PC[2]~198_BDD101 at LC_X30_Y15_N1
--operation mode is normal

G1L1108 = G1L1437 & (G1L1027 & (G1_PC[2]) # !G1L1027 & G1L177);


--G1L1110 is T8052:inst|T51:core51|PC[2]~199_BDD102 at LC_X30_Y16_N3
--operation mode is normal

G1L1110 = G1L176 & (G1L173 # G1_OPC[2] & G1L1434) # !G1L176 & G1_OPC[2] & (G1L1434);


--G1L1112 is T8052:inst|T51:core51|PC[2]~200_BDD103 at LC_X27_Y18_N6
--operation mode is normal

G1L1112 = G1L1440 # !A1L190 & G1L179 & A1L31;


--G1L1114 is T8052:inst|T51:core51|PC[2]~201_BDD104 at LC_X27_Y18_N7
--operation mode is normal

G1L1114 = !G1L1433 & (!G1L578 & !G1L1112 # !G1L1564);


--G1L1116 is T8052:inst|T51:core51|PC[2]~202_BDD105 at LC_X27_Y18_N3
--operation mode is normal

G1L1116 = !G1L1112 & G1L1564 & !G1L1433 & G1L578;


--G1L1152 is T8052:inst|T51:core51|PC[6]~203_BDD106 at LC_X28_Y18_N7
--operation mode is normal

G1L1152 = G1L1437 & (G1L1027 & (G1_PC[6]) # !G1L1027 & G1L247);


--G1L1154 is T8052:inst|T51:core51|PC[6]~204_BDD107 at LC_X28_Y18_N3
--operation mode is normal

G1L1154 = G1L176 & (G1L244 # G1_OPC[6] & G1L1434) # !G1L176 & G1_OPC[6] & (G1L1434);


--G1L1156 is T8052:inst|T51:core51|PC[6]~205_BDD108 at LC_X28_Y18_N9
--operation mode is normal

G1L1156 = G1L1490 # A1L31 & G1L250 & !A1L190;


--G1L1158 is T8052:inst|T51:core51|PC[6]~206_BDD109 at LC_X28_Y18_N6
--operation mode is normal

G1L1158 = !G1L1485 & (!G1L578 & !G1L1156 # !G1L1564);


--G1L1160 is T8052:inst|T51:core51|PC[6]~207_BDD110 at LC_X28_Y18_N1
--operation mode is normal

G1L1160 = G1L578 & !G1L1485 & !G1L1156 & G1L1564;


--G1L1163 is T8052:inst|T51:core51|PC[7]~208_BDD111 at LC_X30_Y17_N4
--operation mode is normal

G1L1163 = G1L1437 & (G1L1027 & (G1_PC[7]) # !G1L1027 & G1L262);


--G1L1165 is T8052:inst|T51:core51|PC[7]~209_BDD112 at LC_X30_Y17_N1
--operation mode is normal

G1L1165 = G1_OPC[7] & (G1L1434 # G1L176 & G1L260) # !G1_OPC[7] & G1L176 & (G1L260);


--G1L1167 is T8052:inst|T51:core51|PC[7]~210_BDD113 at LC_X30_Y17_N3
--operation mode is normal

G1L1167 = G1L1500 # A1L31 & !A1L190 & G1L264;


--G1L1169 is T8052:inst|T51:core51|PC[7]~211_BDD114 at LC_X30_Y17_N8
--operation mode is normal

G1L1169 = !G1L1495 & (!G1L1167 & !G1L578 # !G1L1564);


--G1L1171 is T8052:inst|T51:core51|PC[7]~212_BDD115 at LC_X30_Y17_N6
--operation mode is normal

G1L1171 = !G1L1495 & G1L578 & G1L1564 & !G1L1167;


--A1L198 is rtl~5504_BDD116 at LC_X21_Y9_N6
--operation mode is normal

A1L198 = !G1L752 & !G1L802 & !G1L768 & G1L773;


--Y1L417 is T8052:inst|T51:core51|T51_ALU:alu|B_i~683_BDD117 at LC_X28_Y12_N1
--operation mode is normal

Y1L417 = Y1_Do_A_Imm & (G1L1067) # !Y1_Do_A_Imm & G1L1043;


--Y1L419 is T8052:inst|T51:core51|T51_ALU:alu|B_i~684_BDD118 at LC_X26_Y12_N0
--operation mode is normal

Y1L419 = Y1_Do_A_Imm & !G1L1067;


--Y1L421 is T8052:inst|T51:core51|T51_ALU:alu|B_i~685_BDD119 at LC_X26_Y10_N6
--operation mode is normal

Y1L421 = Y1_Do_A_Imm & (G1L1068) # !Y1_Do_A_Imm & G1L1046;


--Y1L423 is T8052:inst|T51:core51|T51_ALU:alu|B_i~686_BDD120 at LC_X31_Y8_N4
--operation mode is normal

Y1L423 = !G1L1068 & Y1_Do_A_Imm;


--Y1L425 is T8052:inst|T51:core51|T51_ALU:alu|B_i~687_BDD121 at LC_X27_Y12_N3
--operation mode is normal

Y1L425 = Y1_Do_A_Imm & (G1L1069) # !Y1_Do_A_Imm & (G1L1049);


--Y1L427 is T8052:inst|T51:core51|T51_ALU:alu|B_i~688_BDD122 at LC_X27_Y12_N6
--operation mode is normal

Y1L427 = Y1_Do_A_Imm & (!G1L1069);


--Y1L65 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20658_BDD123 at LC_X32_Y15_N1
--operation mode is normal

Y1L65 = !Y1_Do_A_CLR & (Y1L46 # Y1L129 & Y1L62);


--Y1L67 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20659_BDD124 at LC_X32_Y15_N3
--operation mode is normal

Y1L67 = !Y1_Do_A_CLR & !Y1L46 & Y1L62;


--Y1L69 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20660_BDD125 at LC_X31_Y12_N7
--operation mode is normal

Y1L69 = Y1L50 & (Y1L51 # G1L1016 & Y1L339);


--Y1L71 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20661_BDD126 at LC_X28_Y13_N4
--operation mode is normal

Y1L71 = Y1_Do_A_INC & (Y1L272) # !Y1_Do_A_INC & (Y1L48);


--Y1L73 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20662_BDD127 at LC_X32_Y14_N3
--operation mode is normal

Y1L73 = !Y1L57 & !Y1L54 & (!Y1L59 # !Y1L408);


--Y1L75 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20663_BDD128 at LC_X32_Y15_N7
--operation mode is normal

Y1L75 = Y1L67 & (Y1L71) # !Y1L67 & Y1L65;


--Y1L77 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20664_BDD129 at LC_X32_Y15_N8
--operation mode is normal

Y1L77 = Y1L65 & (!Y1L71 & Y1L67);


--G1L1518 is T8052:inst|T51:core51|ROM_Addr[8]~5143_BDD130 at LC_X30_Y18_N8
--operation mode is normal

G1L1518 = !G1L1325 & (!G1L577 & !A1L32);


--G1L1520 is T8052:inst|T51:core51|ROM_Addr[8]~5144_BDD131 at LC_X30_Y18_N5
--operation mode is normal

G1L1520 = !G1L1325 & A1L32 & !G1L577 & G1L111;


--G1L1522 is T8052:inst|T51:core51|ROM_Addr[8]~5145_BDD132 at LC_X31_Y17_N4
--operation mode is normal

G1L1522 = G1L1324 & !G1L1331;


--G1L1348 is T8052:inst|T51:core51|process12~1502_BDD133 at LC_X30_Y13_N3
--operation mode is normal

G1L1348 = !Y1L24 & G1L1004 & !Y1L27 & G1L1003;


--G1L1350 is T8052:inst|T51:core51|process12~1503_BDD134 at LC_X30_Y13_N9
--operation mode is normal

G1L1350 = !Y1L63 & G1L1006;


--G1L1352 is T8052:inst|T51:core51|process12~1504_BDD135 at LC_X30_Y9_N1
--operation mode is normal

G1L1352 = !G1_Inst[4] & (G1L1346);


--G1L1354 is T8052:inst|T51:core51|process12~1505_BDD136 at LC_X30_Y9_N4
--operation mode is normal

G1L1354 = G1L1346 & (G1_Inst[4] $ A1L33);


--G1L1356 is T8052:inst|T51:core51|process12~1506_BDD137 at LC_X30_Y9_N7
--operation mode is normal

G1L1356 = G1L1333 & (!G1L1332 & G1_Inst[3] # !G1_Inst[6]);


--G1L1358 is T8052:inst|T51:core51|process12~1507_BDD138 at LC_X30_Y9_N9
--operation mode is normal

G1L1358 = !G1L1356 & !G1L1352;


--G1L1360 is T8052:inst|T51:core51|process12~1508_BDD139 at LC_X30_Y9_N8
--operation mode is normal

G1L1360 = !G1L1356 & (G1L1352 $ G1L1354);


--Y1L29 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20665_BDD140 at LC_X32_Y8_N3
--operation mode is normal

Y1L29 = !Y1L20 & (!Y1L26);


--Y1L31 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20666_BDD141 at LC_X31_Y9_N4
--operation mode is normal

Y1L31 = !Y1L238 & !Y1L254 & Y1L20 & !Y1L26;


--Y1L33 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20667_BDD142 at LC_X31_Y9_N0
--operation mode is normal

Y1L33 = !Y1L89 & (!Y1L81 & !Y1L103);


--Y1L35 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20668_BDD143 at LC_X31_Y9_N7
--operation mode is normal

Y1L35 = Y1L81 & !Y1L90 & !Y1L89 & !Y1L103;


--Y1L37 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20669_BDD144 at LC_X31_Y9_N9
--operation mode is normal

Y1L37 = Y1_Do_A_DA & (Y1L239) # !Y1_Do_A_DA & Y1L243 & (Y1L78);


--Y1L39 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20670_BDD145 at LC_X31_Y9_N8
--operation mode is normal

Y1L39 = Y1L31 & (Y1L35 # !Y1L336) # !Y1L31 & Y1L29;


--Y1L41 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20671_BDD146 at LC_X31_Y9_N3
--operation mode is normal

Y1L41 = Y1L31 & Y1L336;


--G1L1174 is T8052:inst|T51:core51|PC[8]~213_BDD147 at LC_X31_Y19_N3
--operation mode is normal

G1L1174 = G1L1564 & (G1L1514 # !A1L31 & G1L1512);


--G1L1176 is T8052:inst|T51:core51|PC[8]~214_BDD148 at LC_X31_Y19_N8
--operation mode is normal

G1L1176 = !A1L31 & !G1L1512 & G1L1564 & !G1L1514;


--G1L1178 is T8052:inst|T51:core51|PC[8]~215_BDD149 at LC_X30_Y18_N7
--operation mode is normal

G1L1178 = G1L1507 & (G1L1027 & (G1_PC[8]) # !G1L1027 & G1L275);


--G1L1180 is T8052:inst|T51:core51|PC[8]~216_BDD150 at LC_X30_Y16_N1
--operation mode is normal

G1L1180 = !G1L577 & (G1L1509 # G1_OPC[8] & G1L1434);


--G1L1182 is T8052:inst|T51:core51|PC[8]~217_BDD151 at LC_X31_Y19_N2
--operation mode is normal

G1L1182 = G1L1176 & !G1L1506;


--G1L1184 is T8052:inst|T51:core51|PC[8]~218_BDD152 at LC_X31_Y19_N0
--operation mode is normal

G1L1184 = !G1L1174 & !G1L1176 & !G1L1506;


--G1L1187 is T8052:inst|T51:core51|PC[9]~219_BDD153 at LC_X31_Y18_N1
--operation mode is normal

G1L1187 = G1L1564 & (G1L1532 # G1L1530 & !A1L31);


--G1L1189 is T8052:inst|T51:core51|PC[9]~220_BDD154 at LC_X31_Y19_N9
--operation mode is normal

G1L1189 = !G1L1530 & !G1L1532 & G1L1564 & !A1L31;


--G1L1191 is T8052:inst|T51:core51|PC[9]~221_BDD155 at LC_X30_Y18_N0
--operation mode is normal

G1L1191 = G1L1507 & (G1L1027 & (G1_PC[9]) # !G1L1027 & G1L293);


--G1L1193 is T8052:inst|T51:core51|PC[9]~222_BDD156 at LC_X29_Y18_N5
--operation mode is normal

G1L1193 = !G1L577 & (G1L1527 # G1_OPC[9] & G1L1434);


--G1L1195 is T8052:inst|T51:core51|PC[9]~223_BDD157 at LC_X31_Y18_N0
--operation mode is normal

G1L1195 = G1L1189 & !G1L1525;


--G1L1197 is T8052:inst|T51:core51|PC[9]~224_BDD158 at LC_X31_Y18_N8
--operation mode is normal

G1L1197 = !G1L1525 & !G1L1189 & !G1L1187;


--G1L1200 is T8052:inst|T51:core51|PC[10]~225_BDD159 at LC_X31_Y18_N7
--operation mode is normal

G1L1200 = G1L1564 & (G1L1543 # G1L1541 & !A1L31);


--G1L1202 is T8052:inst|T51:core51|PC[10]~226_BDD160 at LC_X31_Y19_N1
--operation mode is normal

G1L1202 = !A1L31 & !G1L1543 & G1L1564 & !G1L1541;


--G1L1204 is T8052:inst|T51:core51|PC[10]~227_BDD161 at LC_X30_Y18_N9
--operation mode is normal

G1L1204 = G1L1507 & (G1L1027 & G1_PC[10] # !G1L1027 & (G1L311));


--G1L1206 is T8052:inst|T51:core51|PC[10]~228_BDD162 at LC_X29_Y18_N8
--operation mode is normal

G1L1206 = !G1L577 & (G1L1538 # G1_OPC[10] & G1L1434);


--G1L1208 is T8052:inst|T51:core51|PC[10]~229_BDD163 at LC_X31_Y18_N5
--operation mode is normal

G1L1208 = !G1L1536 & (G1L1202);


--G1L1210 is T8052:inst|T51:core51|PC[10]~230_BDD164 at LC_X31_Y18_N4
--operation mode is normal

G1L1210 = !G1L1536 & (!G1L1200 & !G1L1202);


--Y1L9 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20672_BDD165 at LC_X32_Y16_N9
--operation mode is normal

Y1L9 = Y1L2 & !Y1_Do_A_RL & (!Y1_Do_A_RLC);


--Y1L11 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20673_BDD166 at LC_X32_Y16_N4
--operation mode is normal

Y1L11 = Y1L2 & G1_PSW[7] & !Y1_Do_A_RL & Y1_Do_A_RLC;


--Y1L13 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20674_BDD167 at LC_X31_Y14_N2
--operation mode is normal

Y1L13 = Y1_Do_A_DA & Y1L164 # !Y1_Do_A_DA & (Y1L78 & (Y1L160) # !Y1L78 & Y1L164);


--Y1L15 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20675_BDD168 at LC_X31_Y14_N3
--operation mode is normal

Y1L15 = Y1L372 & !Y1L365 & (!Y1L370 # !Y1L13) # !Y1L372 & (Y1L370);


--Y1L17 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20676_BDD169 at LC_X32_Y16_N8
--operation mode is normal

Y1L17 = !Y1L11 & !Y1L4;


--G1L589 is T8052:inst|T51:core51|add~20865_BDD170 at LC_X32_Y13_N7
--operation mode is normal

G1L589 = G1L1027 & (G1L112 # !A1L32);


--G1L591 is T8052:inst|T51:core51|add~20866_BDD171 at LC_X32_Y13_N8
--operation mode is normal

G1L591 = G1L1090 & !G1L1027 & (G1L112 # !A1L32);


--G1L593 is T8052:inst|T51:core51|add~20867_BDD172 at LC_X30_Y13_N4
--operation mode is normal

G1L593 = G1L587 & G1_FCycle[1] & (G1L1331 # G1L1335);


--G1L595 is T8052:inst|T51:core51|add~20868_BDD173 at LC_X32_Y13_N3
--operation mode is normal

G1L595 = G1L70 & G1L107 & A1L35 & G1L109;


--G1L597 is T8052:inst|T51:core51|add~20869_BDD174 at LC_X32_Y13_N0
--operation mode is normal

G1L597 = !A1L31 & (G1L595 # !G1L577 & G1L593);


--G1L599 is T8052:inst|T51:core51|add~20870_BDD175 at LC_X32_Y13_N9
--operation mode is normal

G1L599 = !A1L31 & !G1L577 & !G1L593 & !G1L595;


--G1L601 is T8052:inst|T51:core51|add~20871_BDD176 at LC_X32_Y13_N1
--operation mode is normal

G1L601 = G1L599 & G1L1092 # !G1L599 & (G1L597);


--Y1L374 is T8052:inst|T51:core51|T51_ALU:alu|add~8157_BDD178 at LC_X32_Y12_N7
--operation mode is normal

Y1L374 = !Y1L256 & (!Y1L336 & !Y1L264);


--Y1L376 is T8052:inst|T51:core51|T51_ALU:alu|add~8158_BDD179 at LC_X32_Y12_N3
--operation mode is normal

Y1L376 = !Y1L256 & !Y1L104 & Y1L336 & !Y1L264;


--Y1L378 is T8052:inst|T51:core51|T51_ALU:alu|add~8159_BDD180 at LC_X29_Y13_N5
--operation mode is normal

Y1L378 = !Y1L94 & (G1L1016 & !Y1L96 # !Y1L81);


--Y1L380 is T8052:inst|T51:core51|T51_ALU:alu|add~8160_BDD181 at LC_X29_Y13_N4
--operation mode is normal

Y1L380 = Y1L81 & !Y1L94 & !Y1L96;


--Y1L382 is T8052:inst|T51:core51|T51_ALU:alu|add~8161_BDD182 at LC_X35_Y14_N8
--operation mode is normal

Y1L382 = Y1_Do_A_DA & Y1L265;


--Y1L384 is T8052:inst|T51:core51|T51_ALU:alu|add~8162_BDD183 at LC_X30_Y13_N6
--operation mode is normal

Y1L384 = Y1L380 & !Y1L382 & (!Y1L268 # !Y1L378) # !Y1L380 & (Y1L378);


--G1L1213 is T8052:inst|T51:core51|PC[11]~231_BDD184 at LC_X31_Y15_N6
--operation mode is normal

G1L1213 = !G1L1548 & (!G1L578 & !G1L1554 # !G1L1564);


--G1L1215 is T8052:inst|T51:core51|PC[11]~232_BDD185 at LC_X31_Y15_N8
--operation mode is normal

G1L1215 = G1L578 & G1L1564 & !G1L1554 & !G1L1548;


--G1L1217 is T8052:inst|T51:core51|PC[11]~233_BDD186 at LC_X31_Y16_N3
--operation mode is normal

G1L1217 = G1L329 & (G1L176);


--G1L1219 is T8052:inst|T51:core51|PC[11]~234_BDD187 at LC_X31_Y16_N2
--operation mode is normal

G1L1219 = G1L1325 & !G1_OPC[11] # !G1L1325 & (!G1L332 & !G1L1027);


--G1L1221 is T8052:inst|T51:core51|PC[11]~235_BDD188 at LC_X31_Y16_N1
--operation mode is normal

G1L1221 = G1L1325 & G1_OPC[11] # !G1L1325 & (G1L332 & !G1L1027);


--G1L1223 is T8052:inst|T51:core51|PC[11]~236_BDD189 at LC_X31_Y16_N5
--operation mode is normal

G1L1223 = G1_PC[11] & (!G1L1219 & G1L336);


--G1L1225 is T8052:inst|T51:core51|PC[11]~237_BDD190 at LC_X31_Y16_N4
--operation mode is normal

G1L1225 = G1L1215 & (G1L1221 & !G1L1217) # !G1L1215 & G1L1213;


--G1L1227 is T8052:inst|T51:core51|PC[11]~238_BDD191 at LC_X31_Y16_N7
--operation mode is normal

G1L1227 = G1L1215 & !G1L1217;


--Y1L386 is T8052:inst|T51:core51|T51_ALU:alu|add~8163_BDD192 at LC_X32_Y11_N0
--operation mode is normal

Y1L386 = !Y1L187 & (Y1L81 & !Y1L102 # !Y1L336);


--Y1L388 is T8052:inst|T51:core51|T51_ALU:alu|add~8164_BDD193 at LC_X31_Y11_N9
--operation mode is normal

Y1L388 = !Y1L102 & Y1L336 & !Y1L187;


--Y1L390 is T8052:inst|T51:core51|T51_ALU:alu|add~8165_BDD194 at LC_X26_Y10_N4
--operation mode is normal

Y1L390 = Y1L405 & !Y1L176 & (G1_ACC[4] # !Y1L335);


--Y1L392 is T8052:inst|T51:core51|T51_ALU:alu|add~8166_BDD195 at LC_X26_Y10_N7
--operation mode is normal

Y1L392 = Y1L405 & (Y1L176 # !G1_ACC[4] & Y1L335) # !Y1L405 & G1_ACC[4] & Y1L335;


--Y1L394 is T8052:inst|T51:core51|T51_ALU:alu|add~8167_BDD196 at LC_X31_Y11_N3
--operation mode is normal

Y1L394 = !Y1L392 & Y1L388 & (!Y1L351 # !Y1L386);


--Y1L396 is T8052:inst|T51:core51|T51_ALU:alu|add~8168_BDD197 at LC_X31_Y11_N7
--operation mode is normal

Y1L396 = !Y1L392 & Y1L386 & (!Y1L388 # !Y1L351);


--Y1L398 is T8052:inst|T51:core51|T51_ALU:alu|add~8169_BDD198 at LC_X31_Y11_N0
--operation mode is normal

Y1L398 = Y1L396 & !Y1L394 # !Y1L396 & Y1L394 & (!Y1L390 # !Y1L82);


--Y1L400 is T8052:inst|T51:core51|T51_ALU:alu|add~8170_BDD199 at LC_X31_Y11_N4
--operation mode is normal

Y1L400 = Y1L396 & Y1L394 & (!Y1L390 # !Y1L82);


