<?xml version="1.0" encoding="utf-8"?><feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en"><generator uri="https://jekyllrb.com/" version="4.3.3">Jekyll</generator><link href="https://sazadur.github.io/feed.xml" rel="self" type="application/atom+xml" /><link href="https://sazadur.github.io/" rel="alternate" type="text/html" hreflang="en" /><updated>2024-03-20T20:28:05+00:00</updated><id>https://sazadur.github.io/feed.xml</id><subtitle>A simple, whitespace theme for academics. Based on [*folio](https://github.com/bogoli/-folio) design.
</subtitle><entry><title type="html">MIT-LL 90nm Test Chip</title><link href="https://sazadur.github.io/blog/2024/images/" rel="alternate" type="text/html" title="MIT-LL 90nm Test Chip" /><published>2024-01-06T10:00:00+00:00</published><updated>2024-01-06T10:00:00+00:00</updated><id>https://sazadur.github.io/blog/2024/images</id><content type="html" xml:base="https://sazadur.github.io/blog/2024/images/"><![CDATA[<p>The effectiveness of a physical obfuscation method depends on how effectively it can go through all the different steps of integrated circuit design and development from RTL to GDSII and fabrication. 
With that in mind, as shown in the figure, we implemented the “LLE - Last Level Edit” in a set of benchmark circuits consisting of ring-oscillators, linear feedback shift registers (LFSR), and S38417 from ISCAS’89 benchmark circuits. 
To design, implement, verify, and fabricate the LLE integrated benchmark, we utilized Cadence Genus, Cadence Innovus, Calibre DesignRev, Cadence Virtuoso, and Cadence Tempus electronic design automation (EDA) tools with 90nm MITLL Low-Power FDSOI CMOS Process.</p>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/LLE.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/LLE2.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>
<div class="caption">
    Left side shows te final GDSII of LLE Test chip and right shows the fabricated chip.
</div>]]></content><author><name></name></author><category term="IP_Protection" /><category term="fabrication" /><summary type="html"><![CDATA[Test Chip with Physical Layout Obfuscation]]></summary></entry><entry><title type="html">28nm Commercial Chip Prototype</title><link href="https://sazadur.github.io/blog/2024/images/" rel="alternate" type="text/html" title="28nm Commercial Chip Prototype" /><published>2024-01-05T10:00:00+00:00</published><updated>2024-01-05T10:00:00+00:00</updated><id>https://sazadur.github.io/blog/2024/images</id><content type="html" xml:base="https://sazadur.github.io/blog/2024/images/"><![CDATA[<p>A 28nm Commercial Network Processor designed using Cadence Tool Suite.</p>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/industry_tapeout.jpg" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>
<div class="caption">
    A 28nm Commercial Network Processor designed using Cadence Tool Suite.
</div>]]></content><author><name></name></author><category term="IP_Protection" /><category term="fabrication" /><summary type="html"><![CDATA[28nm Commercial Chip Appreciation from Customer]]></summary></entry><entry><title type="html">TSMC 65nm Test Chip</title><link href="https://sazadur.github.io/blog/2024/images/" rel="alternate" type="text/html" title="TSMC 65nm Test Chip" /><published>2024-01-04T10:00:00+00:00</published><updated>2024-01-04T10:00:00+00:00</updated><id>https://sazadur.github.io/blog/2024/images</id><content type="html" xml:base="https://sazadur.github.io/blog/2024/images/"><![CDATA[<p>We fabrictaed a 65 nm TSMC CLN65g+ Test Chip. The top-level design consists of several sub-modules - (i) AES baseline, (ii) AES shielded by iPROBE, (iii) AES PRNG, (iv) PRNG 128, and (v) s38417 from ISCAS’89 benchmark circuits. For the evaluation in this article, we focused our experiments on the first 2 sub-modules. The baseline AES HDL code was collected from opencores.org. All the sub-modules are integrated into a TCL script and synthesized into a gate-level netlist. Synopsys Design Compiler tool was used to perform synthesis. A constraint specification file was used during the synthesis process to define the gate-level design’s clock frequency, port delays, area, and power overhead. After the synthesis step, a gate-level design constraint file (SDC) was exported and later used in the place-and-route design flow. The gate-level netlist and associated testbench were simulated in Synopsys VCS MAX flow.</p>

<p>Back-end: The synthesized and verified gate-level netlist along with the associated timing constraint file was the input design to the place-and-route step. Place-and-route was performed in Synopsys IC Compiler and physical verification of design-rule-check (DRC) and layout-versus-schematic (LVS) were performed in Mentor/Siemens EDA Calibre. Figure shows a top-level view of the place-and-route design.</p>

<p>Packaging: The size of the chip is $1.672 mm^2 x 1.672 mm^2$. Figure shows the fabricated and packaged chip in dual inline packaging (DIP). A DIP is a chip encased in hard plastic with pins running along the outside. To facilitate probing and evaluate the efficiency of iPROBE, the top of this chip is covered with a removable glass lid so that the die can be more easily accessed. In other words, we did not have to perform time-consuming sample preparation steps such as depackaging.</p>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/testchip_1.jpg" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/PNR.jpg" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>
<div class="caption">
    The left side shows a dual-in-line (DIP) glass packaged TSMC 65nm test chip. The right side shows the floorplan of the chip.
</div>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/Fig20.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>]]></content><author><name></name></author><category term="IP_Protection" /><category term="fabrication" /><summary type="html"><![CDATA[Test Chip with Security Primitives.]]></summary></entry></feed>