-- Universidade Federal de Minas Gerais
-- Escola de Engenharia
-- Departamento de Engenharia EletrÃ´nica
-- Autoria: Guilherme Serra Camargo Gomes
-- Decodificador para display de 7 segumentos
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity seven_seg_decoder is
    port (
        input  : in std_logic_vector(3 downto 0);
        output : out std_logic_vector(6 downto 0)
    );
end seven_seg_decoder;

architecture arch of seven_seg_decoder is
begin
    process (input)
    begin
        case input is
            when "0000" => output <= "1111110";
            when "0001" => output <= "0110000";
            when "0010" => output <= "1101101";
            when "0011" => output <= "1111001";
            when "0100" => output <= "0110011";
            when "0101" => output <= "1011011";
            when "0110" => output <= "1011111";
            when "0111" => output <= "1110000";
            when "1000" => output <= "1111111";
            when "1001" => output <= "1111011";
            when "1010" => output <= "1110111";
            when "1011" => output <= "0011111";
            when "1100" => output <= "1001110";
            when "1101" => output <= "0111101";
            when "1110" => output <= "1001111";
            when "1111" => output <= "1000111";
            when others => output <= "1001001";
        end case;
    end process;

end arch;
