read_verilog ../top_mult_b_larger.v
proc
ice40_dsp
select -assert-none t:SB_MAC16
synth_ice40 -top top
