
---------- Begin Simulation Statistics ----------
final_tick                               1138224686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 339699                       # Simulator instruction rate (inst/s)
host_mem_usage                                4574008                       # Number of bytes of host memory used
host_op_rate                                   516720                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3826.91                       # Real time elapsed on the host
host_tick_rate                               20519039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    1977442458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078525                       # Number of seconds simulated
sim_ticks                                 78524575500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            62                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69225                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12492787                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8190883                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8222029                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        31146                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12652059                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82696                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6880                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402610162                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200085155                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69234                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27204592                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3608642                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875935                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    156535361                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.420386                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.994397                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     57356453     36.64%     36.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42088500     26.89%     63.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2403594      1.54%     65.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11783432      7.53%     72.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8524420      5.45%     78.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1514721      0.97%     79.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2295613      1.47%     80.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3364036      2.15%     82.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27204592     17.38%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    156535361                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159237                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274544                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487734     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077159     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875935                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528104                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.628197                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.628197                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     96713210                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383508810                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10352308                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32554057                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72502                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17356840                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107798737                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1436                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38317051                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11510                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12652059                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19545297                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           137398068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253556075                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        145004                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.080561                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19578292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8273579                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.614501                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    157048927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.452463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.382326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       94744736     60.33%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4243940      2.70%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2355141      1.50%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4919246      3.13%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7915362      5.04%     72.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1193316      0.76%     73.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1748624      1.11%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6103474      3.89%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33825088     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    157048927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890041                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         946966                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88883                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196780                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.426577                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146154474                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38317029                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        800189                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924155                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          429                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38395000                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382484411                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107837445                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       135926                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381091827                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        20700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12622120                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72502                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     12661835                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        10241                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7028183                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3576                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       649587                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       141431                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3576                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640207980                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380908910                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497860                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318734037                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.425412                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380955973                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773985588                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329383991                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.591858                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.591858                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90281      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233974727     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103479      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49804      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          217      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66385      0.02%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61660      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183118      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       198943      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           38      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227374      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32872      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15579      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107600816     28.22%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38319596     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       301844      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1023      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381227756                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1205969                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2402601                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169436                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1779181                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1959919                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005141                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        206488     10.54%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            7      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2833      0.14%     10.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6628      0.34%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1742257     88.89%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1623      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           66      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           15      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381891425                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    919134626                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379739474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384317105                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382483127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381227756                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3608393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72872                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1284                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5925286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    157048927                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.427446                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.157436                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     45353513     28.88%     28.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15201775      9.68%     38.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26189737     16.68%     55.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22246508     14.17%     69.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19204455     12.23%     81.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12448466      7.93%     89.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9342305      5.95%     95.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4704341      3.00%     98.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2357827      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    157048927                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.427442                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19545307                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5226403                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6140376                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38395000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170748536                       # number of misc regfile reads
system.switch_cpus_1.numCycles              157049151                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      15221817                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844134                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2090907                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17736306                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     31872356                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1634133                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356256850                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383050423                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533361931                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42471835                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     41617082                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72502                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     81546458                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5517669                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2311958                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777248189                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101519625                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          511815346                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765487247                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1494458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           13                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2985044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             13                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1325088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2648843                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                 58                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            58                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                58                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      58    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  58                       # Request fanout histogram
system.membus.reqLayer2.occupancy               78500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             316250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1138224686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1138224686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            768025                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           64                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          764129                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3873                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722560                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        768025                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4479310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4479502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    141886592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              141894784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          722208                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2216667                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003221                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2216644    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     23      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2216667                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2219043000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2237718000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             96000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       166820                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166820                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       166820                       # number of overall hits
system.l2.overall_hits::total                  166820                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           64                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1323702                       # number of demand (read+write) misses
system.l2.demand_misses::total                1323766                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           64                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1323702                       # number of overall misses
system.l2.overall_misses::total               1323766                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      5446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  37865407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37870853500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      5446500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  37865407000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37870853500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           64                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1490522                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1490586                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           64                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1490522                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1490586                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.888079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888084                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.888079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888084                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85101.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 28605.688440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 28608.419842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85101.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 28605.688440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 28608.419842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722143                       # number of writebacks
system.l2.writebacks::total                    722143                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1323702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1323766                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1323702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1323766                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      4806500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  24628397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24633203500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      4806500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  24628397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24633203500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.888079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.888084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.888079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.888084                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75101.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 18605.695995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 18608.427396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75101.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 18605.695995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 18608.427396                       # average overall mshr miss latency
system.l2.replacements                         722207                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726457                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           64                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               64                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           64                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           64                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       601562                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        601562                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2564                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2564                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1309                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.337981                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.337981                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     21725500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     21725500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.337981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.337981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16597.020626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16597.020626                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1751                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  20667343500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20667343500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 28672.387314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 28672.387314                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13459253500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13459253500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 18672.401188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 18672.401188                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       165069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             165069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       602892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           602956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      5446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17198063500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17203510000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           64                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       767961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         768025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.785055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85101.562500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28525.944116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28531.949263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       602892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       602956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      4806500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11169143500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11173950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.785055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75101.562500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18525.944116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18531.949263                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.427744                       # Cycle average of tags in use
system.l2.tags.total_refs                     1721472                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730617                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.356189                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.427744                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999860                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24606793                       # Number of tag accesses
system.l2.tags.data_accesses                 24606793                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           13                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1323694                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1323707                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           13                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1323694                       # number of overall hits
system.l3.overall_hits::total                 1323707                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           51                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data            7                       # number of demand (read+write) misses
system.l3.demand_misses::total                     58                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           51                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data            7                       # number of overall misses
system.l3.overall_misses::total                    58                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      4251500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data       586500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total          4838000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      4251500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data       586500                       # number of overall miss cycles
system.l3.overall_miss_latency::total         4838000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           64                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1323701                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1323765                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           64                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1323701                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1323765                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.796875                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.000005                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.000044                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.796875                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.000005                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.000044                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83362.745098                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83785.714286                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83413.793103                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83362.745098                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83785.714286                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83413.793103                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus_1.inst           51                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total                58                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           51                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total               58                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      3741500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data       516500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total      4258000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      3741500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data       516500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total      4258000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.796875                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.000005                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.000044                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.796875                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.000005                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.000044                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73362.745098                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73785.714286                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73413.793103                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73362.745098                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73785.714286                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73413.793103                       # average overall mshr miss latency
system.l3.replacements                              2                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1309                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1309                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1309                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1309                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       720809                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                720809                       # number of ReadExReq hits
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720809                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720809                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           13                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       602885                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             602898                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           51                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total               58                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      4251500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data       586500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total      4838000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           64                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       602892                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         602956                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.796875                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000012                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000096                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83362.745098                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 83785.714286                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 83413.793103                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           51                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total           58                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      3741500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data       516500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total      4258000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.796875                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000012                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73362.745098                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 73785.714286                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 73413.793103                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 58601.144055                       # Cycle average of tags in use
system.l3.tags.total_refs                    13376757                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     58614                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    228.217781                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks             80                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst      1654.002528                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     56819.002754                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data            1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    41.470388                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data     5.668385                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.001221                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.025238                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.866989                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000015                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000633                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.000086                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.894182                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         58612                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        58612                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.894348                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42381546                       # Number of tag accesses
system.l3.tags.data_accesses                 42381546                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            602956                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       722143                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          601628                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1309                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1309                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720809                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720809                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        602956                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3973917                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    130938112                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               2                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1325076                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.000869                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1325075    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1325076                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2046564500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1986302000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  58                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        41567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data         5705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 47272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        41567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        41567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data         5705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                47272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000052000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20285                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          58                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        58                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       776500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1864000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13387.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32137.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       12                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    58                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           46                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     80.695652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.731650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    34.225961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79           36     78.26%     78.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            8     17.39%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            2      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           46                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   3712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    3712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  121041190000                       # Total gap between requests
system.mem_ctrls.avgGap                  2086917068.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 41566.604839525688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 5705.220272091760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1636500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data       227500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32088.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    20.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               171360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              214200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6198644400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1157187780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29178962880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36535271700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.271814                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  75850905500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2622100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     54472750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               157080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                83490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              199920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6198644400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1163710290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29173470240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36536265420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.284469                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75836574500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2622100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     68803750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382794027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19545207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471505059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382794027                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165825                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19545207                       # number of overall hits
system.cpu.icache.overall_hits::total      1471505059                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           90                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1965                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1875                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           90                       # number of overall misses
system.cpu.icache.overall_misses::total          1965                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      7338500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7338500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      7338500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7338500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19545297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471507024                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19545297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471507024                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 81538.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3734.605598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 81538.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3734.605598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1427                       # number of writebacks
system.cpu.icache.writebacks::total              1427                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           64                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           64                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      5543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      5543000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5543000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86609.375000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86609.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86609.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86609.375000                       # average overall mshr miss latency
system.cpu.icache.replacements                   1427                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382794027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19545207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471505059                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           90                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1965                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      7338500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7338500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19545297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471507024                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 81538.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3734.605598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           64                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      5543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86609.375000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86609.375000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1939                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          758899.947396                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.336485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     3.654553                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.007138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11772058131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11772058131                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572869926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28812711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136588849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738271486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572869926                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28812711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136588849                       # number of overall hits
system.cpu.dcache.overall_hits::total       738271486                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6119819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2434196                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8866337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6119819                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312322                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2434196                       # number of overall misses
system.cpu.dcache.overall_misses::total       8866337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   8907370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  58386289863                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  67293660363                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   8907370500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  58386289863                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  67293660363                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139023045                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747137823                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139023045                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747137823                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011867                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011867                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28519.830495                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 23985.862216                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7589.792759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28519.830495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 23985.862216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7589.792759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       205958                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11945                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.242193                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3768556                       # number of writebacks
system.cpu.dcache.writebacks::total           3768556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       940685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       940685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       940685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       940685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       312322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1493511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1805833                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       312322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1493511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1805833                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8595048500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  41952734363                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50547782863                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8595048500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  41952734363                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50547782863                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27519.830495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 28090.006945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27991.393923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27519.830495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 28090.006945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27991.393923                       # average overall mshr miss latency
system.cpu.dcache.replacements                7902703                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423196343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21304849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99061741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543562933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3224303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       165550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1707762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5097615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4401345000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  35806626500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40207971500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100769503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548660548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26586.197523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 20966.988667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7887.604595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       939801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       939801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       165550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       767961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       933511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4235795000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20099504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24335299000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25586.197523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26172.558242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26068.572304                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149673583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194708553                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2895516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3768722                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4506025500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  22579663363                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27085688863                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30700.852342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 31082.883459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7186.969180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725550                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4359253500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  21853230363                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26212483863                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29700.852342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 30119.537403                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30049.091807                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993581                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746198550                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7903215                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.417088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   429.247832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    47.446035                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    35.299714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.838375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.092668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.068945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996454507                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996454507                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1138224686000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815094000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 185409592000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
