SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE speedgrade -1
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc6vlx130t
SET_PREFERENCE projectname coregen
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package ff1156
SET_PREFERENCE createndf false
SET_PREFERENCE designentry VHDL
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER component_name ibert
SET_PARAMETER sysclock_source_int X0Y0
SET_PARAMETER protocol_custom_1 Custom_1
SET_PARAMETER protocol_custom_2 Custom_2
SET_PARAMETER protocol_custom_3 Custom_3
SET_PARAMETER gt_naming_style XmYn
SET_PARAMETER check_refclk_sources_gt true
SET_PARAMETER protocol_quad_0 None
SET_PARAMETER protocol_quad_1 None
SET_PARAMETER protocol_quad_2 None
SET_PARAMETER protocol_quad_3 None
SET_PARAMETER protocol_quad_4 None
SET_PARAMETER board_config_settings User_Defined
SET_PARAMETER protocol_quad_5 None
SET_PARAMETER sysclk_io_pin_loc UNASSIGNED
SET_PARAMETER protocol_quad_6 None
SET_PARAMETER protocol_quad_7 None
SET_PARAMETER protocol_quad_8 None
SET_PARAMETER protocol_quad_9 None
SET_PARAMETER sysclk_frequency 100
SET_PARAMETER protocol_1 Name_Protocol
SET_PARAMETER sysclk_io_pin_std LVCMOS25
SET_PARAMETER protocol_2 Name_Protocol
SET_PARAMETER protocol_3 Name_Protocol
SET_PARAMETER rxrecclk_is_dif true
SET_PARAMETER protocol_gt_0 Custom_1_/_3.125_Gbps
SET_PARAMETER protocol_gt_1 None
SET_PARAMETER protocol_maxlinerate_1 3.125
SET_PARAMETER sysclk_frequency_int 156.25
SET_PARAMETER protocol_gt_2 None
SET_PARAMETER protocol_maxlinerate_2 3.125
SET_PARAMETER protocol_count 1
SET_PARAMETER protocol_gt_3 None
SET_PARAMETER protocol_maxlinerate_3 3.125
SET_PARAMETER refclk_source_quad_0 None
SET_PARAMETER select_mode gb
SET_PARAMETER refclk_source_quad_1 None
SET_PARAMETER refclk_source_quad_2 None
SET_PARAMETER refclk_source_quad_3 None
SET_PARAMETER refclk_source_quad_4 None
SET_PARAMETER refclk_source_quad_5 None
SET_PARAMETER refclk_source_quad_6 None
SET_PARAMETER refclk_source_quad_7 None
SET_PARAMETER target_design_platform User_Defined
SET_PARAMETER refclk_source_quad_8 None
SET_PARAMETER refclk_source_quad_9 None
SET_PARAMETER generate_bit_stream true
SET_PARAMETER add_rxrecclk_probes false
SET_PARAMETER enable_diff_term false
SET_PARAMETER rxrecclk_pin_location UNASSIGNED
SET_PARAMETER rxrecclk_gtx_location X0Y0
SET_PARAMETER check_refclk_sources true
SET_PARAMETER protocol_datawidth_1 20
SET_PARAMETER protocol_datawidth_2 20
SET_PARAMETER protocol_datawidth_3 20
SET_PARAMETER protocol_rxrefclk_frequency_1 156.25
SET_PARAMETER protocol_rxrefclk_frequency_2 156.25
SET_PARAMETER protocol_rxrefclk_frequency_3 156.25
SET_PARAMETER select_quad QUAD_112
SET_PARAMETER refclk_source_gt_0 MGTREFCLK1_112
SET_PARAMETER refclk_source_gt_1 None
SET_PARAMETER refclk_source_gt_2 None
SET_PARAMETER refclk_source_gt_3 None
SET_PARAMETER sysclk_mode_external true
SET_PARAMETER rxrecclk_pin_std LVDS_25
SET_PARAMETER refclk_source_quad_10 None
SET_PARAMETER refclk_source_quad_11 None
SET_PARAMETER refclk_source_quad_12 None
SET_PARAMETER gt_correct true
SET_PARAMETER refclk_source_quad_13 None
SET_PARAMETER refclk_source_quad_14 None
SET_PARAMETER refclk_source_quad_15 None
SET_PARAMETER protocol_quad_10 None
SET_PARAMETER protocol_gt_count_1 1
SET_PARAMETER protocol_quad_11 None
SET_PARAMETER protocol_gt_count_2 0
SET_PARAMETER protocol_quad_12 None
SET_PARAMETER protocol_gt_count_3 0
SET_PARAMETER protocol_quad_13 None
SET_PARAMETER protocol_quad_14 None
SET_PARAMETER protocol_quad_15 None
SET_PARAMETER disable_sysclk_buf false
SET_CORE_CLASS PSF
SET_CORE_PATH C:\Xilinx\14.5\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\
SET_CORE_GUIPATH C:\Xilinx\14.5\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\tooldata\coregen\gui\chipscope_ibert_virtex6_gtx.tcl
SET_CORE_NAME IBERT Virtex6 GTX (ChipScope Pro - IBERT)
SET_CORE_VERSION 2.06.a
SET_CORE_VLNV xilinx.com:ip:chipscope_ibert_virtex6_gtx:2.06.a
SET_CORE_DATASHEET C:\Xilinx\14.5\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\doc\chipscope_ibert_virtex6_gtx.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\doc\chipscope_ibert_virtex6_gtx.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\doc\html\change_log.html><Version Information>
