{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_pack.v@70:86@HdlStmProcess", "\n  // Single clock mode:\n  reg [6:0] sof_d = 7'b000;\n  // Use sof_d[2] for frame size of 4 beats\n  // Use sof_d[4,6] for frame size of 8 beats\n  always @(posedge clk) begin\n    if (ivalid) begin\n      sof_d <= {sof_d[5:0],sof};\n    end\n    if (ivalid &(sof_d[0] | sof_d[2] | sof_d[4] | sof_d[6])) begin\n      odata <= {idata_d,idata};\n    end\n    ovalid <= ivalid & (sof_d[0] | sof_d[2] | sof_d[4] | sof_d[6]);\n    osof <= ivalid & sof_d[0];\n  end\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[76, "    if (ivalid) begin\n"]], "Add": [[76, "    if (rst) begin\n"], [76, "      sof_d <= 7'b0;\n"], [76, "    end else if (ivalid) begin\n"]]}}