digraph "CFG for '_Z10normLogErriiPfS_' function" {
	label="CFG for '_Z10normLogErriiPfS_' function";

	Node0x4525830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = mul nsw i32 %21, %0\l  %23 = add nsw i32 %22, %13\l  %24 = icmp slt i32 %13, %0\l  %25 = icmp slt i32 %21, %1\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %49\l|{<s0>T|<s1>F}}"];
	Node0x4525830:s0 -> Node0x45293f0;
	Node0x4525830:s1 -> Node0x4529480;
	Node0x45293f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %1, %0\l  %29 = add nsw i32 %23, %28\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %2, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = fmul contract float %32, 2.000000e+00\l  %34 = tail call float @llvm.exp.f32(float %33)\l  %35 = sext i32 %23 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %3, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = fmul contract float %37, %37\l  %39 = getelementptr inbounds float, float addrspace(1)* %2, i64 %35\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %41 = fmul contract float %40, %40\l  %42 = fmul contract float %41, 5.000000e-01\l  %43 = fmul contract float %37, %40\l  %44 = fsub contract float %42, %43\l  %45 = tail call float @llvm.fma.f32(float %38, float 5.000000e-01, float %44)\l  %46 = fmul contract float %34, %45\l  store float %46, float addrspace(1)* %39, align 4, !tbaa !7\l  %47 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %48 = fsub contract float 0x3FED67F1C0000000, %47\l  store float %48, float addrspace(1)* %31, align 4, !tbaa !7\l  br label %49\l}"];
	Node0x45293f0 -> Node0x4529480;
	Node0x4529480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
