<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</text>
<text>Date: Wed Jan  4 07:36:31 2023
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</cell>
 <cell>(876, 82)</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</cell>
 <cell>15876</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</cell>
 <cell>(880, 82)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_gbs_1</cell>
 <cell>3951</cell>
</row>
<row>
 <cell>3</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</cell>
 <cell>(876, 81)</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</cell>
 <cell>3712</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</cell>
 <cell>(878, 81)</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y</cell>
 <cell>3616</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_GB0</cell>
 <cell>(879, 82)</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_gbs_1</cell>
 <cell>3064</cell>
</row>
<row>
 <cell>6</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0</cell>
 <cell>(864, 81)</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>2481</cell>
</row>
<row>
 <cell>7</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</cell>
 <cell>(867, 82)</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</cell>
 <cell>1327</cell>
</row>
<row>
 <cell>8</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(877, 81)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>1241</cell>
</row>
<row>
 <cell>9</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</cell>
 <cell>(868, 82)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y</cell>
 <cell>763</cell>
</row>
<row>
 <cell>10</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(879, 81)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
</row>
<row>
 <cell>11</cell>
 <cell>CLKINT_0/U0</cell>
 <cell>(867, 81)</cell>
 <cell>CLKINT_0/U0_Y</cell>
 <cell>1</cell>
</row>
<row>
 <cell>12</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</cell>
 <cell>(880, 81)</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>REF_CLK_0</cell>
 <cell>C2</cell>
 <cell>GPIO145PB2/CLKIN_S_2/CCC_SW_CLKIN_S_2/CCC_SW_PLL1_OUT0</cell>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>(72, 1)</cell>
 <cell>CLKINT_0/U0</cell>
 <cell>REF_CLK_0_ibuf/YIN</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</cell>
 <cell>(903, 199)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:Q</cell>
 <cell>(1294, 100)</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:Q</cell>
 <cell>(911, 166)</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE_net</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/ImCr:Q</cell>
 <cell>(1132, 127)</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_GB0</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/MSC_net_4</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/ImCr:Q</cell>
 <cell>(1132, 127)</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/MSC_net_4</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</cell>
 <cell>(903, 199)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>7</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD:Q</cell>
 <cell>(1332, 211)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD_Q</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK</cell>
 <cell>(368, 2)</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0_RCOSC_160MHZ_CLK_DIV</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK</cell>
 <cell>(1602, 158)</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</cell>
 <cell>PCIe_EP_0/PCIe_TX_PLL_0_CLK_125</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>(1596, 215)</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>(1596, 215)</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>REF_CLK_0</cell>
 <cell>C2</cell>
 <cell>GPIO145PB2/CLKIN_S_2/CCC_SW_CLKIN_S_2/CCC_SW_PLL1_OUT0</cell>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>(72, 1)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 5)</cell>
 <cell>REF_CLK_0_ibuf/YIN</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(1596, 215)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</cell>
 <cell>(876, 82)</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</cell>
 <cell>15876</cell>
 <cell>1</cell>
 <cell>(1309, 66)</cell>
 <cell>147</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1309, 96)</cell>
 <cell>1778</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1309, 123)</cell>
 <cell>2078</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1309, 150)</cell>
 <cell>2174</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1309, 177)</cell>
 <cell>2641</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1309, 204)</cell>
 <cell>1965</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1315, 39)</cell>
 <cell>21</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1315, 66)</cell>
 <cell>895</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1315, 96)</cell>
 <cell>1569</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1315, 123)</cell>
 <cell>1356</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1315, 150)</cell>
 <cell>490</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1315, 177)</cell>
 <cell>586</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1315, 204)</cell>
 <cell>176</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</cell>
 <cell>(880, 82)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_gbs_1</cell>
 <cell>3951</cell>
 <cell>1</cell>
 <cell>(1309, 97)</cell>
 <cell>435</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1309, 124)</cell>
 <cell>436</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1309, 151)</cell>
 <cell>936</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1309, 178)</cell>
 <cell>1005</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1309, 205)</cell>
 <cell>1053</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1315, 178)</cell>
 <cell>39</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1315, 205)</cell>
 <cell>47</cell>
</row>
<row>
 <cell>3</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</cell>
 <cell>(876, 81)</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</cell>
 <cell>3712</cell>
 <cell>1</cell>
 <cell>(1308, 66)</cell>
 <cell>34</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1308, 96)</cell>
 <cell>472</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1308, 123)</cell>
 <cell>385</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1308, 150)</cell>
 <cell>756</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1308, 177)</cell>
 <cell>240</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1314, 66)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1314, 96)</cell>
 <cell>167</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1314, 123)</cell>
 <cell>737</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1314, 150)</cell>
 <cell>353</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1314, 177)</cell>
 <cell>507</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1314, 204)</cell>
 <cell>31</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</cell>
 <cell>(878, 81)</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y</cell>
 <cell>3616</cell>
 <cell>1</cell>
 <cell>(1309, 68)</cell>
 <cell>113</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1309, 98)</cell>
 <cell>428</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1309, 125)</cell>
 <cell>339</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1309, 152)</cell>
 <cell>129</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1309, 179)</cell>
 <cell>51</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1315, 41)</cell>
 <cell>21</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1315, 68)</cell>
 <cell>839</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1315, 98)</cell>
 <cell>1211</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1315, 125)</cell>
 <cell>386</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1315, 152)</cell>
 <cell>99</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_GB0</cell>
 <cell>(879, 82)</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_gbs_1</cell>
 <cell>3064</cell>
 <cell>1</cell>
 <cell>(1313, 98)</cell>
 <cell>425</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1313, 125)</cell>
 <cell>796</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1313, 152)</cell>
 <cell>333</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1313, 179)</cell>
 <cell>1218</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1313, 206)</cell>
 <cell>266</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1319, 152)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1319, 179)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1319, 206)</cell>
 <cell>24</cell>
</row>
<row>
 <cell>6</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0</cell>
 <cell>(864, 81)</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>2481</cell>
 <cell>1</cell>
 <cell>(438, 96)</cell>
 <cell>147</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(438, 123)</cell>
 <cell>517</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(438, 150)</cell>
 <cell>555</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(438, 177)</cell>
 <cell>583</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(438, 204)</cell>
 <cell>679</cell>
</row>
<row>
 <cell>7</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</cell>
 <cell>(867, 82)</cell>
 <cell>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</cell>
 <cell>1327</cell>
 <cell>1</cell>
 <cell>(443, 98)</cell>
 <cell>147</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(443, 125)</cell>
 <cell>512</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(443, 152)</cell>
 <cell>518</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(443, 179)</cell>
 <cell>148</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(443, 206)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>8</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(877, 81)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>1241</cell>
 <cell>1</cell>
 <cell>(1311, 96)</cell>
 <cell>21</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1311, 150)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1317, 123)</cell>
 <cell>90</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1317, 150)</cell>
 <cell>628</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1317, 177)</cell>
 <cell>488</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1317, 204)</cell>
 <cell>5</cell>
</row>
<row>
 <cell>9</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</cell>
 <cell>(868, 82)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y</cell>
 <cell>763</cell>
 <cell>1</cell>
 <cell>(439, 178)</cell>
 <cell>100</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(439, 205)</cell>
 <cell>663</cell>
</row>
<row>
 <cell>10</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(879, 81)</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
 <cell>1</cell>
 <cell>(1312, 206)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1318, 206)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>CLKINT_0/U0</cell>
 <cell>(867, 81)</cell>
 <cell>CLKINT_0/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(436, 14)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>12</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</cell>
 <cell>(880, 81)</cell>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(1314, 151)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>3</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>24</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>96</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>2453</cell>
</row>
</table>
<text></text>
</section>
</doc>
