{
  "module_name": "uncore-io.json",
  "hash_id": "2324d2caa49d3bc3904106bf34beb9baefeaa4f1a914785d3b75b6e6ea4f816e",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/skylakex/uncore-io.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO. Derived from unc_iio_data_req_of_cpu.mem_read.part0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"LLC_MISSES.PCIE_READ\",\n        \"FCMask\": \"0x07\",\n        \"Filter\": \"ch_mask=0x1f\",\n        \"MetricExpr\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3\",\n        \"MetricName\": \"LLC_MISSES.PCIE_READ\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"ScaleUnit\": \"4Bytes\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO. Derived from unc_iio_data_req_of_cpu.mem_write.part0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"LLC_MISSES.PCIE_WRITE\",\n        \"FCMask\": \"0x07\",\n        \"Filter\": \"ch_mask=0x1f\",\n        \"MetricExpr\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"MetricName\": \"LLC_MISSES.PCIE_WRITE\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"ScaleUnit\": \"4Bytes\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Clockticks of the IIO Traffic Controller\",\n        \"EventCode\": \"0x1\",\n        \"EventName\": \"UNC_IIO_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts clockticks of the 1GHz trafiic controller clock in the IIO unit.\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 0-3\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS\",\n        \"FCMask\": \"0x4\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x0f\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 0\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0\",\n        \"FCMask\": \"0x4\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 1\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1\",\n        \"FCMask\": \"0x4\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 2\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2\",\n        \"FCMask\": \"0x4\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 3\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3\",\n        \"FCMask\": \"0x4\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts; Port 0\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.PORT0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts; Port 1\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.PORT1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts; Port 2\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.PORT2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts; Port 3\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.PORT3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer occupancy of completions with data: Part 0-3\",\n        \"EventCode\": \"0xD5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer occupancy of completions with data: Part 0\",\n        \"EventCode\": \"0xD5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer occupancy of completions with data: Part 1\",\n        \"EventCode\": \"0xD5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer occupancy of completions with data: Part 2\",\n        \"EventCode\": \"0xD5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer occupancy of completions with data: Part 3\",\n        \"EventCode\": \"0xD5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part0\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part0. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part1. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part2\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part2. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for 4 bytes made by the CPU to IIO Part3\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part3. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part0 by the CPU\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part0 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part1 by the CPU\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part1 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part2 by the CPU\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part2 by  a unit on the main die (generally a core) or by another IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of 4 bytes made to IIO Part3 by the CPU\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part3 by  a unit on the main die (generally a core) or by another IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part0\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part0. Does not include requests made by the same IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part1. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part2\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part2. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part3\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part3. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part0 by a different IIO unit\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part0 by a different IIO unit. Does not include requests made by the same IIO unit.  In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part1 by a different IIO unit\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part1 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part2 by a different IIO unit\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part2 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made to IIO Part3 by a different IIO unit\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part3 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU; Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests initiated by the main die to the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by IIO Part1 to a unit on the main die (generally memory). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 2\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by IIO Part2 to a unit on the main die (generally memory). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 3\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every read request for 4 bytes of data made by IIO Part3 to a unit on the main die (generally memory). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made by IIO Part1 to a unit on the main die (generally memory). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 2\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made by IIO Part2 to a unit on the main die (generally memory). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 3\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every write request of 4 bytes of data made by IIO Part3 to a unit on the main die (generally memory). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every peer to peer read request for 4 bytes of data made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by IIO Part1 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every peer to peer read request for 4 bytes of data made by IIO Part1 to the MMIO space of an IIO target. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by IIO Part2 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every peer to peer read request for 4 bytes of data made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for 4 bytes made by IIO Part3 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every peer to peer read request for 4 bytes of data made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made by IIO Part1 to the MMIO space of an IIO target. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every peer to peer write request of 4 bytes of data made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU; Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number of double word (4 bytes) requests the attached device made of the main die.; VTd - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num Link  Correctable Errors\",\n        \"EventCode\": \"0xF\",\n        \"EventName\": \"UNC_IIO_LINK_NUM_CORR_ERR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num Link Retries\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UNC_IIO_LINK_NUM_RETRIES\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number packets that passed the Mask/Match Filter\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus; Non-PCIE bus\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus; Non-PCIE bus and PCIE bus\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus; Non-PCIE bus and !(PCIE bus)\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus; PCIE bus\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus; !(Non-PCIE bus) and PCIE bus\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.NOT_BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.NOT_BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus; Non-PCIE bus\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus; Non-PCIE bus and PCIE bus\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus; Non-PCIE bus and !(PCIE bus)\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus; PCIE bus\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus; !(Non-PCIE bus) and PCIE bus\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.NOT_BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus; !(Non-PCIE bus) and !(PCIE bus)\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.NOT_BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Counting disabled\",\n        \"EventName\": \"UNC_IIO_NOTHING\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMIC.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMIC.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMIC.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMIC.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMIC.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMIC.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMICCMP.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMICCMP.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMICCMP.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.ATOMICCMP.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.ATOMICCMP.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MSG.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MSG.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MSG.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MSG.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MSG.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MSG.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MSG.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MSG.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MSG.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MSG.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.MSG.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.MSG.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_IN.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.CFG_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.IO_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_PAYLOAD_BYTES_OUT.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Symbol Times on Link\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_IIO_SYMBOL_TIMES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMIC.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMIC.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMIC.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMIC.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMIC.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMIC.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMICCMP.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMICCMP.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMICCMP.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.ATOMICCMP.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MSG.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MSG.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MSG.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MSG.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MSG.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.MSG.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_IN.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.CFG_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.IO_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_READ.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_READ.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_READ.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_READ.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_READ.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_READ.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x8\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.VTD0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.VTD1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_OUT.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x7\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part0\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part0. In the general case, part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part1. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part2\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part2. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by the CPU to IIO Part3\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part3. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part0 by the CPU\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part0 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part1 by the CPU\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part1 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part2 by the CPU\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part2 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made to IIO Part3 by the CPU\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part3 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part0\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part0. Does not include requests made by the same IIO unit. In the general case, part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part1\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part1. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part2\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part2. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part3\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part3. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made to IIO Part0 by a different IIO unit\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part0 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made to IIO Part1 by a different IIO unit\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part1 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made to IIO Part2 by a different IIO unit\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part2 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made to IIO Part3 by a different IIO unit\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part3 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU; Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.; VTd - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMICCMP.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMICCMP.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMICCMP.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Completion of atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMICCMP.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by IIO Part0 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is  made by IIO Part1 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by IIO Part1 to a unit on the main die (generally memory). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by IIO Part2 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by IIO Part2 to a unit on the main die (generally memory). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Read request for up to a 64 byte transaction is made by IIO Part3 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every read request for up to a 64 byte transaction of data made by IIO Part3 to a unit on the main die (generally memory). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part0 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part1 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made by IIO Part1 to a unit on the main die (generally memory). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part2 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made by IIO Part2 to a unit on the main die (generally memory). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Write request of up to a 64 byte transaction is made by IIO Part3 to Memory\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every write request of up to a 64 byte transaction of data made by IIO Part3 to a unit on the main die (generally memory). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request of up to a 64 byte transaction is made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request of up to a 64 byte transaction is made by IIO Part1 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part1 to the MMIO space of an IIO target. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request of up to a 64 byte transaction is made by IIO Part2 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer read request of up to a 64 byte transaction is made by IIO Part3 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made by IIO Part0 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made by IIO Part1 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part1 to the MMIO space of an IIO target.In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made by IIO Part2 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Peer to peer write request of up to a 64 byte transaction is made by IIO Part3 to an IIO target\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to  any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.VTD0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU; Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.VTD1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.; VTd - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; context cache miss\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.CTXT_MISS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; L1 miss\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.L1_MISS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; L2 miss\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.L2_MISS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; L3 miss\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.L3_MISS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; Vtd hit\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.L4_PAGE_HIT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; TLB miss\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.TLB1_MISS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; TLB is full\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.TLB_FULL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Access; TLB miss\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_VTD_ACCESS.TLB_MISS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"VTd Occupancy\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_VTD_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}