Analysis & Elaboration report for finalproject
Thu May 02 02:47:01 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Thu May 02 02:47:01 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; finalproject                                ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; toplevel           ; finalproject       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu May 02 02:46:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/vga_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: toplevel File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shotkeeper.sv
    Info (12023): Found entity 1: shotKeeper File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/shotKeeper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scorekeeper.sv
    Info (12023): Found entity 1: scoreKeeper File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/scoreKeeper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_display.sv
    Info (12023): Found entity 1: score_display File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/score_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_32.sv
    Info (12023): Found entity 1: reg_32 File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/Reg_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random.sv
    Info (12023): Found entity 1: random File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/random.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file palette.sv
    Info (12023): Found entity 1: paletteROM File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/palette.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file numbersrom.sv
    Info (12023): Found entity 1: numbersROM File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/numbersROM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: hexdriver File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/hexdriver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file getcoordinates.sv
    Info (12023): Found entity 1: getCoordinates File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/getCoordinates.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file get_index.sv
    Info (12023): Found entity 1: get_index File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/get_index.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file duckrom.sv
    Info (12023): Found entity 1: duckROM File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/duckROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file duck.sv
    Info (12023): Found entity 1: duck File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/duck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dogrom.sv
    Info (12023): Found entity 1: dogROM File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dogROM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dog.sv
    Info (12023): Found entity 1: dog File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dog.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file dmux.sv
    Info (12023): Found entity 1: dmux1_16 File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dmux.sv Line: 1
    Info (12023): Found entity 2: dmux1_9 File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dmux.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file cursor.sv
    Info (12023): Found entity 1: cursor File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/cursor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/control.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file birdkeeper.sv
    Info (12023): Found entity 1: birdKeeper File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/birdKeeper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/ball.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file backgroundrom.sv
    Info (12023): Found entity 1: backgroundROM File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/backgroundROM.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(72): created implicit net for "ducky_y" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 72
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(77): created implicit net for "Reset" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 77
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(77): created implicit net for "frame_clk" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 77
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at toplevel.sv(23): object "Button2_h" assigned a value but never read File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at toplevel.sv(23): object "Button3_h" assigned a value but never read File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 23
Warning (10030): Net "Reset" at toplevel.sv(77) has no driver or initial value, using a default initial value '0' File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 77
Warning (10030): Net "frame_clk" at toplevel.sv(77) has no driver or initial value, using a default initial value '0' File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 77
Info (12128): Elaborating entity "control" for hierarchy "control:gamecontroller" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 55
Info (12128): Elaborating entity "shotKeeper" for hierarchy "shotKeeper:shotshandler" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 58
Info (12128): Elaborating entity "reg_32" for hierarchy "shotKeeper:shotshandler|reg_32:shots" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/shotKeeper.sv Line: 33
Info (12128): Elaborating entity "scoreKeeper" for hierarchy "scoreKeeper:scorehandler" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 61
Info (12128): Elaborating entity "birdKeeper" for hierarchy "birdKeeper:birdhandler" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 64
Info (12128): Elaborating entity "duck" for hierarchy "duck:duck_instance" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 72
Warning (10036): Verilog HDL or VHDL warning at duck.sv(35): object "Duck_Y_Size" assigned a value but never read File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/duck.sv Line: 35
Info (12128): Elaborating entity "random" for hierarchy "duck:duck_instance|random:seed_generator" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/duck.sv Line: 43
Info (12128): Elaborating entity "mux2_1" for hierarchy "duck:duck_instance|mux2_1:duckypicker" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/duck.sv Line: 63
Info (12128): Elaborating entity "dog" for hierarchy "dog:dog_instance" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 75
Warning (10240): Verilog HDL Always Construct warning at dog.sv(61): inferring latch(es) for variable "dog_duck", which holds its previous value in one or more paths through the always construct File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dog.sv Line: 61
Warning (10240): Verilog HDL Always Construct warning at dog.sv(61): inferring latch(es) for variable "dog_start", which holds its previous value in one or more paths through the always construct File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dog.sv Line: 61
Error (10166): SystemVerilog RTL Coding error at dog.sv(61): always_comb construct does not infer purely combinational logic. File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dog.sv Line: 61
Info (10041): Inferred latch for "dog_start" at dog.sv(88) File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dog.sv Line: 88
Info (10041): Inferred latch for "dog_duck" at dog.sv(88) File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dog.sv Line: 88
Error (12152): Can't elaborate user hierarchy "dog:dog_instance" File: C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv Line: 75
Info (144001): Generated suppressed messages file C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/finalproject.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 11 warnings
    Error: Peak virtual memory: 4759 megabytes
    Error: Processing ended: Thu May 02 02:47:01 2019
    Error: Elapsed time: 00:00:20
    Error: Total CPU time (on all processors): 00:00:44


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/finalproject.map.smsg.


