INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sim_1/new/tb_Digital_Clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Digital_Clock
