

================================================================
== Synthesis Summary Report of 'triangular'
================================================================
+ General Information: 
    * Date:           Tue Apr 25 20:30:59 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        triangular
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |                 Modules                 | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |            |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |+ triangular                             |     -|  0.30|        -|       -|         -|        -|     -|        no|     -|  4 (~0%)|  1058 (~0%)|  865 (~0%)|    -|
    | o VITIS_LOOP_8_1                        |     -|  3.65|        -|       -|         -|        -|     -|        no|     -|        -|           -|          -|    -|
    |  + triangular_Pipeline_VITIS_LOOP_10_2  |     -|  0.30|        -|       -|         -|        -|     -|        no|     -|  4 (~0%)|   638 (~0%)|  433 (~0%)|    -|
    |   o VITIS_LOOP_10_2                     |    II|  3.65|        -|       -|        13|        6|     -|       yes|     -|        -|           -|          -|    -|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 14       |
| A_address1 | 14       |
| A_d0       | 32       |
| A_q0       | 32       |
| A_q1       | 32       |
| x_address0 | 7        |
| x_q0       | 32       |
+------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | in        | int*     |
| A        | inout     | int*     |
| n        | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_q0         | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| n        | n            | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+------------+-----+--------+---------+
| + triangular                           | 4   |        |            |     |        |         |
|   i_fu_97_p2                           | -   |        | i          | add | fabric | 0       |
|   add_ln8_fu_113_p2                    | -   |        | add_ln8    | add | fabric | 0       |
|   add_ln8_1_fu_152_p2                  | -   |        | add_ln8_1  | add | fabric | 0       |
|   add_ln8_2_fu_190_p2                  | -   |        | add_ln8_2  | add | fabric | 0       |
|   ap_return                            | -   |        | add_ln15   | add | fabric | 0       |
|  + triangular_Pipeline_VITIS_LOOP_10_2 | 4   |        |            |     |        |         |
|    mul_mul_14s_7ns_14_4_1_U2           | 1   |        | mul_ln11_1 | mul | dsp48  | 3       |
|    add_ln11_fu_138_p2                  | -   |        | add_ln11   | add | fabric | 0       |
|    add_ln11_1_fu_142_p2                | -   |        | add_ln11_1 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U1               | 3   |        | mul_ln11   | mul | auto   | 4       |
|    sub_ln11_fu_210_p2                  | -   |        | sub_ln11   | sub | fabric | 0       |
|    add_ln10_fu_187_p2                  | -   |        | add_ln10   | add | fabric | 0       |
+----------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

