$hdl_spec = {
    # List of specific VERILOG source files
    -vlog_files => [
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_divider2.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_and.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_buf.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_and.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_and_en.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_buf.sv",
        "source/lib764/g1i_210h_50pp/lvt/CTECH_lib764_g1i_210h_50pp_lvt_rtl_lib_top.vs",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_divider2_rstb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_ffb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_ffb_rstb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_gate_and.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_gate_or.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_gate_te.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_gate_te_rstb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_inv.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_mux_2to1.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_nand.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_nand_en.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_nor.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_nor_en.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_or.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_clk_or_en.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_doublesync.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_doublesync_rst.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_doublesync_rstb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_doublesync_set.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_doublesync_setb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_inv.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_latch.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_latch_p.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_msff_async_rstb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_msff_async_setb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_mux_2to1.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_nand.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_nor.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_or.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_triplesync.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_triplesync_rst.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_triplesync_rstb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_triplesync_set.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_triplesync_setb.sv",
        "source/lib764/g1i_210h_50pp/lvt/ctech_lib_xor.sv",
    ],

    # List of include directories ( corresponds with the VLOG '+incdir+' parameter)
    -vlog_incdirs => [
    ],

    # Arbitrary VLOG options
    -vlog_opts => [ '-sverilog', '-timescale=1ps/1ps' ],

    # List of specific VHDL source files
    -vhdl_files => [
    ],

    # Arbitrary VCOM options
    -vcom_opts => '',


 };
