\hypertarget{group___r_c_c___group3}{}\section{Peripheral clocks configuration functions}
\label{group___r_c_c___group3}\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}


Peripheral clocks configuration functions.  


\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___r_c_c___group3_ga1473d8a5a020642966359611c44181b0}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga9802f84846df2cea8e369234ed13b159}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the R\+TC clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga6c56f8529988fcc8f4dbffbc1bab27d0}{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+S\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga80c89116820d48bb38db2e7d5e5a49b9}{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_gaadffedbd87e796f01d9776b8ee01ff5e}{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B2 peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga4eb8c119f2e9bf2bd2e042d27f151338}{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_gaee7cc5d73af7fe1986fceff8afd3973e}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed A\+PB (A\+P\+B1) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga56ff55caf8d835351916b40dd030bc87}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed A\+PB (A\+P\+B2) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_gaa7c450567f4731d4f0615f63586cad86}{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B1 peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_gafb119d6d1955d1b8c361e8140845ac5a}{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B2 peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_gaee44f159a1ca9ebdd7117bff387cd592}{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B3 peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed A\+PB (A\+P\+B1) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed A\+PB (A\+P\+B2) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga5cd0d5adbc7496d7005b208bd19ce255}{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga1ac5bb9676ae9b48e50d6a95de922ce3}{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga4e1df07cdfd81c068902d9d35fcc3911}{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga84dd64badb84768cbcf19e241cadff50}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___group3_ga30365b9e0b4c5d7e98c2675c862ddd7e}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Peripheral clocks configuration functions. 

\begin{DoxyVerb} ===============================================================================
                   Peripheral clocks configuration functions
 ===============================================================================  

  This section provide functions allowing to configure the Peripheral clocks. 
  
  1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
     
  2. After restart from Reset or wakeup from STANDBY, all peripherals are off
     except internal SRAM, Flash and JTAG. Before to start using a peripheral you
     have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
     , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.

  3. To reset the peripherals configuration (to the default state after device reset)
     you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
     RCC_APB1PeriphResetCmd() functions.
     
  4. To further reduce power consumption in SLEEP mode the peripheral clocks can
     be disabled prior to executing the WFI or WFE instructions. You can do this
     using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
     RCC_APB1PeriphClockLPModeCmd() functions.  \end{DoxyVerb}
 

\subsection{Function Documentation}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)}{RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B1\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga80c89116820d48bb38db2e7d5e5a49b9}{}\label{group___r_c_c___group3_ga80c89116820d48bb38db2e7d5e5a49b9}


Enables or disables the A\+H\+B1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OA\+: G\+P\+I\+OA clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OB\+: G\+P\+I\+OB clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OC\+: G\+P\+I\+OC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OD\+: G\+P\+I\+OD clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OE\+: G\+P\+I\+OE clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OF\+: G\+P\+I\+OF clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OI\+: G\+P\+I\+OI clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+RC\+: C\+RC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+B\+K\+P\+S\+R\+AM\+: B\+K\+P\+S\+R\+AM interface clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+EN C\+CM data R\+AM interface clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A1\+: D\+M\+A1 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A2\+: D\+M\+A2 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+AC\+: Ethernet M\+AC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Tx\+: Ethernet Transmission clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Rx\+: Ethernet Reception clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+P\+TP\+: Ethernet P\+TP clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+HS\+: U\+SB O\+TG HS clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+PI\+: U\+SB O\+TG HS U\+L\+PI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)}{RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B1\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga5cd0d5adbc7496d7005b208bd19ce255}{}\label{group___r_c_c___group3_ga5cd0d5adbc7496d7005b208bd19ce255}


Enables or disables the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OA\+: G\+P\+I\+OA clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OB\+: G\+P\+I\+OB clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OC\+: G\+P\+I\+OC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OD\+: G\+P\+I\+OD clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OE\+: G\+P\+I\+OE clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OF\+: G\+P\+I\+OF clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OI\+: G\+P\+I\+OI clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+RC\+: C\+RC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+B\+K\+P\+S\+R\+AM\+: B\+K\+P\+S\+R\+AM interface clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A1\+: D\+M\+A1 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A2\+: D\+M\+A2 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+AC\+: Ethernet M\+AC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Tx\+: Ethernet Transmission clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Rx\+: Ethernet Reception clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+P\+TP\+: Ethernet P\+TP clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+HS\+: U\+SB O\+TG HS clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+PI\+: U\+SB O\+TG HS U\+L\+PI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)}{RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B1\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_gaa7c450567f4731d4f0615f63586cad86}{}\label{group___r_c_c___group3_gaa7c450567f4731d4f0615f63586cad86}


Forces or releases A\+H\+B1 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B1\+Periph} & specifies the A\+H\+B1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OA\+: G\+P\+I\+OA clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OB\+: G\+P\+I\+OB clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OC\+: G\+P\+I\+OC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OD\+: G\+P\+I\+OD clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OE\+: G\+P\+I\+OE clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OF\+: G\+P\+I\+OF clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OI\+: G\+P\+I\+OI clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+RC\+: C\+RC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A1\+: D\+M\+A1 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A2\+: D\+M\+A2 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+AC\+: Ethernet M\+AC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+HS\+: U\+SB O\+TG HS clock\end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)}{RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B2\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_gaadffedbd87e796f01d9776b8ee01ff5e}{}\label{group___r_c_c___group3_gaadffedbd87e796f01d9776b8ee01ff5e}


Enables or disables the A\+H\+B2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+D\+C\+MI\+: D\+C\+MI clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+C\+R\+YP\+: C\+R\+YP clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+H\+A\+SH\+: H\+A\+SH clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+R\+NG\+: R\+NG clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+O\+T\+G\+\_\+\+FS\+: U\+SB O\+TG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)}{RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B2\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga1ac5bb9676ae9b48e50d6a95de922ce3}{}\label{group___r_c_c___group3_ga1ac5bb9676ae9b48e50d6a95de922ce3}


Enables or disables the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+D\+C\+MI\+: D\+C\+MI clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+C\+R\+YP\+: C\+R\+YP clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+H\+A\+SH\+: H\+A\+SH clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+R\+NG\+: R\+NG clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+O\+T\+G\+\_\+\+FS\+: U\+SB O\+TG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)}{RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B2\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_gafb119d6d1955d1b8c361e8140845ac5a}{}\label{group___r_c_c___group3_gafb119d6d1955d1b8c361e8140845ac5a}


Forces or releases A\+H\+B2 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B2\+Periph} & specifies the A\+H\+B2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+D\+C\+MI\+: D\+C\+MI clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+C\+R\+YP\+: C\+R\+YP clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+H\+A\+SH\+: H\+A\+SH clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+R\+NG\+: R\+NG clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+O\+T\+G\+\_\+\+FS\+: U\+SB O\+TG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)}{RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B3\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga4eb8c119f2e9bf2bd2e042d27f151338}{}\label{group___r_c_c___group3_ga4eb8c119f2e9bf2bd2e042d27f151338}


Enables or disables the A\+H\+B3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B3 peripheral to gates its clock. This parameter must be\+: R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+\_\+\+F\+S\+MC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)}{RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B3\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga4e1df07cdfd81c068902d9d35fcc3911}{}\label{group___r_c_c___group3_ga4e1df07cdfd81c068902d9d35fcc3911}


Enables or disables the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B3 peripheral to gates its clock. This parameter must be\+: R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+\_\+\+F\+S\+MC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)}{RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B3\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_gaee44f159a1ca9ebdd7117bff387cd592}{}\label{group___r_c_c___group3_gaee44f159a1ca9ebdd7117bff387cd592}


Forces or releases A\+H\+B3 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B3\+Periph} & specifies the A\+H\+B3 peripheral to reset. This parameter must be\+: R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+\_\+\+F\+S\+MC \\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)}{RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B1\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_gaee7cc5d73af7fe1986fceff8afd3973e}{}\label{group___r_c_c___group3_gaee7cc5d73af7fe1986fceff8afd3973e}


Enables or disables the Low Speed A\+PB (A\+P\+B1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B1\+Periph} & specifies the A\+P\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2\+: T\+I\+M2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3\+: T\+I\+M3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4\+: T\+I\+M4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5\+: T\+I\+M5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6\+: T\+I\+M6 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7\+: T\+I\+M7 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12\+: T\+I\+M12 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13\+: T\+I\+M13 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14\+: T\+I\+M14 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG\+: W\+W\+DG clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2\+: S\+P\+I2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3\+: S\+P\+I3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2\+: U\+S\+A\+R\+T2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3\+: U\+S\+A\+R\+T3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4\+: U\+A\+R\+T4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5\+: U\+A\+R\+T5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1\+: C\+A\+N1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2\+: C\+A\+N2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR\+: P\+WR clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC\+: D\+AC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)}{RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B1\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga84dd64badb84768cbcf19e241cadff50}{}\label{group___r_c_c___group3_ga84dd64badb84768cbcf19e241cadff50}


Enables or disables the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B1\+Periph} & specifies the A\+P\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2\+: T\+I\+M2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3\+: T\+I\+M3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4\+: T\+I\+M4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5\+: T\+I\+M5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6\+: T\+I\+M6 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7\+: T\+I\+M7 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12\+: T\+I\+M12 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13\+: T\+I\+M13 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14\+: T\+I\+M14 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG\+: W\+W\+DG clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2\+: S\+P\+I2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3\+: S\+P\+I3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2\+: U\+S\+A\+R\+T2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3\+: U\+S\+A\+R\+T3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4\+: U\+A\+R\+T4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5\+: U\+A\+R\+T5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1\+: C\+A\+N1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2\+: C\+A\+N2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR\+: P\+WR clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC\+: D\+AC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)}{RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B1\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{}\label{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}


Forces or releases Low Speed A\+PB (A\+P\+B1) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B1\+Periph} & specifies the A\+P\+B1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2\+: T\+I\+M2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3\+: T\+I\+M3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4\+: T\+I\+M4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5\+: T\+I\+M5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6\+: T\+I\+M6 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7\+: T\+I\+M7 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12\+: T\+I\+M12 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13\+: T\+I\+M13 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14\+: T\+I\+M14 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG\+: W\+W\+DG clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2\+: S\+P\+I2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3\+: S\+P\+I3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2\+: U\+S\+A\+R\+T2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3\+: U\+S\+A\+R\+T3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4\+: U\+A\+R\+T4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5\+: U\+A\+R\+T5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1\+: C\+A\+N1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2\+: C\+A\+N2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR\+: P\+WR clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC\+: D\+AC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)}{RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B2\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga56ff55caf8d835351916b40dd030bc87}{}\label{group___r_c_c___group3_ga56ff55caf8d835351916b40dd030bc87}


Enables or disables the High Speed A\+PB (A\+P\+B2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B2\+Periph} & specifies the A\+P\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1\+: T\+I\+M1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8\+: T\+I\+M8 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1\+: U\+S\+A\+R\+T1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T6\+: U\+S\+A\+R\+T6 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1\+: A\+D\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2\+: A\+D\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3\+: A\+D\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+D\+IO\+: S\+D\+IO clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1\+: S\+P\+I1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+Y\+S\+C\+FG\+: S\+Y\+S\+C\+FG clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9\+: T\+I\+M9 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10\+: T\+I\+M10 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11\+: T\+I\+M11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)}{RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B2\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga30365b9e0b4c5d7e98c2675c862ddd7e}{}\label{group___r_c_c___group3_ga30365b9e0b4c5d7e98c2675c862ddd7e}


Enables or disables the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B2\+Periph} & specifies the A\+P\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1\+: T\+I\+M1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8\+: T\+I\+M8 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1\+: U\+S\+A\+R\+T1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T6\+: U\+S\+A\+R\+T6 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1\+: A\+D\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2\+: A\+D\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3\+: A\+D\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+D\+IO\+: S\+D\+IO clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1\+: S\+P\+I1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+Y\+S\+C\+FG\+: S\+Y\+S\+C\+FG clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9\+: T\+I\+M9 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10\+: T\+I\+M10 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11\+: T\+I\+M11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd(uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)}{RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B2\+Periph, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{}\label{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}


Forces or releases High Speed A\+PB (A\+P\+B2) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B2\+Periph} & specifies the A\+P\+B2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1\+: T\+I\+M1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8\+: T\+I\+M8 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1\+: U\+S\+A\+R\+T1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T6\+: U\+S\+A\+R\+T6 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1\+: A\+D\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2\+: A\+D\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3\+: A\+D\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+D\+IO\+: S\+D\+IO clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1\+: S\+P\+I1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+Y\+S\+C\+FG\+: S\+Y\+S\+C\+FG clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9\+: T\+I\+M9 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10\+: T\+I\+M10 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11\+: T\+I\+M11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+Backup\+Reset\+Cmd@{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd@{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd(\+Functional\+State New\+State)}{RCC_BackupResetCmd(FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+Backup\+Reset\+Cmd (
\begin{DoxyParamCaption}
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}{}\label{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}


Forces or releases the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the R\+TC peripheral (including the backup registers) and the R\+TC clock source selection in R\+C\+C\+\_\+\+C\+SR register. 

The B\+K\+P\+S\+R\+AM is not affected by this reset. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Backup domain reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config}}
\index{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config(uint32\+\_\+t R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source)}{RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga6c56f8529988fcc8f4dbffbc1bab27d0}{}\label{group___r_c_c___group3_ga6c56f8529988fcc8f4dbffbc1bab27d0}


Configures the I2S clock source (I2\+S\+C\+LK). 

\begin{DoxyNote}{Note}
This function must be called before enabling the I2S A\+PB clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source} & specifies the I2S clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2S clock used as I2S clock source \item R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+Ext\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as I2S clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd}}
\index{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd(\+Functional\+State New\+State)}{RCC_RTCCLKCmd(FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd (
\begin{DoxyParamCaption}
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga9802f84846df2cea8e369234ed13b159}{}\label{group___r_c_c___group3_ga9802f84846df2cea8e369234ed13b159}


Enables or disables the R\+TC clock. 

\begin{DoxyNote}{Note}
This function must be used only after the R\+TC clock source was selected using the R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the R\+TC clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config}}
\index{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config(uint32\+\_\+t R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source)}{RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)}}]{\setlength{\rightskip}{0pt plus 5cm}void R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___group3_ga1473d8a5a020642966359611c44181b0}{}\label{group___r_c_c___group3_ga1473d8a5a020642966359611c44181b0}


Configures the R\+TC clock (R\+T\+C\+C\+LK). 

\begin{DoxyNote}{Note}
As the R\+TC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using P\+W\+R\+\_\+\+Backup\+Access\+Cmd(\+E\+N\+A\+B\+L\+E) function before to configure the R\+TC clock source (to be done once after reset). 

Once the R\+TC clock is configured it can\textquotesingle{}t be changed unless the Backup domain is reset using \hyperlink{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd()} function, or by a Power On Reset (P\+OR).
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source} & specifies the R\+TC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SE\+: L\+SE selected as R\+TC clock \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SI\+: L\+SI selected as R\+TC clock \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Divx\+: H\+SE clock divided by x selected as R\+TC clock, where x\+:\mbox{[}2,31\mbox{]}\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the L\+SE or L\+SI is used as R\+TC clock source, the R\+TC continues to work in S\+T\+OP and S\+T\+A\+N\+D\+BY modes, and can be used as wakeup source. However, when the H\+SE clock is used as R\+TC clock source, the R\+TC cannot be used in S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 

The maximum input clock frequency for R\+TC is 1\+M\+Hz (when using H\+SE as R\+TC clock source).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
