#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun  3 22:22:15 2023
# Process ID: 14916
# Current directory: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3052 D:\Semester 02\Computer Organization And digital Design\New Labs\Micro Processor\ProgramCounter\ProgramCounter.xpr
# Log file: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/vivado.log
# Journal file: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ProgramCounter' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/xsim.mem'
INFO: [SIM-utils-43] Exported 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ProgramCounter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4f4338df19b8474eaf6b0caff641504d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ProgramCounter_behav xil_defaultlib.ProgramCounter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ProgramCounter_behav -key {Behavioral:sim_1:Functional:ProgramCounter} -tclbatch {ProgramCounter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ProgramCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ProgramCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Program_Counter_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_Counter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/xsim.mem'
INFO: [SIM-utils-43] Exported 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_Counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.srcs/sim_1/new/Program_Counter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4f4338df19b8474eaf6b0caff641504d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_Counter_TB_behav xil_defaultlib.Program_Counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] program_counter remains a black-box since it has no binding entity [D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.srcs/sim_1/new/Program_Counter_TB.vhd:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.program_counter_tb
Built simulation snapshot Program_Counter_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Semester -notrace
couldn't read file "D:/Semester": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  3 22:24:29 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_Counter_TB_behav -key {Behavioral:sim_1:Functional:Program_Counter_TB} -tclbatch {Program_Counter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Program_Counter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_Counter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_Counter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/xsim.mem'
INFO: [SIM-utils-43] Exported 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_Counter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4f4338df19b8474eaf6b0caff641504d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_Counter_TB_behav xil_defaultlib.Program_Counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] program_counter remains a black-box since it has no binding entity [D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.srcs/sim_1/new/Program_Counter_TB.vhd:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_Counter_TB_behav -key {Behavioral:sim_1:Functional:Program_Counter_TB} -tclbatch {Program_Counter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Program_Counter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_Counter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 990.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 22:28:11 2023...
