[ START MERGED ]
all_modules1/sdram_to_uart1/n1 all_modules1/sdram_to_uart1/state_0
all_modules1/sdram_controller1/n2725 n370
uart1/SD_CLK_c_enable_183 uart1/FSM_7__N_59
[ END MERGED ]
[ START CLIPPED ]
uart_tx1/add_568_11/CO
uart_tx1/add_568_1/S0
uart_tx1/add_568_1/CI
uart1/sub_7_add_2_1/S0
uart1/sub_7_add_2_1/CI
uart1/sub_7_add_2_11/CO
all_modules1/sdram_controller1/initTimer/count_769_add_4_1/S0
all_modules1/sdram_controller1/initTimer/count_769_add_4_1/CI
all_modules1/sdram_controller1/initTimer/count_769_add_4_17/S1
all_modules1/sdram_controller1/initTimer/count_769_add_4_17/CO
all_modules1/sdram_controller1/refreshTimer/add_6_1/S0
all_modules1/sdram_controller1/refreshTimer/add_6_1/CI
all_modules1/sdram_controller1/refreshTimer/add_6_25/S1
all_modules1/sdram_controller1/refreshTimer/add_6_25/CO
all_modules1/sdram_controller1/repeatTimer/add_6_15/S1
all_modules1/sdram_controller1/repeatTimer/add_6_15/CO
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_12/S0
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_12/CO
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_6/S1
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_6/S0
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_4/S1
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_4/S0
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_8/S1
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_8/S0
all_modules1/sdram_controller1/repeatTimer/add_6_1/S0
all_modules1/sdram_controller1/repeatTimer/add_6_1/CI
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_10/S1
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_10/S0
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_2/S1
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_2/S0
all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_2/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.10.0.111.2 -- WARNING: Map write only section -- Sun May 26 19:32:18 2019

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "DB[15]" SITE "100" ;
LOCATE COMP "DB[14]" SITE "99" ;
LOCATE COMP "DB[13]" SITE "98" ;
LOCATE COMP "DB[12]" SITE "97" ;
LOCATE COMP "DB[11]" SITE "96" ;
LOCATE COMP "DB[10]" SITE "95" ;
LOCATE COMP "DB[9]" SITE "94" ;
LOCATE COMP "DB[8]" SITE "93" ;
LOCATE COMP "DB[7]" SITE "82" ;
LOCATE COMP "DB[6]" SITE "83" ;
LOCATE COMP "DB[5]" SITE "84" ;
LOCATE COMP "DB[4]" SITE "85" ;
LOCATE COMP "DB[3]" SITE "86" ;
LOCATE COMP "DB[2]" SITE "89" ;
LOCATE COMP "DB[1]" SITE "91" ;
LOCATE COMP "DB[0]" SITE "92" ;
LOCATE COMP "uart_tx" SITE "114" ;
LOCATE COMP "ADR[12]" SITE "65" ;
LOCATE COMP "ADR[11]" SITE "63" ;
LOCATE COMP "ADR[10]" SITE "71" ;
LOCATE COMP "ADR[9]" SITE "62" ;
LOCATE COMP "ADR[8]" SITE "61" ;
LOCATE COMP "ADR[7]" SITE "60" ;
LOCATE COMP "ADR[6]" SITE "59" ;
LOCATE COMP "ADR[5]" SITE "58" ;
LOCATE COMP "ADR[4]" SITE "57" ;
LOCATE COMP "ADR[3]" SITE "67" ;
LOCATE COMP "ADR[2]" SITE "68" ;
LOCATE COMP "ADR[1]" SITE "69" ;
LOCATE COMP "ADR[0]" SITE "70" ;
LOCATE COMP "BA[1]" SITE "73" ;
LOCATE COMP "BA[0]" SITE "74" ;
LOCATE COMP "DQM[1]" SITE "103" ;
LOCATE COMP "DQM[0]" SITE "81" ;
LOCATE COMP "nCAS" SITE "77" ;
LOCATE COMP "CKE" SITE "87" ;
LOCATE COMP "nRAS" SITE "76" ;
LOCATE COMP "nWE" SITE "78" ;
LOCATE COMP "nCS" SITE "75" ;
LOCATE COMP "SD_CLK" SITE "104" ;
LOCATE COMP "LED[3]" SITE "15" ;
LOCATE COMP "LED[2]" SITE "17" ;
LOCATE COMP "LED[1]" SITE "19" ;
LOCATE COMP "LED[0]" SITE "20" ;
LOCATE COMP "clk" SITE "105" ;
LOCATE COMP "nreset" SITE "23" ;
LOCATE COMP "uart_rx" SITE "112" ;
FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;
FREQUENCY NET "clk_c" 50.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
