
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103450                       # Number of seconds simulated
sim_ticks                                103449875412                       # Number of ticks simulated
final_tick                               633087592722                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 218286                       # Simulator instruction rate (inst/s)
host_op_rate                                   282920                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7033757                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917884                       # Number of bytes of host memory used
host_seconds                                 14707.63                       # Real time elapsed on the host
sim_insts                                  3210470850                       # Number of instructions simulated
sim_ops                                    4161077930                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1806336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       779520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1441536                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4032256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1217920                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1217920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6090                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11262                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31502                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9515                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9515                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17460978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7535243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13934633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38977872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17322                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17322                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11773045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11773045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11773045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17460978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7535243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13934633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50750917                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248081237                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21411600                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434085                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8813291                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136122                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235504                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87047                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193684869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120509690                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21411600                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371626                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25469971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5738215                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7539723                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11849294                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230483652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.632202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205013681     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726600      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2138695      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310946      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1954601      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1104694      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          756100      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929745      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548590      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230483652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086309                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485767                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191359087                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9904383                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25328915                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108697                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3782566                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6524                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145432738                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51647                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3782566                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191614649                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6427486                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2337357                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182703                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1138879                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145219964                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1341                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        418882                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        29932                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203216003                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676792139                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676792139                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34765297                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33729                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17649                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3596826                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13975734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7848747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294868                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697688                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144706339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137407567                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83199                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20208813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41285880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1568                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230483652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596171                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300791                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172459656     74.83%     74.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24477846     10.62%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12388481      5.37%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7986191      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6568799      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2581259      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3189653      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779359      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52408      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230483652                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962202     75.33%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146202     11.45%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168843     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113922917     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015887      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648874      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803809      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137407567                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553881                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277247                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009295                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506659232                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164949570                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133593808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138684814                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153108                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1824134                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139181                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          559                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3782566                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5706633                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281530                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144740067                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13975734                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7848747                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17648                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        218418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12603                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214296                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134821645                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517291                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585922                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21320444                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242857                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803153                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.543458                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133596373                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133593808                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79378509                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213639087                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538508                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371554                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22283212                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942051                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226701086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393373                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176910777     78.04%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23330009     10.29%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10835949      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818899      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657608      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546500      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534893      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096139      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2970312      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226701086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2970312                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368480349                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293281760                       # The number of ROB writes
system.switch_cpus0.timesIdled                2862825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17597585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.480812                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.480812                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.403094                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.403094                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609593039                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184082065                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138149088                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248081234                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22427420                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18183258                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2066715                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9184358                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8494407                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2434479                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97448                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194318846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125035305                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22427420                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10928886                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27527881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6305347                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3723889                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12009500                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2065151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229782626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202254745     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1917940      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3482376      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3225108      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2047521      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1682251      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          963768      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          995473      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13213444      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229782626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090404                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.504010                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192347374                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5713397                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27462732                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47331                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4211787                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3892989                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153515045                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4211787                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192838689                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1235039                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3355666                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26988395                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1153045                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153384467                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        186485                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       499189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    217536507                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    714488302                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    714488302                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179033741                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38502766                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35254                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17626                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4271064                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14494885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7490287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84823                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1659907                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152382667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35252                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143871765                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       121418                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23025269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48508160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    229782626                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299279                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167752512     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26248470     11.42%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14123907      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7161229      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8536272      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2767555      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2587438      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       457641      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147602      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229782626                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         433396     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151648     20.81%     80.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143787     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120990616     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2062665      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17628      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13334672      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7466184      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143871765                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579938                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             728831                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    518376405                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    175443405                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140762688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144600596                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278328                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2823729                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96720                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4211787                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         838809                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       118519                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152417919                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14494885                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7490287                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17626                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        103211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1102310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2254894                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141799713                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12865150                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2072052                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20331169                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20017432                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7466019                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.571586                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140762724                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140762688                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81228123                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226304173                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.567406                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358933                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104268681                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128385135                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24033102                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2092931                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225570839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368866                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171504756     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24888895     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12910597      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4146307      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5701448      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1910074      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1106398      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       977337      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2425027      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225570839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104268681                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128385135                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19064723                       # Number of memory references committed
system.switch_cpus1.commit.loads             11671156                       # Number of loads committed
system.switch_cpus1.commit.membars              17626                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18531047                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115665040                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2647888                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2425027                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           375564049                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309048290                       # The number of ROB writes
system.switch_cpus1.timesIdled                3012651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18298608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104268681                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128385135                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104268681                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.379250                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.379250                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.420301                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.420301                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       637757407                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196983339                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141636839                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35252                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248081229                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18705707                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16604205                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1613660                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9794042                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9558854                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1192058                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46647                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201424273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             105879233                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18705707                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10750912                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21420136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4931264                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1945050                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12321417                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1608462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    228098616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206678480     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          975254      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1810710      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1571762      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3165549      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3817196      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          919279      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          503055      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8657331      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    228098616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075402                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.426793                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199960320                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3424417                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21386664                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22386                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3304828                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1837611                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4329                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     119286807                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3304828                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200200506                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1585094                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1120491                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21159026                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       728663                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     119188387                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         77118                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       446410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    157461417                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    539016824                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    539016824                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130229554                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27231737                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16458                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8236                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2277563                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20680217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3686367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        65523                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       827279                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         118739790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16458                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        112772583                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        71774                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17878942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37601718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    228098616                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494403                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177547                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    179840257     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20240229      8.87%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10363782      4.54%     92.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5974937      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6648709      2.91%     97.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3327585      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1333986      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       309746      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        59385      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    228098616                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         209076     48.16%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        158256     36.46%     84.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        66764     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     88577955     78.55%     78.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       896403      0.79%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8222      0.01%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19622082     17.40%     96.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3667921      3.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     112772583                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.454579                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             434096                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003849                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454149652                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    136635463                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    110170077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     113206679                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       199088                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3423935                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        98158                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3304828                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1074107                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        57098                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    118756248                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20680217                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3686367                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8236                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          473                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          273                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       727996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       971483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1699479                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    111776081                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19376976                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       996502                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23044860                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17265839                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3667884                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.450562                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             110199641                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            110170077                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         63023385                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        145701571                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.444089                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432551                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88650946                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     99932129                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18826300                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1617570                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    224793788                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444550                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294603                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    187322714     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14220973      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11082626      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2193072      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2774427      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       939993      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4011222      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       888405      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1360356      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    224793788                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88650946                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      99932129                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20844459                       # Number of memory references committed
system.switch_cpus2.commit.loads             17256250                       # Number of loads committed
system.switch_cpus2.commit.membars               8222                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15757393                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         86943884                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1266545                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1360356                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           342191861                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          240821856                       # The number of ROB writes
system.switch_cpus2.timesIdled                5310367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19982613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88650946                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             99932129                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88650946                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.798405                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.798405                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.357346                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.357346                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       517496715                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      143790759                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      126064274                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16444                       # number of misc regfile writes
system.l2.replacements                          31503                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1067187                       # Total number of references to valid blocks.
system.l2.sampled_refs                          64271                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.604487                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           688.702978                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.608949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6615.219388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.731930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2805.373505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.850845                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5041.342108                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7285.616996                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4254.555037                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6048.998265                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021018                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000202                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.201880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000328                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.085613                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.153850                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.222339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.129839                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.184601                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34590                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33683                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  150853                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36701                       # number of Writeback hits
system.l2.Writeback_hits::total                 36701                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33683                       # number of demand (read+write) hits
system.l2.demand_hits::total                   150853                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82580                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34590                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33683                       # number of overall hits
system.l2.overall_hits::total                  150853                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6090                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11262                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31502                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6090                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11262                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31502                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14112                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6090                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11262                       # number of overall misses
system.l2.overall_misses::total                 31502                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1504369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2326977489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2087356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1022985595                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2156534                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1852725814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5208437157                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1504369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2326977489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2087356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1022985595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2156534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1852725814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5208437157                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1504369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2326977489                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2087356                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1022985595                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2156534                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1852725814                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5208437157                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        40680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        44945                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182355                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36701                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36701                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96692                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        40680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        44945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182355                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96692                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        40680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        44945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182355                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.149705                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.250573                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172751                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145948                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.149705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.250573                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172751                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145948                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.149705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.250573                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172751                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150436.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164893.529549                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149096.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167977.930213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154038.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164511.260345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165336.713764                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150436.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164893.529549                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149096.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167977.930213                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154038.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164511.260345                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165336.713764                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150436.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164893.529549                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149096.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167977.930213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154038.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164511.260345                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165336.713764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9515                       # number of writebacks
system.l2.writebacks::total                      9515                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6090                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            31502                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31502                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       921802                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1505228346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1269947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    668297151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1343334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1196482530                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3373543110                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       921802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1505228346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1269947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    668297151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1343334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1196482530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3373543110                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       921802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1505228346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1269947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    668297151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1343334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1196482530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3373543110                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.149705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.250573                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172751                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.149705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.250573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.149705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.250573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172751                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92180.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106663.006378                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90710.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109736.806404                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95952.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106240.679275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107089.807314                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92180.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106663.006378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90710.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109736.806404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95952.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106240.679275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107089.807314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92180.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106663.006378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90710.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109736.806404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95952.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106240.679275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107089.807314                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.844273                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011856933                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849829.859232                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.844273                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015776                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876353                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11849283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11849283                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11849283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11849283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11849283                       # number of overall hits
system.cpu0.icache.overall_hits::total       11849283                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1800807                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1800807                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1800807                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1800807                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1800807                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1800807                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11849294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11849294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11849294                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11849294                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11849294                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11849294                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163709.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163709.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163709.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163709.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163709.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163709.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1587651                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1587651                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1587651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1587651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1587651                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1587651                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158765.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158765.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158765.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158765.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158765.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158765.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96692                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190998168                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96948                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1970.109419                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.591441                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.408559                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916373                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083627                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10413101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10413101                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677252                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677252                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17242                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18090353                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18090353                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18090353                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18090353                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398693                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398693                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           60                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398753                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398753                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398753                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398753                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36402845593                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36402845593                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5493607                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5493607                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36408339200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36408339200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36408339200                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36408339200                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18489106                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18489106                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18489106                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18489106                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036876                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036876                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021567                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021567                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021567                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021567                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91305.454555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91305.454555                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 91560.116667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91560.116667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91305.492874                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91305.492874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91305.492874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91305.492874                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17898                       # number of writebacks
system.cpu0.dcache.writebacks::total            17898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302001                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302001                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302061                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302061                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302061                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302061                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96692                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96692                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7965256530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7965256530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7965256530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7965256530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7965256530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7965256530                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005230                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005230                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005230                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005230                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82377.616866                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82377.616866                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82377.616866                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82377.616866                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82377.616866                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82377.616866                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996826                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015057337                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192348.460043                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996826                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12009485                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12009485                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12009485                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12009485                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12009485                       # number of overall hits
system.cpu1.icache.overall_hits::total       12009485                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2534327                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2534327                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2534327                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2534327                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2534327                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2534327                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12009500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12009500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12009500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12009500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12009500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12009500                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168955.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168955.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168955.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168955.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168955.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168955.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2219071                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2219071                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2219071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2219071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2219071                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2219071                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158505.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158505.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158505.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158505.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158505.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158505.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40680                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169251139                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40936                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4134.530462                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.007765                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.992235                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910187                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089813                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9667814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9667814                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7360083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7360083                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17626                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17626                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17626                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17626                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17027897                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17027897                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17027897                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17027897                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122358                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       122358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        122358                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       122358                       # number of overall misses
system.cpu1.dcache.overall_misses::total       122358                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12609717832                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12609717832                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12609717832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12609717832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12609717832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12609717832                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9790172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9790172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7360083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7360083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17150255                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17150255                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17150255                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17150255                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007134                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007134                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103055.932853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103055.932853                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103055.932853                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103055.932853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103055.932853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103055.932853                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9158                       # number of writebacks
system.cpu1.dcache.writebacks::total             9158                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81678                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81678                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81678                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81678                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40680                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40680                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3335412899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3335412899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3335412899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3335412899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3335412899                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3335412899                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81991.467527                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81991.467527                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 81991.467527                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81991.467527                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 81991.467527                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81991.467527                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.925410                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926864534                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1713243.131238                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.925410                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022316                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866868                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12321400                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12321400                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12321400                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12321400                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12321400                       # number of overall hits
system.cpu2.icache.overall_hits::total       12321400                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2768044                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2768044                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2768044                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2768044                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2768044                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2768044                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12321417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12321417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12321417                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12321417                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12321417                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12321417                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 162826.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 162826.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 162826.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 162826.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 162826.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 162826.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2272934                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2272934                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2272934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2272934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2272934                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2272934                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162352.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162352.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162352.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162352.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162352.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162352.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 44944                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227599168                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 45200                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5035.379823                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   209.805743                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    46.194257                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.819554                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.180446                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17682225                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17682225                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3571716                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3571716                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8237                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8237                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8222                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8222                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21253941                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21253941                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21253941                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21253941                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       162966                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       162966                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       162966                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        162966                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       162966                       # number of overall misses
system.cpu2.dcache.overall_misses::total       162966                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16760161670                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16760161670                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16760161670                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16760161670                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16760161670                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16760161670                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17845191                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17845191                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3571716                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3571716                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8222                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8222                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21416907                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21416907                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21416907                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21416907                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009132                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009132                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007609                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007609                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007609                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007609                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102844.529963                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102844.529963                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102844.529963                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102844.529963                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102844.529963                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102844.529963                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9645                       # number of writebacks
system.cpu2.dcache.writebacks::total             9645                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       118021                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       118021                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       118021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       118021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       118021                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       118021                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        44945                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        44945                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        44945                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        44945                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        44945                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        44945                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4153990713                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4153990713                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4153990713                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4153990713                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4153990713                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4153990713                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002099                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002099                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002099                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002099                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92423.867238                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92423.867238                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92423.867238                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92423.867238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92423.867238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92423.867238                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
