#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct  7 14:38:08 2024
# Process ID: 3068
# Current directory: E:/8191588/FPGA_mag2.1_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10092 E:\8191588\FPGA_mag2.1_lab1\project_1.xpr
# Log file: E:/8191588/FPGA_mag2.1_lab1/vivado.log
# Journal file: E:/8191588/FPGA_mag2.1_lab1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 17019 MB
#-----------------------------------------------------------
start_gui
open_project E:/8191588/FPGA_mag2.1_lab1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/8191588/FPGA_mag2.1_lab1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2589.801 ; gain = 521.645
update_compile_order -fileset sources_1
set_property  ip_repo_paths  E:/8191588/FPGA_mag2.1_lab1/led_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/8191588/FPGA_mag2.1_lab1/led_ip'.
open_bd_design {E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd}
Reading block design file <E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - swithes
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from block design file <E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2727.645 ; gain = 63.168
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property name led_ip [get_bd_cells led_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
Slave segment '/led_ip/S_AXI/S_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
startgroup
make_bd_pins_external  [get_bd_pins led_ip/LED]
endgroup
set_property name LED [get_bd_ports LED_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_5bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_5bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_5bits'. If desired, please change the name of this port /buttons manually.
WARNING: [BD 41-1771] Block interface /swithes/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'sws_8bits'. This interface is connected to an external interface /switches, whose name 'switches' does not match with the board interface name 'sws_8bits'.
This is a visual-only issue - this interface /swithes/GPIO will be connected to board interface 'sws_8bits'. If desired, please change the name of this port /switches manually.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_5bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_5bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_5bits'. If desired, please change the name of this port /buttons manually.
WARNING: [BD 41-1771] Block interface /swithes/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'sws_8bits'. This interface is connected to an external interface /switches, whose name 'switches' does not match with the board interface name 'sws_8bits'.
This is a visual-only issue - this interface /swithes/GPIO will be connected to board interface 'sws_8bits'. If desired, please change the name of this port /switches manually.
Wrote  : <E:\8191588\FPGA_mag2.1_lab1\BD\system\system.bd> 
Wrote  : <E:/8191588/FPGA_mag2.1_lab1/BD/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : E:/8191588/FPGA_mag2.1_lab1/BD/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : E:/8191588/FPGA_mag2.1_lab1/BD/system/sim/system.v
Verilog Output written to : E:/8191588/FPGA_mag2.1_lab1/BD/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/BD/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/BD/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/BD/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/BD/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file E:/8191588/FPGA_mag2.1_lab1/BD/system/hw_handoff/system.hwh
Generated Hardware Definition File E:/8191588/FPGA_mag2.1_lab1/BD/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
catch { config_ip_cache -export [get_ips -all system_auto_pc_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_3
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
catch { config_ip_cache -export [get_ips -all system_led_ip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_led_ip_0_0
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_ctrl_0_0
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_bram_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_ctrl_0_bram_0
export_ip_user_files -of_objects [get_files E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd]
launch_runs system_auto_pc_0_synth_1 system_auto_pc_1_synth_1 system_auto_pc_2_synth_1 system_auto_pc_3_synth_1 system_axi_bram_ctrl_0_0_synth_1 system_axi_bram_ctrl_0_bram_0_synth_1 system_led_ip_0_0_synth_1 system_xbar_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_ctrl_0_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_led_ip_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
[Mon Oct  7 15:39:50 2024] Launched system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, system_auto_pc_2_synth_1, system_auto_pc_3_synth_1, system_axi_bram_ctrl_0_0_synth_1, system_axi_bram_ctrl_0_bram_0_synth_1, system_led_ip_0_0_synth_1, system_xbar_0_synth_1...
Run output will be captured here:
system_auto_pc_0_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_2_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_3_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_auto_pc_3_synth_1/runme.log
system_axi_bram_ctrl_0_0_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_axi_bram_ctrl_0_0_synth_1/runme.log
system_axi_bram_ctrl_0_bram_0_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_axi_bram_ctrl_0_bram_0_synth_1/runme.log
system_led_ip_0_0_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_led_ip_0_0_synth_1/runme.log
system_xbar_0_synth_1: E:/8191588/FPGA_mag2.1_lab1/project_1.runs/system_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd] -directory E:/8191588/FPGA_mag2.1_lab1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/8191588/FPGA_mag2.1_lab1/project_1.ip_user_files -ipstatic_source_dir E:/8191588/FPGA_mag2.1_lab1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/modelsim} {questa=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/questa} {riviera=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/riviera} {activehdl=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 15:50:01 2024...
