{"Xue Lin": [0, ["Online fault detection and tolerance for photovoltaic energy harvesting systems", ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429386", "iccad", 2012]], "Yanzhi Wang": [1.0574650488592852e-07, ["Online fault detection and tolerance for photovoltaic energy harvesting systems", ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429386", "iccad", 2012]], "Di Zhu": [0, ["Online fault detection and tolerance for photovoltaic energy harvesting systems", ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429386", "iccad", 2012]], "Naehyuck Chang": [0.999998927116394, ["Online fault detection and tolerance for photovoltaic energy harvesting systems", ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429386", "iccad", 2012], ["Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs", ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429533", "iccad", 2012]], "Massoud Pedram": [0, ["Online fault detection and tolerance for photovoltaic energy harvesting systems", ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429386", "iccad", 2012], ["Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs", ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429533", "iccad", 2012]], "Tuck-Boon Chan": [0, ["Tunable sensors for process-aware voltage scaling", ["Tuck-Boon Chan", "Andrew B. Kahng"], "https://doi.org/10.1145/2429384.2429387", "iccad", 2012]], "Andrew B. Kahng": [0, ["Tunable sensors for process-aware voltage scaling", ["Tuck-Boon Chan", "Andrew B. Kahng"], "https://doi.org/10.1145/2429384.2429387", "iccad", 2012], ["Sensitivity-guided metaheuristics for accurate discrete gate sizing", ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2429384.2429428", "iccad", 2012], ["CACTI-IO: CACTI with off-chip power-area-timing models", ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "https://doi.org/10.1145/2429384.2429446", "iccad", 2012]], "Shiting Justin Lu": [0, ["Collaborative calibration of on-chip thermal sensors using performance counters", ["Shiting Justin Lu", "Russell Tessier", "Wayne Burleson"], "https://doi.org/10.1145/2429384.2429388", "iccad", 2012]], "Russell Tessier": [0, ["Collaborative calibration of on-chip thermal sensors using performance counters", ["Shiting Justin Lu", "Russell Tessier", "Wayne Burleson"], "https://doi.org/10.1145/2429384.2429388", "iccad", 2012]], "Wayne Burleson": [0, ["Collaborative calibration of on-chip thermal sensors using performance counters", ["Shiting Justin Lu", "Russell Tessier", "Wayne Burleson"], "https://doi.org/10.1145/2429384.2429388", "iccad", 2012]], "Nathan Kupp": [0, ["Spatial correlation modeling for probe test cost reduction in RF devices", ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "https://doi.org/10.1145/2429384.2429390", "iccad", 2012]], "Ke Huang": [0, ["Spatial correlation modeling for probe test cost reduction in RF devices", ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "https://doi.org/10.1145/2429384.2429390", "iccad", 2012]], "John M. Carulli Jr.": [0, ["Spatial correlation modeling for probe test cost reduction in RF devices", ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "https://doi.org/10.1145/2429384.2429390", "iccad", 2012]], "Yiorgos Makris": [0, ["Spatial correlation modeling for probe test cost reduction in RF devices", ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "https://doi.org/10.1145/2429384.2429390", "iccad", 2012]], "Matthias Sauer": [0, ["Small-delay-fault ATPG with waveform accuracy", ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"], "https://doi.org/10.1145/2429384.2429391", "iccad", 2012]], "Alexander Czutro": [0, ["Small-delay-fault ATPG with waveform accuracy", ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"], "https://doi.org/10.1145/2429384.2429391", "iccad", 2012]], "Ilia Polian": [0, ["Small-delay-fault ATPG with waveform accuracy", ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"], "https://doi.org/10.1145/2429384.2429391", "iccad", 2012]], "Bernd Becker": [0, ["Small-delay-fault ATPG with waveform accuracy", ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"], "https://doi.org/10.1145/2429384.2429391", "iccad", 2012]], "Andrew Ferraiuolo": [0, ["Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC", ["Andrew Ferraiuolo", "Xuehui Zhang", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429392", "iccad", 2012]], "Xuehui Zhang": [0, ["Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC", ["Andrew Ferraiuolo", "Xuehui Zhang", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429392", "iccad", 2012]], "Mohammad Tehranipoor": [0, ["Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC", ["Andrew Ferraiuolo", "Xuehui Zhang", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429392", "iccad", 2012], ["Representative Critical Reliability Paths for low-cost and accurate on-chip aging evaluation", ["Shuo Wang", "Jifeng Chen", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429543", "iccad", 2012]], "Hongbo Zhang": [0, ["Layout small-angle rotation and shift for EUV defect mitigation", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "https://doi.org/10.1145/2429384.2429394", "iccad", 2012], ["A polynomial time triple patterning algorithm for cell based row-structure layout", ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429396", "iccad", 2012]], "Yuelin Du": [0, ["Layout small-angle rotation and shift for EUV defect mitigation", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "https://doi.org/10.1145/2429384.2429394", "iccad", 2012]], "Martin D. F. Wong": [0, ["Layout small-angle rotation and shift for EUV defect mitigation", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "https://doi.org/10.1145/2429384.2429394", "iccad", 2012], ["A polynomial time triple patterning algorithm for cell based row-structure layout", ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429396", "iccad", 2012], ["Efficient parallel power grid analysis via Additive Schwarz Method", ["Ting Yu", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429468", "iccad", 2012], ["PGT_SOLVER: An efficient solver for power grid transient analysis", ["Ting Yu", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429524", "iccad", 2012]], "Yunfei Deng": [0, ["Layout small-angle rotation and shift for EUV defect mitigation", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "https://doi.org/10.1145/2429384.2429394", "iccad", 2012]], "Pawitter Mangat": [0, ["Layout small-angle rotation and shift for EUV defect mitigation", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "https://doi.org/10.1145/2429384.2429394", "iccad", 2012]], "Rani S. Ghaida": [0, ["A methodology for the early exploration of design rules for multiple-patterning technologies", ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429395", "iccad", 2012]], "Tanaya Sahu": [0, ["A methodology for the early exploration of design rules for multiple-patterning technologies", ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429395", "iccad", 2012]], "Parag Kulkarni": [0, ["A methodology for the early exploration of design rules for multiple-patterning technologies", ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429395", "iccad", 2012]], "Puneet Gupta": [0, ["A methodology for the early exploration of design rules for multiple-patterning technologies", ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429395", "iccad", 2012], ["Impact of range and precision in technology on cell-based design", ["John Lee", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429426", "iccad", 2012]], "Haitong Tian": [0, ["A polynomial time triple patterning algorithm for cell based row-structure layout", ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429396", "iccad", 2012]], "Qiang Ma": [0, ["A polynomial time triple patterning algorithm for cell based row-structure layout", ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429396", "iccad", 2012]], "Zigang Xiao": [0, ["A polynomial time triple patterning algorithm for cell based row-structure layout", ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429396", "iccad", 2012], ["Efficient parallel power grid analysis via Additive Schwarz Method", ["Ting Yu", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429468", "iccad", 2012]], "Wei Ding": [0, ["Improving last level cache locality by integrating loop and data transformations", ["Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2429384.2429398", "iccad", 2012]], "Mahmut T. Kandemir": [0, ["Improving last level cache locality by integrating loop and data transformations", ["Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2429384.2429398", "iccad", 2012]], "Minje Jun": [0.867972731590271, ["Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture", ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"], "https://doi.org/10.1145/2429384.2429399", "iccad", 2012]], "Myoung-Jin Kim": [0.9988333731889725, ["Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture", ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"], "https://doi.org/10.1145/2429384.2429399", "iccad", 2012]], "Eui-Young Chung": [0.9973008036613464, ["Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture", ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"], "https://doi.org/10.1145/2429384.2429399", "iccad", 2012]], "Jishen Zhao": [0, ["Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration", ["Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2429384.2429400", "iccad", 2012]], "Yuan Xie": [0, ["Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration", ["Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2429384.2429400", "iccad", 2012]], "Xiuyuan Bi": [0, ["Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches", ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"], "https://doi.org/10.1145/2429384.2429401", "iccad", 2012]], "Zhenyu Sun": [3.19647428526082e-08, ["Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches", ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"], "https://doi.org/10.1145/2429384.2429401", "iccad", 2012]], "Hai Li": [0, ["Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches", ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"], "https://doi.org/10.1145/2429384.2429401", "iccad", 2012]], "Wenqing Wu": [6.301242194695078e-08, ["Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches", ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"], "https://doi.org/10.1145/2429384.2429401", "iccad", 2012]], "Andrew DeOrio": [0, ["Bridging pre- and post-silicon debugging with BiPeD", ["Andrew DeOrio", "Jialin Li", "Valeria Bertacco"], "https://doi.org/10.1145/2429384.2429403", "iccad", 2012]], "Jialin Li": [0, ["Bridging pre- and post-silicon debugging with BiPeD", ["Andrew DeOrio", "Jialin Li", "Valeria Bertacco"], "https://doi.org/10.1145/2429384.2429403", "iccad", 2012]], "Valeria Bertacco": [0, ["Bridging pre- and post-silicon debugging with BiPeD", ["Andrew DeOrio", "Jialin Li", "Valeria Bertacco"], "https://doi.org/10.1145/2429384.2429403", "iccad", 2012], ["Functional post-silicon diagnosis and debug for networks-on-chip", ["Rawan Abdel-Khalek", "Valeria Bertacco"], "https://doi.org/10.1145/2429384.2429506", "iccad", 2012]], "Wen Chen": [0, ["Novel test detection to improve simulation efficiency - A commercial experiment", ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "https://doi.org/10.1145/2429384.2429404", "iccad", 2012]], "Nik Sumikawa": [0, ["Novel test detection to improve simulation efficiency - A commercial experiment", ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "https://doi.org/10.1145/2429384.2429404", "iccad", 2012]], "Li-C. Wang": [9.818648686632514e-05, ["Novel test detection to improve simulation efficiency - A commercial experiment", ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "https://doi.org/10.1145/2429384.2429404", "iccad", 2012]], "Jayanta Bhadra": [0, ["Novel test detection to improve simulation efficiency - A commercial experiment", ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "https://doi.org/10.1145/2429384.2429404", "iccad", 2012]], "Xiushan Feng": [0, ["Novel test detection to improve simulation efficiency - A commercial experiment", ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "https://doi.org/10.1145/2429384.2429404", "iccad", 2012]], "Magdy S. Abadir": [0, ["Novel test detection to improve simulation efficiency - A commercial experiment", ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "https://doi.org/10.1145/2429384.2429404", "iccad", 2012]], "Bo-Han Wu": [0.3912642002105713, ["A robust general constrained random pattern generator for constraints with variable ordering", ["Bo-Han Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2429384.2429405", "iccad", 2012]], "Chung-Yang Ric Huang": [0, ["A robust general constrained random pattern generator for constraints with variable ordering", ["Bo-Han Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2429384.2429405", "iccad", 2012]], "Somnath Banerjee": [0, ["Fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation", ["Somnath Banerjee", "Tushar Gupta"], "https://doi.org/10.1145/2429384.2429406", "iccad", 2012]], "Tushar Gupta": [0, ["Fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation", ["Somnath Banerjee", "Tushar Gupta"], "https://doi.org/10.1145/2429384.2429406", "iccad", 2012]], "Yen-Hung Lin": [0, ["TRIAD: A triple patterning lithography aware detailed router", ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429408", "iccad", 2012]], "Bei Yu": [0.0048326634569093585, ["TRIAD: A triple patterning lithography aware detailed router", ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429408", "iccad", 2012], ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012]], "David Z. Pan": [0, ["TRIAD: A triple patterning lithography aware detailed router", ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429408", "iccad", 2012], ["Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction", ["Yilin Zhang", "Ashutosh Chakraborty", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429410", "iccad", 2012], ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012], ["Electromigration-aware routing for 3D ICs with stress-aware EM modeling", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429451", "iccad", 2012]], "Yih-Lang Li": [0, ["TRIAD: A triple patterning lithography aware detailed router", ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429408", "iccad", 2012], ["Opening: Introduction to CAD contest at ICCAD 2012: CAD contest", ["Iris Hui-Ru Jiang", "Zhuo Li", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429454", "iccad", 2012], ["A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing", ["Wen-Hao Liu", "Yih-Lang Li", "Cheng-Kok Koh"], "https://doi.org/10.1145/2429384.2429539", "iccad", 2012]], "Muhammet Mustafa Ozdal": [0, ["Maze routing algorithms with exact matching constraints for analog and mixed signal designs", ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "https://doi.org/10.1145/2429384.2429409", "iccad", 2012]], "Renato Fernandes Hentschke": [0, ["Maze routing algorithms with exact matching constraints for analog and mixed signal designs", ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "https://doi.org/10.1145/2429384.2429409", "iccad", 2012]], "Yilin Zhang": [0, ["Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction", ["Yilin Zhang", "Ashutosh Chakraborty", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429410", "iccad", 2012]], "Ashutosh Chakraborty": [0, ["Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction", ["Yilin Zhang", "Ashutosh Chakraborty", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429410", "iccad", 2012]], "Salim Chowdhury": [0, ["Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction", ["Yilin Zhang", "Ashutosh Chakraborty", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429410", "iccad", 2012]], "Tao Huang": [0, ["Construction of rectilinear Steiner minimum trees with slew constraints over obstacles", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2429384.2429411", "iccad", 2012]], "Evangeline F. Y. Young": [0, ["Construction of rectilinear Steiner minimum trees with slew constraints over obstacles", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2429384.2429411", "iccad", 2012]], "He Wen": [0, ["Noise based logic: Why noise?", ["He Wen", "Laszlo B. Kish"], "https://doi.org/10.1145/2429384.2429413", "iccad", 2012]], "Laszlo B. Kish": [0, ["Noise based logic: Why noise?", ["He Wen", "Laszlo B. Kish"], "https://doi.org/10.1145/2429384.2429413", "iccad", 2012]], "Weikang Qian": [0, ["An efficient implementation of numerical integration using logical computation on stochastic bit streams", ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429414", "iccad", 2012], ["The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic", ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429483", "iccad", 2012]], "Chen Wang": [0.0011174077517352998, ["An efficient implementation of numerical integration using logical computation on stochastic bit streams", ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429414", "iccad", 2012]], "Peng Li": [0, ["An efficient implementation of numerical integration using logical computation on stochastic bit streams", ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429414", "iccad", 2012], ["Classifying circuit performance using active-learning guided support vector machines", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2429384.2429420", "iccad", 2012], ["Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators", ["Suming Lai", "Boyuan Yan", "Peng Li"], "https://doi.org/10.1145/2429384.2429433", "iccad", 2012], ["Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques", ["Leyi Yin", "Yue Deng", "Peng Li"], "https://doi.org/10.1145/2429384.2429474", "iccad", 2012], ["The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic", ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429483", "iccad", 2012], ["Memory partitioning and scheduling co-optimization in behavioral synthesis", ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "https://doi.org/10.1145/2429384.2429484", "iccad", 2012], ["Design analysis of IC power delivery", ["Peng Li"], "https://doi.org/10.1145/2429384.2429528", "iccad", 2012]], "David J. Lilja": [0, ["An efficient implementation of numerical integration using logical computation on stochastic bit streams", ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429414", "iccad", 2012], ["The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic", ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429483", "iccad", 2012]], "Kia Bazargan": [0, ["An efficient implementation of numerical integration using logical computation on stochastic bit streams", ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429414", "iccad", 2012], ["The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic", ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429483", "iccad", 2012]], "Marc D. Riedel": [0, ["An efficient implementation of numerical integration using logical computation on stochastic bit streams", ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429414", "iccad", 2012], ["The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic", ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429483", "iccad", 2012]], "Hui Geng": [0, ["Utilizing random noise in cryptography: Where is the Tofu?", ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "https://doi.org/10.1145/2429384.2429415", "iccad", 2012], ["Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms", ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "https://doi.org/10.1145/2429384.2429448", "iccad", 2012]], "Jun Wu": [0.07243982143700123, ["Utilizing random noise in cryptography: Where is the Tofu?", ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "https://doi.org/10.1145/2429384.2429415", "iccad", 2012]], "Jianming Liu": [0, ["Utilizing random noise in cryptography: Where is the Tofu?", ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "https://doi.org/10.1145/2429384.2429415", "iccad", 2012]], "Minsu Choi": [0.8255293220281601, ["Utilizing random noise in cryptography: Where is the Tofu?", ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "https://doi.org/10.1145/2429384.2429415", "iccad", 2012]], "Yiyu Shi": [0, ["Utilizing random noise in cryptography: Where is the Tofu?", ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "https://doi.org/10.1145/2429384.2429415", "iccad", 2012], ["Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms", ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "https://doi.org/10.1145/2429384.2429448", "iccad", 2012]], "Hsin Chen": [0, ["Learning from biological neurons to compute with electronic noise special", ["Hsin Chen", "Chih-Cheng Lu", "Yi-Da Wu", "Tang-Jung Chiu"], "https://doi.org/10.1145/2429384.2429416", "iccad", 2012]], "Chih-Cheng Lu": [0, ["Learning from biological neurons to compute with electronic noise special", ["Hsin Chen", "Chih-Cheng Lu", "Yi-Da Wu", "Tang-Jung Chiu"], "https://doi.org/10.1145/2429384.2429416", "iccad", 2012]], "Yi-Da Wu": [0.001958510954864323, ["Learning from biological neurons to compute with electronic noise special", ["Hsin Chen", "Chih-Cheng Lu", "Yi-Da Wu", "Tang-Jung Chiu"], "https://doi.org/10.1145/2429384.2429416", "iccad", 2012]], "Tang-Jung Chiu": [0, ["Learning from biological neurons to compute with electronic noise special", ["Hsin Chen", "Chih-Cheng Lu", "Yi-Da Wu", "Tang-Jung Chiu"], "https://doi.org/10.1145/2429384.2429416", "iccad", 2012]], "S. Ramprasath": [0, ["On the computation of criticality in statistical timing analysis", ["S. Ramprasath", "V. Vasudevan"], "https://doi.org/10.1145/2429384.2429418", "iccad", 2012]], "V. Vasudevan": [0, ["On the computation of criticality in statistical timing analysis", ["S. Ramprasath", "V. Vasudevan"], "https://doi.org/10.1145/2429384.2429418", "iccad", 2012]], "Wangyang Zhang": [0, ["A dynamic method for efficient random mismatch characterization of standard cells", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", "iccad", 2012], ["Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion", ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1145/2429384.2429519", "iccad", 2012]], "Amith Singhee": [0, ["A dynamic method for efficient random mismatch characterization of standard cells", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", "iccad", 2012]], "Jinjun Xiong": [0, ["A dynamic method for efficient random mismatch characterization of standard cells", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", "iccad", 2012]], "Peter A. Habitz": [0, ["A dynamic method for efficient random mismatch characterization of standard cells", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", "iccad", 2012]], "Amol Joshi": [0, ["A dynamic method for efficient random mismatch characterization of standard cells", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", "iccad", 2012]], "Chandu Visweswariah": [0, ["A dynamic method for efficient random mismatch characterization of standard cells", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", "iccad", 2012]], "James Sundquist": [0, ["A dynamic method for efficient random mismatch characterization of standard cells", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", "iccad", 2012]], "Honghuang Lin": [0, ["Classifying circuit performance using active-learning guided support vector machines", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2429384.2429420", "iccad", 2012]], "Chien-Chih Yu": [5.611208830913483e-09, ["Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo", ["Chien-Chih Yu", "Armin Alaghi", "John P. Hayes"], "https://doi.org/10.1145/2429384.2429422", "iccad", 2012]], "Armin Alaghi": [0, ["Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo", ["Chien-Chih Yu", "Armin Alaghi", "John P. Hayes"], "https://doi.org/10.1145/2429384.2429422", "iccad", 2012]], "John P. Hayes": [0, ["Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo", ["Chien-Chih Yu", "Armin Alaghi", "John P. Hayes"], "https://doi.org/10.1145/2429384.2429422", "iccad", 2012]], "Sebastian Steinhorst": [0, ["Trajectory-Directed discrete state space modeling for formal verification of nonlinear analog circuits", ["Sebastian Steinhorst", "Lars Hedrich"], "https://doi.org/10.1145/2429384.2429423", "iccad", 2012]], "Lars Hedrich": [0, ["Trajectory-Directed discrete state space modeling for formal verification of nonlinear analog circuits", ["Sebastian Steinhorst", "Lars Hedrich"], "https://doi.org/10.1145/2429384.2429423", "iccad", 2012]], "Lingyi Liu": [0, ["Word level feature discovery to enhance quality of assertion mining", ["Lingyi Liu", "Chen-Hsuan Lin", "Shobha Vasudevan"], "https://doi.org/10.1145/2429384.2429424", "iccad", 2012]], "Chen-Hsuan Lin": [0, ["Word level feature discovery to enhance quality of assertion mining", ["Lingyi Liu", "Chen-Hsuan Lin", "Shobha Vasudevan"], "https://doi.org/10.1145/2429384.2429424", "iccad", 2012]], "Shobha Vasudevan": [0, ["Word level feature discovery to enhance quality of assertion mining", ["Lingyi Liu", "Chen-Hsuan Lin", "Shobha Vasudevan"], "https://doi.org/10.1145/2429384.2429424", "iccad", 2012]], "John Lee": [0.0002870158787118271, ["Impact of range and precision in technology on cell-based design", ["John Lee", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429426", "iccad", 2012]], "Li Li": [0, ["An efficient algorithm for library-based cell-type selection in high-performance low-power designs", ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429427", "iccad", 2012]], "Peng Kang": [1.796872129489202e-05, ["An efficient algorithm for library-based cell-type selection in high-performance low-power designs", ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429427", "iccad", 2012]], "Yinghai Lu": [0, ["An efficient algorithm for library-based cell-type selection in high-performance low-power designs", ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429427", "iccad", 2012], ["Efficient design space exploration for component-based system design", ["Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429480", "iccad", 2012]], "Hai Zhou": [0, ["An efficient algorithm for library-based cell-type selection in high-performance low-power designs", ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429427", "iccad", 2012], ["Efficient design space exploration for component-based system design", ["Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429480", "iccad", 2012]], "Jin Hu": [0, ["Sensitivity-guided metaheuristics for accurate discrete gate sizing", ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2429384.2429428", "iccad", 2012], ["Progress and challenges in VLSI placement research", ["Igor L. Markov", "Jin Hu", "Myung-Chul Kim"], "https://doi.org/10.1145/2429384.2429441", "iccad", 2012]], "Seokhyeong Kang": [0.9988771378993988, ["Sensitivity-guided metaheuristics for accurate discrete gate sizing", ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2429384.2429428", "iccad", 2012]], "Myung-Chul Kim": [0.9949226677417755, ["Sensitivity-guided metaheuristics for accurate discrete gate sizing", ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2429384.2429428", "iccad", 2012], ["Progress and challenges in VLSI placement research", ["Igor L. Markov", "Jin Hu", "Myung-Chul Kim"], "https://doi.org/10.1145/2429384.2429441", "iccad", 2012]], "Igor L. Markov": [0, ["Sensitivity-guided metaheuristics for accurate discrete gate sizing", ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2429384.2429428", "iccad", 2012], ["Progress and challenges in VLSI placement research", ["Igor L. Markov", "Jin Hu", "Myung-Chul Kim"], "https://doi.org/10.1145/2429384.2429441", "iccad", 2012], ["Multiobjective optimization of deadspace, a critical resource for 3D-IC integration", ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"], "https://doi.org/10.1145/2429384.2429538", "iccad", 2012]], "Jhih-Rong Gao": [0, ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012]], "Duo Ding": [0, ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012]], "Yongchan Ban": [0, ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012]], "Jae-Seok Yang": [0.9992186725139618, ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012]], "Kun Yuan": [0, ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012]], "Minsik Cho": [0.5392245203256607, ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper)", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", "iccad", 2012]], "Jianxin Fang": [0, ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", "iccad", 2012]], "Saket Gupta": [0, ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", "iccad", 2012]], "Sanjay V. Kumar": [0, ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", "iccad", 2012], ["A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations", ["Sravan K. Marella", "Sanjay V. Kumar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429450", "iccad", 2012]], "Sravan K. Marella": [0, ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", "iccad", 2012], ["A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations", ["Sravan K. Marella", "Sanjay V. Kumar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429450", "iccad", 2012]], "Vivek Mishra": [0, ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", "iccad", 2012]], "Pingqiang Zhou": [0, ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", "iccad", 2012], ["Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications", ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429435", "iccad", 2012]], "Sachin S. Sapatnekar": [0, ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", "iccad", 2012], ["Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications", ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429435", "iccad", 2012], ["A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations", ["Sravan K. Marella", "Sanjay V. Kumar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429450", "iccad", 2012]], "Suming Lai": [0, ["Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators", ["Suming Lai", "Boyuan Yan", "Peng Li"], "https://doi.org/10.1145/2429384.2429433", "iccad", 2012]], "Boyuan Yan": [0, ["Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators", ["Suming Lai", "Boyuan Yan", "Peng Li"], "https://doi.org/10.1145/2429384.2429433", "iccad", 2012]], "Cheng Zhuo": [0, ["A silicon-validated methodology for power delivery modeling and simulation", ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "https://doi.org/10.1145/2429384.2429434", "iccad", 2012]], "Gustavo R. Wilke": [0, ["A silicon-validated methodology for power delivery modeling and simulation", ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "https://doi.org/10.1145/2429384.2429434", "iccad", 2012]], "Ritochit Chakraborty": [0, ["A silicon-validated methodology for power delivery modeling and simulation", ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "https://doi.org/10.1145/2429384.2429434", "iccad", 2012]], "Alaeddin A. Aydiner": [0, ["A silicon-validated methodology for power delivery modeling and simulation", ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "https://doi.org/10.1145/2429384.2429434", "iccad", 2012]], "Sourav Chakravarty": [0, ["A silicon-validated methodology for power delivery modeling and simulation", ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "https://doi.org/10.1145/2429384.2429434", "iccad", 2012]], "Wei-Kai Shih": [0, ["A silicon-validated methodology for power delivery modeling and simulation", ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "https://doi.org/10.1145/2429384.2429434", "iccad", 2012]], "Won Ho Choi": [0.8983318954706192, ["Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications", ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429435", "iccad", 2012]], "Bongjin Kim": [0.835849791765213, ["Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications", ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429435", "iccad", 2012]], "Chris H. Kim": [5.475139508437366e-10, ["Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications", ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429435", "iccad", 2012]], "Shih-Lien Lu": [0, ["Scaling the \"Memory Wall\": Designer track", ["Shih-Lien Lu", "Tanay Karnik", "Ganapati Srinivasa", "Kai-Yuan Chao", "Doug Carmean", "Jim Held"], "https://doi.org/10.1145/2429384.2429437", "iccad", 2012]], "Tanay Karnik": [0, ["Scaling the \"Memory Wall\": Designer track", ["Shih-Lien Lu", "Tanay Karnik", "Ganapati Srinivasa", "Kai-Yuan Chao", "Doug Carmean", "Jim Held"], "https://doi.org/10.1145/2429384.2429437", "iccad", 2012]], "Ganapati Srinivasa": [0, ["Scaling the \"Memory Wall\": Designer track", ["Shih-Lien Lu", "Tanay Karnik", "Ganapati Srinivasa", "Kai-Yuan Chao", "Doug Carmean", "Jim Held"], "https://doi.org/10.1145/2429384.2429437", "iccad", 2012]], "Kai-Yuan Chao": [0, ["Scaling the \"Memory Wall\": Designer track", ["Shih-Lien Lu", "Tanay Karnik", "Ganapati Srinivasa", "Kai-Yuan Chao", "Doug Carmean", "Jim Held"], "https://doi.org/10.1145/2429384.2429437", "iccad", 2012]], "Doug Carmean": [0, ["Scaling the \"Memory Wall\": Designer track", ["Shih-Lien Lu", "Tanay Karnik", "Ganapati Srinivasa", "Kai-Yuan Chao", "Doug Carmean", "Jim Held"], "https://doi.org/10.1145/2429384.2429437", "iccad", 2012]], "Jim Held": [0, ["Scaling the \"Memory Wall\": Designer track", ["Shih-Lien Lu", "Tanay Karnik", "Ganapati Srinivasa", "Kai-Yuan Chao", "Doug Carmean", "Jim Held"], "https://doi.org/10.1145/2429384.2429437", "iccad", 2012]], "Sandeep Kumar Goel": [0, ["Test challenges in designing complex 3D chips: What in on the horizon for EDA industry?: Designer track", ["Sandeep Kumar Goel"], "https://doi.org/10.1145/2429384.2429438", "iccad", 2012]], "Robert Patti": [0, ["3D integrated circuits: Designing in a new dimension: Designer track", ["Robert Patti"], "https://doi.org/10.1145/2429384.2429439", "iccad", 2012]], "Charles J. Alpert": [0, ["Placement: Hot or Not?", ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "https://doi.org/10.1145/2429384.2429442", "iccad", 2012], ["ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2429384.2429456", "iccad", 2012]], "Zhuo Li": [0, ["Placement: Hot or Not?", ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "https://doi.org/10.1145/2429384.2429442", "iccad", 2012], ["Opening: Introduction to CAD contest at ICCAD 2012: CAD contest", ["Iris Hui-Ru Jiang", "Zhuo Li", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429454", "iccad", 2012], ["ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2429384.2429456", "iccad", 2012], ["2012 TAU power grid simulation contest: Benchmark suite and results", ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "https://doi.org/10.1145/2429384.2429523", "iccad", 2012]], "Gi-Joon Nam": [0.9842500239610672, ["Placement: Hot or Not?", ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "https://doi.org/10.1145/2429384.2429442", "iccad", 2012]], "Chin Ngai Sze": [0, ["Placement: Hot or Not?", ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "https://doi.org/10.1145/2429384.2429442", "iccad", 2012]], "Natarajan Viswanathan": [0, ["Placement: Hot or Not?", ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "https://doi.org/10.1145/2429384.2429442", "iccad", 2012], ["ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2429384.2429456", "iccad", 2012]], "Samuel I. Ward": [0, ["Placement: Hot or Not?", ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "https://doi.org/10.1145/2429384.2429442", "iccad", 2012]], "Natasa Miskov-Zivanov": [0, ["Modeling and design automation of biological circuits and systems", ["Natasa Miskov-Zivanov", "James R. Faeder", "Chris J. Myers", "Herbert M. Sauro"], "https://doi.org/10.1145/2429384.2429444", "iccad", 2012]], "James R. Faeder": [0, ["Modeling and design automation of biological circuits and systems", ["Natasa Miskov-Zivanov", "James R. Faeder", "Chris J. Myers", "Herbert M. Sauro"], "https://doi.org/10.1145/2429384.2429444", "iccad", 2012]], "Chris J. Myers": [0, ["Modeling and design automation of biological circuits and systems", ["Natasa Miskov-Zivanov", "James R. Faeder", "Chris J. Myers", "Herbert M. Sauro"], "https://doi.org/10.1145/2429384.2429444", "iccad", 2012]], "Herbert M. Sauro": [0, ["Modeling and design automation of biological circuits and systems", ["Natasa Miskov-Zivanov", "James R. Faeder", "Chris J. Myers", "Herbert M. Sauro"], "https://doi.org/10.1145/2429384.2429444", "iccad", 2012]], "Norman P. Jouppi": [0, ["CACTI-IO: CACTI with off-chip power-area-timing models", ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "https://doi.org/10.1145/2429384.2429446", "iccad", 2012]], "Naveen Muralimanohar": [0, ["CACTI-IO: CACTI with off-chip power-area-timing models", ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "https://doi.org/10.1145/2429384.2429446", "iccad", 2012]], "Vaishnav Srinivas": [0, ["CACTI-IO: CACTI with off-chip power-area-timing models", ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "https://doi.org/10.1145/2429384.2429446", "iccad", 2012]], "Hamed Tabkhi": [0, ["AFReP: Application-guided Function-level Registerfile power-gating for embedded processors", ["Hamed Tabkhi", "Gunar Schirner"], "https://doi.org/10.1145/2429384.2429447", "iccad", 2012]], "Gunar Schirner": [0, ["AFReP: Application-guided Function-level Registerfile power-gating for embedded processors", ["Hamed Tabkhi", "Gunar Schirner"], "https://doi.org/10.1145/2429384.2429447", "iccad", 2012]], "Yu-Guang Chen": [0, ["Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms", ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "https://doi.org/10.1145/2429384.2429448", "iccad", 2012]], "Kuan-Yu Lai": [0, ["Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms", ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "https://doi.org/10.1145/2429384.2429448", "iccad", 2012]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms", ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "https://doi.org/10.1145/2429384.2429448", "iccad", 2012]], "Jiwoo Pak": [0.8158215135335922, ["Electromigration-aware routing for 3D ICs with stress-aware EM modeling", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429451", "iccad", 2012]], "Sung Kyu Lim": [0.9975332617759705, ["Electromigration-aware routing for 3D ICs with stress-aware EM modeling", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429451", "iccad", 2012], ["Ultra high density logic designs using transistor-level monolithic 3D integration", ["Young-Joon Lee", "Patrick Morrow", "Sung Kyu Lim"], "https://doi.org/10.1145/2429384.2429500", "iccad", 2012]], "Jianyong Xie": [0, ["3D transient thermal solver using non-conformal domain decomposition approach", ["Jianyong Xie", "Madhavan Swaminathan"], "https://doi.org/10.1145/2429384.2429452", "iccad", 2012]], "Madhavan Swaminathan": [0, ["3D transient thermal solver using non-conformal domain decomposition approach", ["Jianyong Xie", "Madhavan Swaminathan"], "https://doi.org/10.1145/2429384.2429452", "iccad", 2012]], "Iris Hui-Ru Jiang": [0, ["Opening: Introduction to CAD contest at ICCAD 2012: CAD contest", ["Iris Hui-Ru Jiang", "Zhuo Li", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429454", "iccad", 2012]], "WoeiTzy Jong": [0, ["ICCAD-2012 CAD contest in finding the minimal logic difference for functional ECO and benchmark suite: CAD contest", ["WoeiTzy Jong", "Hwei-Tseng Wang", "Chengta Hsieh", "Kei-Yong Khoo"], "https://doi.org/10.1145/2429384.2429455", "iccad", 2012]], "Hwei-Tseng Wang": [1.4781545587538858e-06, ["ICCAD-2012 CAD contest in finding the minimal logic difference for functional ECO and benchmark suite: CAD contest", ["WoeiTzy Jong", "Hwei-Tseng Wang", "Chengta Hsieh", "Kei-Yong Khoo"], "https://doi.org/10.1145/2429384.2429455", "iccad", 2012]], "Chengta Hsieh": [0, ["ICCAD-2012 CAD contest in finding the minimal logic difference for functional ECO and benchmark suite: CAD contest", ["WoeiTzy Jong", "Hwei-Tseng Wang", "Chengta Hsieh", "Kei-Yong Khoo"], "https://doi.org/10.1145/2429384.2429455", "iccad", 2012]], "Kei-Yong Khoo": [0, ["ICCAD-2012 CAD contest in finding the minimal logic difference for functional ECO and benchmark suite: CAD contest", ["WoeiTzy Jong", "Hwei-Tseng Wang", "Chengta Hsieh", "Kei-Yong Khoo"], "https://doi.org/10.1145/2429384.2429455", "iccad", 2012]], "Cliff C. N. Sze": [0, ["ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2429384.2429456", "iccad", 2012]], "Yaoguang Wei": [0, ["ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2429384.2429456", "iccad", 2012]], "J. Andres Torres": [0, ["ICCAD-2012 CAD contest in fuzzy pattern matching for physical verification and benchmark suite", ["J. Andres Torres"], "https://doi.org/10.1145/2429384.2429457", "iccad", 2012]], "Mian Dong": [0.47375383973121643, ["System energy consumption is a multi-player game", ["Mian Dong", "Tian Lan", "Lin Zhong"], "https://doi.org/10.1145/2429384.2429459", "iccad", 2012]], "Tian Lan": [0, ["System energy consumption is a multi-player game", ["Mian Dong", "Tian Lan", "Lin Zhong"], "https://doi.org/10.1145/2429384.2429459", "iccad", 2012]], "Lin Zhong": [0, ["System energy consumption is a multi-player game", ["Mian Dong", "Tian Lan", "Lin Zhong"], "https://doi.org/10.1145/2429384.2429459", "iccad", 2012]], "Sheng-Han Yeh": [0, ["Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips", ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429461", "iccad", 2012]], "Jia-Wen Chang": [3.867257447609518e-07, ["Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips", ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429461", "iccad", 2012]], "Tsung-Wei Huang": [0, ["Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips", ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429461", "iccad", 2012]], "Tsung-Yi Ho": [0, ["Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips", ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429461", "iccad", 2012], ["Dictionary-based error recovery in cyberphysical digital-microfluidic biochips", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429463", "iccad", 2012], ["Performance-driven analog placement considering monotonic current paths", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", "iccad", 2012]], "De-An Huang": [0, ["Compiling program control flows into biochemical reactions", ["De-An Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"], "https://doi.org/10.1145/2429384.2429462", "iccad", 2012]], "Jie-Hong R. Jiang": [0, ["Compiling program control flows into biochemical reactions", ["De-An Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"], "https://doi.org/10.1145/2429384.2429462", "iccad", 2012]], "Ruei-Yang Huang": [0, ["Compiling program control flows into biochemical reactions", ["De-An Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"], "https://doi.org/10.1145/2429384.2429462", "iccad", 2012]], "Chi-Yun Cheng": [0, ["Compiling program control flows into biochemical reactions", ["De-An Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"], "https://doi.org/10.1145/2429384.2429462", "iccad", 2012]], "Yan Luo": [0, ["Dictionary-based error recovery in cyberphysical digital-microfluidic biochips", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429463", "iccad", 2012]], "Krishnendu Chakrabarty": [0, ["Dictionary-based error recovery in cyberphysical digital-microfluidic biochips", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429463", "iccad", 2012]], "Juinn-Dar Huang": [0, ["Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees", ["Juinn-Dar Huang", "Chia-Hung Liu", "Ting-Wei Chiang"], "https://doi.org/10.1145/2429384.2429464", "iccad", 2012]], "Chia-Hung Liu": [0, ["Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees", ["Juinn-Dar Huang", "Chia-Hung Liu", "Ting-Wei Chiang"], "https://doi.org/10.1145/2429384.2429464", "iccad", 2012]], "Ting-Wei Chiang": [0, ["Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees", ["Juinn-Dar Huang", "Chia-Hung Liu", "Ting-Wei Chiang"], "https://doi.org/10.1145/2429384.2429464", "iccad", 2012]], "Konstantis Daloukas": [0, ["Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures", ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "https://doi.org/10.1145/2429384.2429466", "iccad", 2012]], "Nestoras E. Evmorfopoulos": [0, ["Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures", ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "https://doi.org/10.1145/2429384.2429466", "iccad", 2012]], "George Drasidis": [0, ["Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures", ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "https://doi.org/10.1145/2429384.2429466", "iccad", 2012]], "Michalis K. Tsiampas": [0, ["Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures", ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "https://doi.org/10.1145/2429384.2429466", "iccad", 2012]], "Panagiota Tsompanopoulou": [0, ["Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures", ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "https://doi.org/10.1145/2429384.2429466", "iccad", 2012]], "George I. Stamoulis": [0, ["Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures", ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "https://doi.org/10.1145/2429384.2429466", "iccad", 2012]], "Jia Wang": [0.05329904705286026, ["Deterministic random walk preconditioning for power grid analysis", ["Jia Wang"], "https://doi.org/10.1145/2429384.2429467", "iccad", 2012], ["Parallel forward and back substitution for efficient power grid simulation", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/2429384.2429527", "iccad", 2012], ["Fast approximation for peak power driven voltage partitioning in almost linear time", ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"], "https://doi.org/10.1145/2429384.2429537", "iccad", 2012]], "Ting Yu": [0.000294187426334247, ["Efficient parallel power grid analysis via Additive Schwarz Method", ["Ting Yu", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429468", "iccad", 2012], ["PGT_SOLVER: An efficient solver for power grid transient analysis", ["Ting Yu", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429524", "iccad", 2012]], "Shih-Hung Weng": [0, ["Circuit simulation via matrix exponential method for stiffness handling and parallel processing", ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2429384.2429469", "iccad", 2012], ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", "iccad", 2012]], "Quan Chen": [0, ["Circuit simulation via matrix exponential method for stiffness handling and parallel processing", ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2429384.2429469", "iccad", 2012], ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", "iccad", 2012]], "Ngai Wong": [0, ["Circuit simulation via matrix exponential method for stiffness handling and parallel processing", ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2429384.2429469", "iccad", 2012], ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", "iccad", 2012]], "Chung-Kuan Cheng": [0, ["Circuit simulation via matrix exponential method for stiffness handling and parallel processing", ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2429384.2429469", "iccad", 2012], ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", "iccad", 2012]], "Pierre-Francois Desrumaux": [0, ["An efficient control variates method for yield estimation of analog circuits based on a local model", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", "iccad", 2012]], "Yoan Dupret": [0, ["An efficient control variates method for yield estimation of analog circuits based on a local model", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", "iccad", 2012]], "Jens Tingleff": [0, ["An efficient control variates method for yield estimation of analog circuits based on a local model", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", "iccad", 2012]], "Sean Minehane": [0, ["An efficient control variates method for yield estimation of analog circuits based on a local model", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", "iccad", 2012]], "Mark Redford": [0, ["An efficient control variates method for yield estimation of analog circuits based on a local model", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", "iccad", 2012]], "Laurent Latorre": [0, ["An efficient control variates method for yield estimation of analog circuits based on a local model", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", "iccad", 2012]], "Pascal Nouet": [0, ["An efficient control variates method for yield estimation of analog circuits based on a local model", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", "iccad", 2012]], "Wim Schoenmaker": [0, ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", "iccad", 2012]], "Guan-Hua Chen": [0, ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", "iccad", 2012]], "Lijun Jiang": [0, ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", "iccad", 2012]], "Xueqian Zhao": [0, ["GPSCP: A general-purpose support-circuit preconditioning approach to large-scale SPICE-accurate nonlinear circuit simulations", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2429384.2429473", "iccad", 2012]], "Zhuo Feng": [0, ["GPSCP: A general-purpose support-circuit preconditioning approach to large-scale SPICE-accurate nonlinear circuit simulations", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2429384.2429473", "iccad", 2012]], "Leyi Yin": [0, ["Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques", ["Leyi Yin", "Yue Deng", "Peng Li"], "https://doi.org/10.1145/2429384.2429474", "iccad", 2012]], "Yue Deng": [0, ["Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques", ["Leyi Yin", "Yue Deng", "Peng Li"], "https://doi.org/10.1145/2429384.2429474", "iccad", 2012]], "Richard F. Barrett": [0, ["Toward codesign in high performance computing systems", ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "https://doi.org/10.1145/2429384.2429476", "iccad", 2012]], "Xiaobo Sharon Hu": [0, ["Toward codesign in high performance computing systems", ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "https://doi.org/10.1145/2429384.2429476", "iccad", 2012]], "Sudip S. Dosanjh": [0, ["Toward codesign in high performance computing systems", ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "https://doi.org/10.1145/2429384.2429476", "iccad", 2012]], "Steven G. Parker": [0, ["Toward codesign in high performance computing systems", ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "https://doi.org/10.1145/2429384.2429476", "iccad", 2012]], "Michael A. Heroux": [0, ["Toward codesign in high performance computing systems", ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "https://doi.org/10.1145/2429384.2429476", "iccad", 2012]], "John Shalf": [0, ["Toward codesign in high performance computing systems", ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "https://doi.org/10.1145/2429384.2429476", "iccad", 2012]], "Florentine Dubois": [0, ["Accurate on-chip router area modeling with Kriging methodology", ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Frederic Petrot"], "https://doi.org/10.1145/2429384.2429478", "iccad", 2012]], "Valerio Catalano": [0, ["Accurate on-chip router area modeling with Kriging methodology", ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Frederic Petrot"], "https://doi.org/10.1145/2429384.2429478", "iccad", 2012]], "Marcello Coppola": [0, ["Accurate on-chip router area modeling with Kriging methodology", ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Frederic Petrot"], "https://doi.org/10.1145/2429384.2429478", "iccad", 2012]], "Frederic Petrot": [0, ["Accurate on-chip router area modeling with Kriging methodology", ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Frederic Petrot"], "https://doi.org/10.1145/2429384.2429478", "iccad", 2012]], "Yi-Jung Chen": [0, ["Distributed memory interface synthesis for Network-on-Chips with 3D-stacked DRAMs", ["Yi-Jung Chen", "Chia-Lin Yang", "Jian-Jia Chen"], "https://doi.org/10.1145/2429384.2429479", "iccad", 2012]], "Chia-Lin Yang": [0.0003973046550527215, ["Distributed memory interface synthesis for Network-on-Chips with 3D-stacked DRAMs", ["Yi-Jung Chen", "Chia-Lin Yang", "Jian-Jia Chen"], "https://doi.org/10.1145/2429384.2429479", "iccad", 2012]], "Jian-Jia Chen": [0, ["Distributed memory interface synthesis for Network-on-Chips with 3D-stacked DRAMs", ["Yi-Jung Chen", "Chia-Lin Yang", "Jian-Jia Chen"], "https://doi.org/10.1145/2429384.2429479", "iccad", 2012]], "Levent Aksoy": [0, ["Multiple tunable constant multiplications: Algorithms and applications", ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/2429384.2429482", "iccad", 2012]], "Eduardo Costa": [0, ["Multiple tunable constant multiplications: Algorithms and applications", ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/2429384.2429482", "iccad", 2012]], "Paulo F. Flores": [0, ["Multiple tunable constant multiplications: Algorithms and applications", ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/2429384.2429482", "iccad", 2012]], "Jose C. Monteiro": [0, ["Multiple tunable constant multiplications: Algorithms and applications", ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/2429384.2429482", "iccad", 2012]], "Yuxin Wang": [4.4390054426912684e-05, ["Memory partitioning and scheduling co-optimization in behavioral synthesis", ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "https://doi.org/10.1145/2429384.2429484", "iccad", 2012]], "Peng Zhang": [0, ["Memory partitioning and scheduling co-optimization in behavioral synthesis", ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "https://doi.org/10.1145/2429384.2429484", "iccad", 2012]], "Guojie Luo": [0, ["Memory partitioning and scheduling co-optimization in behavioral synthesis", ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "https://doi.org/10.1145/2429384.2429484", "iccad", 2012]], "Tao Wang": [0.0013258812250569463, ["Memory partitioning and scheduling co-optimization in behavioral synthesis", ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "https://doi.org/10.1145/2429384.2429484", "iccad", 2012]], "Jason Cong": [0, ["Memory partitioning and scheduling co-optimization in behavioral synthesis", ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "https://doi.org/10.1145/2429384.2429484", "iccad", 2012]], "Andreas C. Cangellaris": [0, ["Confronting and exploiting operating environment uncertainty in predictive analysis of signal integrity", ["Andreas C. Cangellaris"], "https://doi.org/10.1145/2429384.2429486", "iccad", 2012]], "Weng Cho Chew": [0, ["Multi-scale, multi-physics analysis for device, chip, package, and board level", ["Weng Cho Chew"], "https://doi.org/10.1145/2429384.2429487", "iccad", 2012]], "Vikram Jandhyala": [0, ["Design strategies for high-dimensional electromagnetic systems", ["Vikram Jandhyala", "Arun V. Sathanur"], "https://doi.org/10.1145/2429384.2429488", "iccad", 2012]], "Arun V. Sathanur": [0, ["Design strategies for high-dimensional electromagnetic systems", ["Vikram Jandhyala", "Arun V. Sathanur"], "https://doi.org/10.1145/2429384.2429488", "iccad", 2012]], "Jin-Fa Lee": [0.03906211629509926, ["Co-simulations of electromagnetic and thermal effects in electronic circuits using non-conformal numerical methods", ["Jin-Fa Lee", "Yang Shao", "Zhen Peng"], "https://doi.org/10.1145/2429384.2429489", "iccad", 2012]], "Yang Shao": [0, ["Co-simulations of electromagnetic and thermal effects in electronic circuits using non-conformal numerical methods", ["Jin-Fa Lee", "Yang Shao", "Zhen Peng"], "https://doi.org/10.1145/2429384.2429489", "iccad", 2012]], "Zhen Peng": [0, ["Co-simulations of electromagnetic and thermal effects in electronic circuits using non-conformal numerical methods", ["Jin-Fa Lee", "Yang Shao", "Zhen Peng"], "https://doi.org/10.1145/2429384.2429489", "iccad", 2012]], "Ruining He": [0, ["ISBA: An independent set-based algorithm for automated partial reconfiguration module generation", ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"], "https://doi.org/10.1145/2429384.2429491", "iccad", 2012]], "Yuchun Ma": [0, ["ISBA: An independent set-based algorithm for automated partial reconfiguration module generation", ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"], "https://doi.org/10.1145/2429384.2429491", "iccad", 2012]], "Kang Zhao": [0, ["ISBA: An independent set-based algorithm for automated partial reconfiguration module generation", ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"], "https://doi.org/10.1145/2429384.2429491", "iccad", 2012]], "Jinian Bian": [0, ["ISBA: An independent set-based algorithm for automated partial reconfiguration module generation", ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"], "https://doi.org/10.1145/2429384.2429491", "iccad", 2012]], "Tuo Li": [0, ["Fine-grained hardware/software methodology for process migration in MPSoCs", ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2429384.2429492", "iccad", 2012]], "Jude Angelo Ambrose": [0, ["Fine-grained hardware/software methodology for process migration in MPSoCs", ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2429384.2429492", "iccad", 2012]], "Sri Parameswaran": [0, ["Fine-grained hardware/software methodology for process migration in MPSoCs", ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2429384.2429492", "iccad", 2012]], "Xiang Chen": [0, ["Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays", ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "https://doi.org/10.1145/2429384.2429493", "iccad", 2012], ["Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan", ["Yiran Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2429384.2429534", "iccad", 2012]], "Beiye Liu": [0, ["Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays", ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "https://doi.org/10.1145/2429384.2429493", "iccad", 2012]], "Yiran Chen": [0, ["Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays", ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "https://doi.org/10.1145/2429384.2429493", "iccad", 2012], ["Multi-level cell STT-RAM: Is it realistic or just a dream?", ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429498", "iccad", 2012], ["Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan", ["Yiran Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2429384.2429534", "iccad", 2012], ["A thermal and process variation aware MTJ switching model and its applications in soft error analysis", ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429541", "iccad", 2012]], "Mengying Zhao": [0, ["Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays", ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "https://doi.org/10.1145/2429384.2429493", "iccad", 2012], ["Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan", ["Yiran Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2429384.2429534", "iccad", 2012]], "Chun Jason Xue": [0, ["Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays", ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "https://doi.org/10.1145/2429384.2429493", "iccad", 2012], ["Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan", ["Yiran Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2429384.2429534", "iccad", 2012]], "Xiaojun Guo": [0, ["Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays", ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "https://doi.org/10.1145/2429384.2429493", "iccad", 2012], ["Transistor technologies and pixel circuit design for efficient active-matrix organic light-emitting diode displays", ["Xiaojun Guo", "Guangyu Yao", "Xiaoli Xu", "Wenjiang Liu", "Tao Liu"], "https://doi.org/10.1145/2429384.2429532", "iccad", 2012]], "Koen Lampaert": [0, ["Implementing high-performance, low-power embedded processors: Challenges and solutions: Designer track", ["Koen Lampaert"], "https://doi.org/10.1145/2429384.2429495", "iccad", 2012]], "Chien-Ping Lu": [0, ["Latency tolerance for Throughput Computing: Designer track", ["Chien-Ping Lu", "Brian Ko"], "https://doi.org/10.1145/2429384.2429496", "iccad", 2012]], "Brian Ko": [1.2593832707352703e-05, ["Latency tolerance for Throughput Computing: Designer track", ["Chien-Ping Lu", "Brian Ko"], "https://doi.org/10.1145/2429384.2429496", "iccad", 2012]], "Yaojun Zhang": [0, ["Multi-level cell STT-RAM: Is it realistic or just a dream?", ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429498", "iccad", 2012]], "Lu Zhang": [0, ["Multi-level cell STT-RAM: Is it realistic or just a dream?", ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429498", "iccad", 2012]], "Wujie Wen": [0, ["Multi-level cell STT-RAM: Is it realistic or just a dream?", ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429498", "iccad", 2012]], "Guangyu Sun": [0.00010970079893013462, ["Multi-level cell STT-RAM: Is it realistic or just a dream?", ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429498", "iccad", 2012]], "Sijing Han": [0.019495833199471235, ["Ultra-low power NEMS FPGA", ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"], "https://doi.org/10.1145/2429384.2429499", "iccad", 2012]], "Vijay Sirigiri": [0, ["Ultra-low power NEMS FPGA", ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"], "https://doi.org/10.1145/2429384.2429499", "iccad", 2012]], "Daniel G. Saab": [0, ["Ultra-low power NEMS FPGA", ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"], "https://doi.org/10.1145/2429384.2429499", "iccad", 2012]], "Massood Tabib-Azar": [0, ["Ultra-low power NEMS FPGA", ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"], "https://doi.org/10.1145/2429384.2429499", "iccad", 2012]], "Young-Joon Lee": [0.9998951256275177, ["Ultra high density logic designs using transistor-level monolithic 3D integration", ["Young-Joon Lee", "Patrick Morrow", "Sung Kyu Lim"], "https://doi.org/10.1145/2429384.2429500", "iccad", 2012]], "Patrick Morrow": [0, ["Ultra high density logic designs using transistor-level monolithic 3D integration", ["Young-Joon Lee", "Patrick Morrow", "Sung Kyu Lim"], "https://doi.org/10.1145/2429384.2429500", "iccad", 2012]], "Chenjie Gu": [0, ["Challenges in post-silicon validation of high-speed I/O links", ["Chenjie Gu"], "https://doi.org/10.1145/2429384.2429502", "iccad", 2012], ["Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion", ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1145/2429384.2429519", "iccad", 2012]], "Xin Li": [0, ["Post-silicon performance modeling and tuning of analog/mixed-signal circuits via Bayesian Model Fusion", ["Xin Li"], "https://doi.org/10.1145/2429384.2429503", "iccad", 2012], ["Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion", ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1145/2429384.2429519", "iccad", 2012]], "Abhijit Chatterjee": [0, ["Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits", ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "https://doi.org/10.1145/2429384.2429504", "iccad", 2012]], "Sabyasachi Deyati": [0, ["Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits", ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "https://doi.org/10.1145/2429384.2429504", "iccad", 2012]], "Barry John Muldrey": [0, ["Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits", ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "https://doi.org/10.1145/2429384.2429504", "iccad", 2012]], "Shyam Kumar Devarakond": [0, ["Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits", ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "https://doi.org/10.1145/2429384.2429504", "iccad", 2012]], "Aritra Banerjee": [0, ["Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits", ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "https://doi.org/10.1145/2429384.2429504", "iccad", 2012]], "Rawan Abdel-Khalek": [0, ["Functional post-silicon diagnosis and debug for networks-on-chip", ["Rawan Abdel-Khalek", "Valeria Bertacco"], "https://doi.org/10.1145/2429384.2429506", "iccad", 2012]], "John Jose": [0, ["TRACKER: A low overhead adaptive NoC router with load balancing selection strategy", ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"], "https://doi.org/10.1145/2429384.2429507", "iccad", 2012]], "K. V. Mahathi": [0, ["TRACKER: A low overhead adaptive NoC router with load balancing selection strategy", ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"], "https://doi.org/10.1145/2429384.2429507", "iccad", 2012]], "J. Shiva Shankar": [0, ["TRACKER: A low overhead adaptive NoC router with load balancing selection strategy", ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"], "https://doi.org/10.1145/2429384.2429507", "iccad", 2012]], "Madhu Mutyam": [0, ["TRACKER: A low overhead adaptive NoC router with load balancing selection strategy", ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"], "https://doi.org/10.1145/2429384.2429507", "iccad", 2012]], "Sheng Wei": [0, ["Provably complete hardware Trojan detection using test point insertion", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429508", "iccad", 2012]], "Kai Li": [0, ["Provably complete hardware Trojan detection using test point insertion", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429508", "iccad", 2012]], "Farinaz Koushanfar": [0, ["Provably complete hardware Trojan detection using test point insertion", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429508", "iccad", 2012]], "Miodrag Potkonjak": [0, ["Provably complete hardware Trojan detection using test point insertion", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429508", "iccad", 2012], ["Using standardized quantization for multi-party PPUF matching: Foundations and applications", ["Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429509", "iccad", 2012]], "Saro Meguerdichian": [0, ["Using standardized quantization for multi-party PPUF matching: Foundations and applications", ["Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429509", "iccad", 2012]], "Wei Hu": [0, ["Simultaneous information flow security and circuit redundancy in Boolean gates", ["Wei Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"], "https://doi.org/10.1145/2429384.2429511", "iccad", 2012]], "Jason Oberg": [0, ["Simultaneous information flow security and circuit redundancy in Boolean gates", ["Wei Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"], "https://doi.org/10.1145/2429384.2429511", "iccad", 2012]], "Dejun Mu": [0, ["Simultaneous information flow security and circuit redundancy in Boolean gates", ["Wei Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"], "https://doi.org/10.1145/2429384.2429511", "iccad", 2012]], "Ryan Kastner": [0, ["Simultaneous information flow security and circuit redundancy in Boolean gates", ["Wei Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"], "https://doi.org/10.1145/2429384.2429511", "iccad", 2012]], "Yuxi Liu": [0, ["On logic synthesis for timing speculation", ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1145/2429384.2429512", "iccad", 2012]], "Rong Ye": [0.01968786818906665, ["On logic synthesis for timing speculation", ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1145/2429384.2429512", "iccad", 2012]], "Feng Yuan": [0, ["On logic synthesis for timing speculation", ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1145/2429384.2429512", "iccad", 2012]], "Rakesh Kumar": [0, ["On logic synthesis for timing speculation", ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1145/2429384.2429512", "iccad", 2012]], "Qiang Xu": [0, ["On logic synthesis for timing speculation", ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1145/2429384.2429512", "iccad", 2012]], "Wenlong Yang": [0.0017233112594112754, ["Lazy man's logic synthesis", ["Wenlong Yang", "Lingli Wang", "Alan Mishchenko"], "https://doi.org/10.1145/2429384.2429513", "iccad", 2012]], "Lingli Wang": [5.999964685088344e-07, ["Lazy man's logic synthesis", ["Wenlong Yang", "Lingli Wang", "Alan Mishchenko"], "https://doi.org/10.1145/2429384.2429513", "iccad", 2012]], "Alan Mishchenko": [0, ["Lazy man's logic synthesis", ["Wenlong Yang", "Lingli Wang", "Alan Mishchenko"], "https://doi.org/10.1145/2429384.2429513", "iccad", 2012]], "Niranjan Kulkarni": [0, ["Minimizing area and power of sequential CMOS circuits using threshold decomposition", ["Niranjan Kulkarni", "Nishant Nukala", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2429384.2429514", "iccad", 2012]], "Nishant Nukala": [0, ["Minimizing area and power of sequential CMOS circuits using threshold decomposition", ["Niranjan Kulkarni", "Nishant Nukala", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2429384.2429514", "iccad", 2012]], "Sarma B. K. Vrudhula": [0, ["Minimizing area and power of sequential CMOS circuits using threshold decomposition", ["Niranjan Kulkarni", "Nishant Nukala", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2429384.2429514", "iccad", 2012]], "Po-Hsun Wu": [0.0002792596278595738, ["Performance-driven analog placement considering monotonic current paths", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", "iccad", 2012]], "Mark Po-Hung Lin": [0, ["Performance-driven analog placement considering monotonic current paths", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", "iccad", 2012]], "Yang-Ru Chen": [0, ["Performance-driven analog placement considering monotonic current paths", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", "iccad", 2012]], "Bing-Shiun Chou": [0, ["Performance-driven analog placement considering monotonic current paths", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", "iccad", 2012]], "Tung-Chieh Chen": [0, ["Performance-driven analog placement considering monotonic current paths", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", "iccad", 2012]], "Bin-Da Liu": [0, ["Performance-driven analog placement considering monotonic current paths", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", "iccad", 2012]], "Po-Cheng Pan": [0, ["Configurable analog routing methodology via technology and design constraint unification", ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "https://doi.org/10.1145/2429384.2429517", "iccad", 2012]], "Hung-Ming Chen": [0, ["Configurable analog routing methodology via technology and design constraint unification", ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "https://doi.org/10.1145/2429384.2429517", "iccad", 2012]], "Yi-Kan Cheng": [0, ["Configurable analog routing methodology via technology and design constraint unification", ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "https://doi.org/10.1145/2429384.2429517", "iccad", 2012]], "Jill Liu": [0, ["Configurable analog routing methodology via technology and design constraint unification", ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "https://doi.org/10.1145/2429384.2429517", "iccad", 2012]], "Wei-Yi Hu": [0, ["Configurable analog routing methodology via technology and design constraint unification", ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "https://doi.org/10.1145/2429384.2429517", "iccad", 2012]], "Fa Wang": [9.835312766881543e-06, ["Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion", ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1145/2429384.2429519", "iccad", 2012]], "Shupeng Sun": [2.953466164967722e-07, ["Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion", ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1145/2429384.2429519", "iccad", 2012]], "Cheng-Wu Lin": [0, ["Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits", ["Cheng-Wu Lin", "Chung-Lin Lee", "Jai-Ming Lin", "Soon-Jyh Chang"], "https://doi.org/10.1145/2429384.2429520", "iccad", 2012]], "Chung-Lin Lee": [0.22873914241790771, ["Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits", ["Cheng-Wu Lin", "Chung-Lin Lee", "Jai-Ming Lin", "Soon-Jyh Chang"], "https://doi.org/10.1145/2429384.2429520", "iccad", 2012]], "Jai-Ming Lin": [0, ["Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits", ["Cheng-Wu Lin", "Chung-Lin Lee", "Jai-Ming Lin", "Soon-Jyh Chang"], "https://doi.org/10.1145/2429384.2429520", "iccad", 2012]], "Soon-Jyh Chang": [5.919553768762853e-05, ["Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits", ["Cheng-Wu Lin", "Chung-Lin Lee", "Jai-Ming Lin", "Soon-Jyh Chang"], "https://doi.org/10.1145/2429384.2429520", "iccad", 2012]], "Raju Balasubramanian": [0, ["2012 TAU power grid simulation contest: Benchmark suite and results", ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "https://doi.org/10.1145/2429384.2429523", "iccad", 2012]], "Frank Liu": [0, ["2012 TAU power grid simulation contest: Benchmark suite and results", ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "https://doi.org/10.1145/2429384.2429523", "iccad", 2012]], "Sani R. Nassif": [0, ["2012 TAU power grid simulation contest: Benchmark suite and results", ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "https://doi.org/10.1145/2429384.2429523", "iccad", 2012]], "Jianlei Yang": [3.878922183453426e-10, ["PowerRush : Efficient transient simulation for power grid analysis", ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "https://doi.org/10.1145/2429384.2429526", "iccad", 2012]], "Zuowei Li": [0, ["PowerRush : Efficient transient simulation for power grid analysis", ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "https://doi.org/10.1145/2429384.2429526", "iccad", 2012]], "Yici Cai": [0, ["PowerRush : Efficient transient simulation for power grid analysis", ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "https://doi.org/10.1145/2429384.2429526", "iccad", 2012]], "Qiang Zhou": [0, ["PowerRush : Efficient transient simulation for power grid analysis", ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "https://doi.org/10.1145/2429384.2429526", "iccad", 2012]], "Xuanxing Xiong": [0, ["Parallel forward and back substitution for efficient power grid simulation", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/2429384.2429527", "iccad", 2012]], "Eli Chiprout": [0, ["Power grid effects and their impact on-die", ["Eli Chiprout"], "https://doi.org/10.1145/2429384.2429529", "iccad", 2012]], "Farid N. Najm": [0, ["Overview of vectorless/early power grid verification", ["Farid N. Najm"], "https://doi.org/10.1145/2429384.2429530", "iccad", 2012]], "Guangyu Yao": [0, ["Transistor technologies and pixel circuit design for efficient active-matrix organic light-emitting diode displays", ["Xiaojun Guo", "Guangyu Yao", "Xiaoli Xu", "Wenjiang Liu", "Tao Liu"], "https://doi.org/10.1145/2429384.2429532", "iccad", 2012]], "Xiaoli Xu": [0, ["Transistor technologies and pixel circuit design for efficient active-matrix organic light-emitting diode displays", ["Xiaojun Guo", "Guangyu Yao", "Xiaoli Xu", "Wenjiang Liu", "Tao Liu"], "https://doi.org/10.1145/2429384.2429532", "iccad", 2012]], "Wenjiang Liu": [0, ["Transistor technologies and pixel circuit design for efficient active-matrix organic light-emitting diode displays", ["Xiaojun Guo", "Guangyu Yao", "Xiaoli Xu", "Wenjiang Liu", "Tao Liu"], "https://doi.org/10.1145/2429384.2429532", "iccad", 2012]], "Tao Liu": [0, ["Transistor technologies and pixel circuit design for efficient active-matrix organic light-emitting diode displays", ["Xiaojun Guo", "Guangyu Yao", "Xiaoli Xu", "Wenjiang Liu", "Tao Liu"], "https://doi.org/10.1145/2429384.2429532", "iccad", 2012]], "Donghwa Shin": [0.9275272041559219, ["Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs", ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429533", "iccad", 2012]], "Kitae Kim": [0.9100322723388672, ["Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs", ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429533", "iccad", 2012]], "Jianchao Lu": [0, ["Clock mesh synthesis with gated local trees and activity driven register clustering", ["Jianchao Lu", "Xiaomi Mao", "Baris Taskin"], "https://doi.org/10.1145/2429384.2429536", "iccad", 2012]], "Xiaomi Mao": [0, ["Clock mesh synthesis with gated local trees and activity driven register clustering", ["Jianchao Lu", "Xiaomi Mao", "Baris Taskin"], "https://doi.org/10.1145/2429384.2429536", "iccad", 2012]], "Baris Taskin": [0, ["Clock mesh synthesis with gated local trees and activity driven register clustering", ["Jianchao Lu", "Xiaomi Mao", "Baris Taskin"], "https://doi.org/10.1145/2429384.2429536", "iccad", 2012], ["High-Performance, Low-Power Resonant Clocking: Embedded tutorial", ["Matthew R. Guthaus", "Baris Taskin"], "https://doi.org/10.1145/2429384.2429545", "iccad", 2012]], "Xiaodao Chen": [0, ["Fast approximation for peak power driven voltage partitioning in almost linear time", ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"], "https://doi.org/10.1145/2429384.2429537", "iccad", 2012]], "Lin Liu": [0, ["Fast approximation for peak power driven voltage partitioning in almost linear time", ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"], "https://doi.org/10.1145/2429384.2429537", "iccad", 2012]], "Shiyan Hu": [0, ["Fast approximation for peak power driven voltage partitioning in almost linear time", ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"], "https://doi.org/10.1145/2429384.2429537", "iccad", 2012]], "Johann Knechtel": [0, ["Multiobjective optimization of deadspace, a critical resource for 3D-IC integration", ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"], "https://doi.org/10.1145/2429384.2429538", "iccad", 2012]], "Jens Lienig": [0, ["Multiobjective optimization of deadspace, a critical resource for 3D-IC integration", ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"], "https://doi.org/10.1145/2429384.2429538", "iccad", 2012]], "Matthias Thiele": [0, ["Multiobjective optimization of deadspace, a critical resource for 3D-IC integration", ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"], "https://doi.org/10.1145/2429384.2429538", "iccad", 2012]], "Wen-Hao Liu": [0, ["A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing", ["Wen-Hao Liu", "Yih-Lang Li", "Cheng-Kok Koh"], "https://doi.org/10.1145/2429384.2429539", "iccad", 2012]], "Cheng-Kok Koh": [0.0002752652144408785, ["A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing", ["Wen-Hao Liu", "Yih-Lang Li", "Cheng-Kok Koh"], "https://doi.org/10.1145/2429384.2429539", "iccad", 2012]], "Peiyuan Wang": [3.183905619152938e-07, ["A thermal and process variation aware MTJ switching model and its applications in soft error analysis", ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429541", "iccad", 2012]], "Wei Zhang": [0, ["A thermal and process variation aware MTJ switching model and its applications in soft error analysis", ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429541", "iccad", 2012]], "Rajiv V. Joshi": [0, ["A thermal and process variation aware MTJ switching model and its applications in soft error analysis", ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429541", "iccad", 2012]], "Rouwaida Kanj": [0, ["A thermal and process variation aware MTJ switching model and its applications in soft error analysis", ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429541", "iccad", 2012]], "Jin Miao": [0, ["Modeling and synthesis of quality-energy optimal approximate adders", ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1145/2429384.2429542", "iccad", 2012]], "Ku He": [0, ["Modeling and synthesis of quality-energy optimal approximate adders", ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1145/2429384.2429542", "iccad", 2012]], "Andreas Gerstlauer": [0, ["Modeling and synthesis of quality-energy optimal approximate adders", ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1145/2429384.2429542", "iccad", 2012]], "Michael Orshansky": [0, ["Modeling and synthesis of quality-energy optimal approximate adders", ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1145/2429384.2429542", "iccad", 2012]], "Shuo Wang": [0.00021898005797993392, ["Representative Critical Reliability Paths for low-cost and accurate on-chip aging evaluation", ["Shuo Wang", "Jifeng Chen", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429543", "iccad", 2012]], "Jifeng Chen": [0, ["Representative Critical Reliability Paths for low-cost and accurate on-chip aging evaluation", ["Shuo Wang", "Jifeng Chen", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429543", "iccad", 2012]], "Matthew R. Guthaus": [0, ["High-Performance, Low-Power Resonant Clocking: Embedded tutorial", ["Matthew R. Guthaus", "Baris Taskin"], "https://doi.org/10.1145/2429384.2429545", "iccad", 2012]]}