sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/myALU_device.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/myALU_device.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/monitorslv4C.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/monitorslv4C.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/DLXcontrolSchematic.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/DLXcontrolSchematic.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/FD32CE.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/FD32CE.SCH
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF5.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF5.SCH
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/Data.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/Data.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/comp.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/comp.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF32.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF32.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF16.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF16.SCH
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF6.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/BUF6.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/myLogicAnalyzer.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/myLogicAnalyzer.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/myIR.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/myIR.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/myGPR.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/myGPR.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/NOR32.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/NOR32.SCH
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/myslv_monitor.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/myslv_monitor.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/shifter.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/shifter.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/myMACschematic.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/myMACschematic.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/zero.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/zero.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/PC_env.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/PC_env.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/FULL_DLX.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/FULL_DLX.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/SOURCE.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/SOURCE.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/ALUFMUX3.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/ALUFMUX3.sch
sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,D:/Study/Project/Final_material/Lab_base/SOURCE/ADD_SUB_32.vhf,-w,D:/Study/Project/Final_material/Lab_base/SOURCE/ADD_SUB_32.sch
