

================================================================
== Vitis HLS Report for 'xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s'
================================================================
* Date:           Mon Nov  2 13:48:29 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.634 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082003|  2082003| 20.820 ms | 20.820 ms |  2082003|  2082003|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                             |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                   Instance                  |          Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |src_buf1_V_2_xfExtractPixels_1_1_0_s_fu_384  |xfExtractPixels_1_1_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |src_buf2_V_2_xfExtractPixels_1_1_0_s_fu_389  |xfExtractPixels_1_1_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret_xfExtractPixels_1_1_0_s_fu_394      |xfExtractPixels_1_1_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- Row_Loop        |  2080080|  2080080|      1926|          -|          -|  1080|    no    |
        | + Col_Loop       |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 6 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_4364, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gray_img_src_4362, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "%buf_0_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 14 'alloca' 'buf_0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "%buf_1_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 15 'alloca' 'buf_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%buf_2_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 16 'alloca' 'buf_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln189 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 17 'specmemcore' 'specmemcore_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%br_ln197 = br void %bb1451" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:197]   --->   Operation 18 'br' 'br_ln197' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.lr.ph1340, i11 %add_ln695, void %bb1451.split"   --->   Operation 19 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln882 = icmp_eq  i11 %empty, i11"   --->   Operation 20 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 21 'add' 'add_ln695' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln882, void %bb1451.split, void %.lr.ph1081.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:197]   --->   Operation 22 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %empty"   --->   Operation 23 'zext' 'zext_ln538' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538"   --->   Operation 24 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr"   --->   Operation 25 'store' 'store_ln324' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14"   --->   Operation 26 'specpipeline' 'specpipeline_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21"   --->   Operation 28 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %gray_img_src_4362" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln882)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 30 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr"   --->   Operation 31 'store' 'store_ln324' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1451"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.75>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32"   --->   Operation 33 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_58 = alloca i32"   --->   Operation 34 'alloca' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_59 = alloca i32"   --->   Operation 35 'alloca' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.75ns)   --->   "%br_ln209 = br void %.lr.ph1081" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:209]   --->   Operation 36 'br' 'br_ln209' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 3.03>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_60 = phi i11 %add_ln695_10, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1352, i11, void %.lr.ph1081.preheader"   --->   Operation 37 'phi' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_61 = phi i13 %select_ln255, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1352, i13, void %.lr.ph1081.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:255]   --->   Operation 38 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln209 = icmp_eq  i11 %empty_60, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:209]   --->   Operation 39 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %.split3, void %._crit_edge" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:209]   --->   Operation 40 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 42 'specloopname' 'specloopname_ln1620' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.69ns)   --->   "%switch_ln213 = switch i13 %empty_61, void, i13, void %.split3..lr.ph802_crit_edge, i13, void %.fold.split" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 43 'switch' 'switch_ln213' <Predicate = (!icmp_ln209)> <Delay = 0.69>
ST_5 : Operation 44 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_59"   --->   Operation 44 'store' 'store_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 1.18>
ST_5 : Operation 45 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_58"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 1.18>
ST_5 : Operation 46 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_57"   --->   Operation 46 'store' 'store_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 1.18>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph802"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.18ns)   --->   "%store_ln213 = store i2, i2 %empty_59" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 48 'store' 'store_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 1.18>
ST_5 : Operation 49 [1/1] (1.18ns)   --->   "%store_ln213 = store i2, i2 %empty_58" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 49 'store' 'store_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 1.18>
ST_5 : Operation 50 [1/1] (1.18ns)   --->   "%store_ln213 = store i2, i2 %empty_57" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 50 'store' 'store_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 1.18>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln213 = br void %.lr.ph802" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 51 'br' 'br_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_load68 = load i2 %empty_57" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 52 'load' 'p_load68' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_load66 = load i2 %empty_58" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 53 'load' 'p_load66' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty_59" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 54 'load' 'p_load' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.86ns)   --->   "%icmp_ln874 = icmp_eq  i13 %empty_61, i13"   --->   Operation 55 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.26ns)   --->   "%select_ln221 = select i1 %icmp_ln874, i2, i2 %p_load68" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 56 'select' 'select_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.26ns)   --->   "%select_ln221_1 = select i1 %icmp_ln874, i2, i2 %p_load66" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 57 'select' 'select_ln221_1' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.26ns)   --->   "%select_ln221_2 = select i1 %icmp_ln874, i2, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 58 'select' 'select_ln221_2' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.18ns)   --->   "%store_ln221 = store i2 %select_ln221_2, i2 %empty_59, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 59 'store' 'store_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 1.18>
ST_5 : Operation 60 [1/1] (1.18ns)   --->   "%store_ln221 = store i2 %select_ln221_1, i2 %empty_58, i2 %p_load66" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 60 'store' 'store_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 1.18>
ST_5 : Operation 61 [1/1] (1.18ns)   --->   "%store_ln221 = store i2 %select_ln221, i2 %empty_57, i2 %p_load68" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 61 'store' 'store_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 1.18>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph802"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.85ns)   --->   "%cmp_i_i362_i = icmp_ult  i11 %empty_60, i11"   --->   Operation 63 'icmp' 'cmp_i_i362_i' <Predicate = (!icmp_ln209)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.75ns)   --->   "%br_ln107 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 64 'br' 'br_ln107' <Predicate = (!icmp_ln209)> <Delay = 0.75>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:259]   --->   Operation 65 'ret' 'ret_ln259' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.19>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_62 = phi i11, void %.lr.ph802, i11 %add_ln695_11, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 66 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.85ns)   --->   "%icmp_ln882_7 = icmp_eq  i11 %empty_62, i11"   --->   Operation 67 'icmp' 'icmp_ln882_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.94ns)   --->   "%add_ln695_11 = add i11 %empty_62, i11"   --->   Operation 68 'add' 'add_ln695_11' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln882_7, void %.split, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1352" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 69 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:168]   --->   Operation 70 'specpipeline' 'specpipeline_ln168' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln168 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:168]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln168' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:168]   --->   Operation 72 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_load70 = load i2 %empty_57, void %store_ln0, void %store_ln213, void %store_ln221"   --->   Operation 73 'load' 'p_load70' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %cmp_i_i362_i, void %bb1450, void %bb" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:112]   --->   Operation 74 'br' 'br_ln112' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %p_load70, void %branch5, i2, void %branch3, i2, void %branch4"   --->   Operation 75 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.69>
ST_6 : Operation 76 [1/1] (0.75ns)   --->   "%br_ln0 = br void %_Z20xFAverageGaussian3x3ILi1ELi0EEvPN9PixelTypeIXT0_EE4nameES3_S3_S3_.exit.i1348"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.75>
ST_6 : Operation 77 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %p_load70, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 77 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.69>

State 7 <SV = 5> <Delay = 3.29>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln538_6 = zext i11 %empty_62"   --->   Operation 78 'zext' 'zext_ln538_6' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%buf_0_V_addr_4 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_6"   --->   Operation 79 'getelementptr' 'buf_0_V_addr_4' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_6"   --->   Operation 80 'getelementptr' 'buf_1_V_addr_3' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_6"   --->   Operation 81 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_1_V_addr_3"   --->   Operation 82 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb145045"   --->   Operation 83 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 1)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr_4"   --->   Operation 84 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb145045"   --->   Operation 85 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 0)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_2_V_addr_2"   --->   Operation 86 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb145045"   --->   Operation 87 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.94ns)   --->   "%tmp_V_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %gray_img_src_4362" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'read' 'tmp_V_7' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln538_5 = zext i11 %empty_62"   --->   Operation 89 'zext' 'zext_ln538_5' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_5"   --->   Operation 90 'getelementptr' 'buf_0_V_addr_3' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_5"   --->   Operation 91 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_5"   --->   Operation 92 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_7, i11 %buf_1_V_addr_2"   --->   Operation 93 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb41"   --->   Operation 94 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_7, i11 %buf_0_V_addr_3"   --->   Operation 95 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb41"   --->   Operation 96 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 0)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_7, i11 %buf_2_V_addr"   --->   Operation 97 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb41"   --->   Operation 98 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.75ns)   --->   "%br_ln113 = br void %_Z20xFAverageGaussian3x3ILi1ELi0EEvPN9PixelTypeIXT0_EE4nameES3_S3_S3_.exit.i1348" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 99 'br' 'br_ln113' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.75>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i11 %empty_62"   --->   Operation 100 'zext' 'zext_ln324' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%buf_0_V_addr_5 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln324"   --->   Operation 101 'getelementptr' 'buf_0_V_addr_5' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_5, void %store_ln324, void %store_ln324"   --->   Operation 102 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%buf_1_V_addr_4 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln324"   --->   Operation 103 'getelementptr' 'buf_1_V_addr_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 104 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%buf_2_V_addr_4 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln324"   --->   Operation 105 'getelementptr' 'buf_2_V_addr_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 106 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln874_9 = icmp_eq  i11 %empty_62, i11"   --->   Operation 107 'icmp' 'icmp_ln874_9' <Predicate = (!icmp_ln882_7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln874_9, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit225.i1349, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:127]   --->   Operation 108 'br' 'br_ln127' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.63>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%arrayidx25_i_i494_load_01405 = phi i8, void %.lr.ph802, i8 %call_ret, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:123]   --->   Operation 109 'phi' 'arrayidx25_i_i494_load_01405' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%A01 = phi i8, void %.lr.ph802, i8 %arrayidx25_i_i494_load_01405, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:123]   --->   Operation 110 'phi' 'A01' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%arrayidx14_i_i538_load_01401 = phi i8, void %.lr.ph802, i8 %src_buf2_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 111 'phi' 'arrayidx14_i_i538_load_01401' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%arrayidx10_i_i539_load_01399 = phi i8, void %.lr.ph802, i8 %arrayidx14_i_i538_load_01401, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:122]   --->   Operation 112 'phi' 'arrayidx10_i_i539_load_01399' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%i_op_assign = phi i8, void %.lr.ph802, i8 %src_buf1_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 113 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%A00 = phi i8, void %.lr.ph802, i8 %i_op_assign, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:121]   --->   Operation 114 'phi' 'A00' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%A2 = phi i10, void %.lr.ph802, i10 %phitmp4, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:51]   --->   Operation 115 'phi' 'A2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%buf2_V = phi i8 %tmp_V_7, void %bb41, i8, void %bb145045"   --->   Operation 116 'phi' 'buf2_V' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%p_load67 = load i2 %empty_58, void %store_ln0, void %store_ln213, void %store_ln221"   --->   Operation 117 'load' 'p_load67' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%p_load65 = load i2 %empty_59, void %store_ln0, void %store_ln213, void %store_ln221"   --->   Operation 118 'load' 'p_load65' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 119 [1/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_5, void %store_ln324, void %store_ln324"   --->   Operation 119 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 120 [1/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 120 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 121 [1/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 121 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 122 [1/1] (0.57ns)   --->   "%buf0_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load65"   --->   Operation 122 'mux' 'buf0_V' <Predicate = (!icmp_ln882_7)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.57ns)   --->   "%buf1_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load67"   --->   Operation 123 'mux' 'buf1_V' <Predicate = (!icmp_ln882_7)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%src_buf1_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf0_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:121]   --->   Operation 124 'call' 'src_buf1_V_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%src_buf2_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf1_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:122]   --->   Operation 125 'call' 'src_buf2_V_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%call_ret = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf2_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:123]   --->   Operation 126 'call' 'call_ret' <Predicate = (!icmp_ln882_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %A00" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 127 'zext' 'zext_ln45' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i8 %src_buf1_V_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 128 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %A01" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:46]   --->   Operation 129 'zext' 'zext_ln46' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1464_1 = zext i8 %call_ret"   --->   Operation 130 'zext' 'zext_ln1464_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1464_2 = zext i8 %src_buf2_V_2"   --->   Operation 131 'zext' 'zext_ln1464_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.90ns)   --->   "%A00_2 = add i9 %zext_ln46, i9 %zext_ln45" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 132 'add' 'A00_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i9 %A00_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:46]   --->   Operation 133 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.90ns)   --->   "%add_ln49 = add i9 %zext_ln1464_1, i9 %zext_ln45_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 134 'add' 'add_ln49' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i9 %add_ln49" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 135 'zext' 'zext_ln49' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.92ns)   --->   "%A0_1 = add i10 %zext_ln46_1, i10 %zext_ln49" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 136 'add' 'A0_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %arrayidx10_i_i539_load_01399" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:47]   --->   Operation 137 'zext' 'zext_ln47' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %arrayidx25_i_i494_load_01405" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 138 'zext' 'zext_ln48' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i8 %i_op_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 139 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.90ns)   --->   "%add_ln48 = add i9 %zext_ln47, i9 %zext_ln48" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 140 'add' 'add_ln48' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %add_ln48" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 141 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.90ns)   --->   "%add_ln50_2 = add i9 %zext_ln1464_2, i9 %zext_ln48_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 142 'add' 'add_ln50_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i9 %add_ln50_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 143 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.92ns)   --->   "%add_ln50_3 = add i10 %zext_ln50_3, i10 %zext_ln50_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 144 'add' 'add_ln50_3' <Predicate = (!icmp_ln882_7)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%A1_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln50_3, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 145 'bitconcatenate' 'A1_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%A2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %arrayidx14_i_i538_load_01401, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:51]   --->   Operation 146 'bitconcatenate' 'A2_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i10 %A0_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 147 'zext' 'zext_ln52_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i11 %A1_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 148 'zext' 'zext_ln52_5' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i10 %A2_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 149 'zext' 'zext_ln52_6' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.93ns)   --->   "%add_ln52_2 = add i11 %zext_ln52_4, i11 %zext_ln52_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 150 'add' 'add_ln52_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln52_7 = zext i11 %add_ln52_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 151 'zext' 'zext_ln52_7' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.94ns)   --->   "%add_ln52_3 = add i12 %zext_ln52_5, i12 %zext_ln52_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 152 'add' 'add_ln52_3' <Predicate = (!icmp_ln882_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln304_1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln52_3, i32, i32"   --->   Operation 153 'partselect' 'trunc_ln304_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%phitmp4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %src_buf2_V_2, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:122]   --->   Operation 154 'bitconcatenate' 'phitmp4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.94>
ST_10 : Operation 156 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %gaussian_mat_4364, i8 %trunc_ln304_1" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 156 'write' 'write_ln167' <Predicate = (!icmp_ln874_9)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln874_9)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 4.73>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i8 %arrayidx25_i_i494_load_01405"   --->   Operation 158 'zext' 'zext_ln882' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i8 %A00"   --->   Operation 159 'zext' 'zext_ln882_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1464 = zext i8 %A01"   --->   Operation 160 'zext' 'zext_ln1464' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.90ns)   --->   "%A0 = add i9 %zext_ln1464, i9 %zext_ln882_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 161 'add' 'A0' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %i_op_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 162 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.90ns)   --->   "%add_ln50 = add i9 %zext_ln882, i9 %zext_ln50" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 163 'add' 'add_ln50' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %add_ln50" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 164 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i8 %arrayidx10_i_i539_load_01399" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 165 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.92ns)   --->   "%add_ln50_1 = add i10 %zext_ln50_2, i10 %zext_ln50_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 166 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%A1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln50_1, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 167 'bitconcatenate' 'A1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %A0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 168 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i11 %A1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 169 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i10 %A2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 170 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.93ns)   --->   "%add_ln52 = add i11 %zext_ln52, i11 %zext_ln52_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 171 'add' 'add_ln52' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i11 %add_ln52" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 172 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.94ns)   --->   "%add_ln52_1 = add i12 %zext_ln52_3, i12 %zext_ln52_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 173 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln52_1, i32, i32"   --->   Operation 174 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %gaussian_mat_4364, i8 %trunc_ln" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 175 'write' 'write_ln167' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_11 : Operation 176 [1/1] (0.97ns)   --->   "%add_ln695_9 = add i13 %empty_61, i13"   --->   Operation 176 'add' 'add_ln695_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.86ns)   --->   "%icmp_ln874_8 = icmp_eq  i13 %add_ln695_9, i13"   --->   Operation 177 'icmp' 'icmp_ln874_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.48ns)   --->   "%select_ln255 = select i1 %icmp_ln874_8, i13, i13 %add_ln695_9" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:255]   --->   Operation 178 'select' 'select_ln255' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.94ns)   --->   "%add_ln695_10 = add i11 %empty_60, i11"   --->   Operation 179 'add' 'add_ln695_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1081"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gray_img_src_4362]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gaussian_mat_4364]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface    ) [ 000000000000]
specinterface_ln0            (specinterface    ) [ 000000000000]
buf_0_V                      (alloca           ) [ 001111111111]
buf_1_V                      (alloca           ) [ 001111111111]
buf_2_V                      (alloca           ) [ 001111111111]
specmemcore_ln189            (specmemcore      ) [ 000000000000]
br_ln197                     (br               ) [ 011100000000]
empty                        (phi              ) [ 001000000000]
icmp_ln882                   (icmp             ) [ 001100000000]
add_ln695                    (add              ) [ 011100000000]
br_ln197                     (br               ) [ 000000000000]
zext_ln538                   (zext             ) [ 001100000000]
buf_0_V_addr                 (getelementptr    ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
specpipeline_ln304           (specpipeline     ) [ 000000000000]
speclooptripcount_ln304      (speclooptripcount) [ 000000000000]
specloopname_ln304           (specloopname     ) [ 000000000000]
tmp_V                        (read             ) [ 000000000000]
buf_1_V_addr                 (getelementptr    ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
br_ln0                       (br               ) [ 011100000000]
empty_57                     (alloca           ) [ 000001111111]
empty_58                     (alloca           ) [ 000001111111]
empty_59                     (alloca           ) [ 000001111111]
br_ln209                     (br               ) [ 000011111111]
empty_60                     (phi              ) [ 000001111111]
empty_61                     (phi              ) [ 000001111111]
icmp_ln209                   (icmp             ) [ 000001111111]
br_ln209                     (br               ) [ 000000000000]
speclooptripcount_ln1620     (speclooptripcount) [ 000000000000]
specloopname_ln1620          (specloopname     ) [ 000000000000]
switch_ln213                 (switch           ) [ 000000000000]
store_ln0                    (store            ) [ 000000000000]
store_ln0                    (store            ) [ 000000000000]
store_ln0                    (store            ) [ 000000000000]
br_ln0                       (br               ) [ 000000000000]
store_ln213                  (store            ) [ 000000000000]
store_ln213                  (store            ) [ 000000000000]
store_ln213                  (store            ) [ 000000000000]
br_ln213                     (br               ) [ 000000000000]
p_load68                     (load             ) [ 000000000000]
p_load66                     (load             ) [ 000000000000]
p_load                       (load             ) [ 000000000000]
icmp_ln874                   (icmp             ) [ 000000000000]
select_ln221                 (select           ) [ 000000000000]
select_ln221_1               (select           ) [ 000000000000]
select_ln221_2               (select           ) [ 000000000000]
store_ln221                  (store            ) [ 000000000000]
store_ln221                  (store            ) [ 000000000000]
store_ln221                  (store            ) [ 000000000000]
br_ln0                       (br               ) [ 000000000000]
cmp_i_i362_i                 (icmp             ) [ 000000111110]
br_ln107                     (br               ) [ 000001111111]
ret_ln259                    (ret              ) [ 000000000000]
empty_62                     (phi              ) [ 000000111010]
icmp_ln882_7                 (icmp             ) [ 000001111111]
add_ln695_11                 (add              ) [ 000001111111]
br_ln107                     (br               ) [ 000000000000]
specpipeline_ln168           (specpipeline     ) [ 000000000000]
speclooptripcount_ln168      (speclooptripcount) [ 000000000000]
specloopname_ln168           (specloopname     ) [ 000000000000]
p_load70                     (load             ) [ 000000110000]
br_ln112                     (br               ) [ 000000000000]
switch_ln324                 (switch           ) [ 000000000000]
br_ln0                       (br               ) [ 000001111111]
switch_ln324                 (switch           ) [ 000000000000]
zext_ln538_6                 (zext             ) [ 000000000000]
buf_0_V_addr_4               (getelementptr    ) [ 000000000000]
buf_1_V_addr_3               (getelementptr    ) [ 000000000000]
buf_2_V_addr_2               (getelementptr    ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
br_ln324                     (br               ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
br_ln324                     (br               ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
br_ln324                     (br               ) [ 000000000000]
tmp_V_7                      (read             ) [ 000001111111]
zext_ln538_5                 (zext             ) [ 000000000000]
buf_0_V_addr_3               (getelementptr    ) [ 000000000000]
buf_1_V_addr_2               (getelementptr    ) [ 000000000000]
buf_2_V_addr                 (getelementptr    ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
br_ln324                     (br               ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
br_ln324                     (br               ) [ 000000000000]
store_ln324                  (store            ) [ 000000000000]
br_ln324                     (br               ) [ 000000000000]
br_ln113                     (br               ) [ 000001111111]
zext_ln324                   (zext             ) [ 000000000000]
buf_0_V_addr_5               (getelementptr    ) [ 000000100100]
buf_1_V_addr_4               (getelementptr    ) [ 000000100100]
buf_2_V_addr_4               (getelementptr    ) [ 000000100100]
icmp_ln874_9                 (icmp             ) [ 000000100110]
br_ln127                     (br               ) [ 000000000000]
arrayidx25_i_i494_load_01405 (phi              ) [ 000001111111]
A01                          (phi              ) [ 000000111111]
arrayidx14_i_i538_load_01401 (phi              ) [ 000001111111]
arrayidx10_i_i539_load_01399 (phi              ) [ 000000111111]
i_op_assign                  (phi              ) [ 000001111111]
A00                          (phi              ) [ 000000111111]
A2                           (phi              ) [ 000000111111]
buf2_V                       (phi              ) [ 000000101100]
p_load67                     (load             ) [ 000000000000]
p_load65                     (load             ) [ 000000000000]
buf_0_V_load                 (load             ) [ 000000000000]
buf_1_V_load                 (load             ) [ 000000000000]
buf_2_V_load                 (load             ) [ 000000000000]
buf0_V                       (mux              ) [ 000000000000]
buf1_V                       (mux              ) [ 000000000000]
src_buf1_V_2                 (call             ) [ 000001111111]
src_buf2_V_2                 (call             ) [ 000001111111]
call_ret                     (call             ) [ 000001111111]
zext_ln45                    (zext             ) [ 000000000000]
zext_ln45_1                  (zext             ) [ 000000000000]
zext_ln46                    (zext             ) [ 000000000000]
zext_ln1464_1                (zext             ) [ 000000000000]
zext_ln1464_2                (zext             ) [ 000000000000]
A00_2                        (add              ) [ 000000000000]
zext_ln46_1                  (zext             ) [ 000000000000]
add_ln49                     (add              ) [ 000000000000]
zext_ln49                    (zext             ) [ 000000000000]
A0_1                         (add              ) [ 000000000000]
zext_ln47                    (zext             ) [ 000000000000]
zext_ln48                    (zext             ) [ 000000000000]
zext_ln48_1                  (zext             ) [ 000000000000]
add_ln48                     (add              ) [ 000000000000]
zext_ln50_3                  (zext             ) [ 000000000000]
add_ln50_2                   (add              ) [ 000000000000]
zext_ln50_4                  (zext             ) [ 000000000000]
add_ln50_3                   (add              ) [ 000000000000]
A1_1                         (bitconcatenate   ) [ 000000000000]
A2_1                         (bitconcatenate   ) [ 000000000000]
zext_ln52_4                  (zext             ) [ 000000000000]
zext_ln52_5                  (zext             ) [ 000000000000]
zext_ln52_6                  (zext             ) [ 000000000000]
add_ln52_2                   (add              ) [ 000000000000]
zext_ln52_7                  (zext             ) [ 000000000000]
add_ln52_3                   (add              ) [ 000000000000]
trunc_ln304_1                (partselect       ) [ 000000100010]
phitmp4                      (bitconcatenate   ) [ 000001111111]
br_ln0                       (br               ) [ 000001111111]
write_ln167                  (write            ) [ 000000000000]
br_ln0                       (br               ) [ 000000000000]
zext_ln882                   (zext             ) [ 000000000000]
zext_ln882_1                 (zext             ) [ 000000000000]
zext_ln1464                  (zext             ) [ 000000000000]
A0                           (add              ) [ 000000000000]
zext_ln50                    (zext             ) [ 000000000000]
add_ln50                     (add              ) [ 000000000000]
zext_ln50_1                  (zext             ) [ 000000000000]
zext_ln50_2                  (zext             ) [ 000000000000]
add_ln50_1                   (add              ) [ 000000000000]
A1                           (bitconcatenate   ) [ 000000000000]
zext_ln52                    (zext             ) [ 000000000000]
zext_ln52_1                  (zext             ) [ 000000000000]
zext_ln52_2                  (zext             ) [ 000000000000]
add_ln52                     (add              ) [ 000000000000]
zext_ln52_3                  (zext             ) [ 000000000000]
add_ln52_1                   (add              ) [ 000000000000]
trunc_ln                     (partselect       ) [ 000000000000]
write_ln167                  (write            ) [ 000000000000]
add_ln695_9                  (add              ) [ 000000000000]
icmp_ln874_8                 (icmp             ) [ 000000000000]
select_ln255                 (select           ) [ 000011111111]
add_ln695_10                 (add              ) [ 000011111111]
br_ln0                       (br               ) [ 000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gray_img_src_4362">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_img_src_4362"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gaussian_mat_4364">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussian_mat_4364"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels<1, 1, 0>"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="buf_0_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_1_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_2_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_57_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_57/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_58_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_58/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_59_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_59/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 tmp_V_7/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/10 write_ln167/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buf_0_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="11" slack="0"/>
<pin id="141" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
<pin id="143" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/2 store_ln324/7 store_ln324/7 buf_0_V_load/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_1_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="1"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="11" slack="0"/>
<pin id="158" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
<pin id="160" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/3 store_ln324/7 store_ln324/7 buf_1_V_load/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buf_0_V_addr_4_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_4/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="buf_1_V_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_3/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="buf_2_V_addr_2_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="11" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_2/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="11" slack="0"/>
<pin id="190" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
<pin id="192" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/7 store_ln324/7 buf_2_V_load/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buf_0_V_addr_3_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_3/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="buf_1_V_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="11" slack="0"/>
<pin id="205" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_2/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="buf_2_V_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_0_V_addr_5_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_5/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="buf_1_V_addr_4_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="11" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_4/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buf_2_V_addr_4_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_4/8 "/>
</bind>
</comp>

<comp id="239" class="1005" name="empty_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="1"/>
<pin id="241" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="empty_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="11" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="empty_60_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="1"/>
<pin id="252" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_60 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_60_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_60/5 "/>
</bind>
</comp>

<comp id="262" class="1005" name="empty_61_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="1"/>
<pin id="264" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_61 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_61_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="3" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_61/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="empty_62_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_62 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="empty_62_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_62/6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="arrayidx25_i_i494_load_01405_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="arrayidx25_i_i494_load_01405 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="arrayidx25_i_i494_load_01405_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="4"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx25_i_i494_load_01405/9 "/>
</bind>
</comp>

<comp id="298" class="1005" name="A01_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A01 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="A01_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="4"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="A01/9 "/>
</bind>
</comp>

<comp id="311" class="1005" name="arrayidx14_i_i538_load_01401_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="arrayidx14_i_i538_load_01401 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="arrayidx14_i_i538_load_01401_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="4"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx14_i_i538_load_01401/9 "/>
</bind>
</comp>

<comp id="323" class="1005" name="arrayidx10_i_i539_load_01399_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx10_i_i539_load_01399 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="arrayidx10_i_i539_load_01399_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="4"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx10_i_i539_load_01399/9 "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_op_assign_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_op_assign_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="4"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/9 "/>
</bind>
</comp>

<comp id="348" class="1005" name="A00_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A00 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="A00_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="4"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="A00/9 "/>
</bind>
</comp>

<comp id="361" class="1005" name="A2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A2 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="A2_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="4"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="10" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="A2/9 "/>
</bind>
</comp>

<comp id="373" class="1005" name="buf2_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="3"/>
<pin id="375" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf2_V (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="buf2_V_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="3"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf2_V/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="src_buf1_V_2_xfExtractPixels_1_1_0_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf1_V_2/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="src_buf2_V_2_xfExtractPixels_1_1_0_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf2_V_2/9 "/>
</bind>
</comp>

<comp id="394" class="1004" name="call_ret_xfExtractPixels_1_1_0_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="1"/>
<pin id="402" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load68/5 p_load70/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="1"/>
<pin id="405" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load66/5 p_load67/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/5 p_load65/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln882_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln695_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln538_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln209_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="11" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln0_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="1"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln0_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="2" slack="1"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln0_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="1"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln213_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="1"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln213_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="1"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln213_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="1"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln874_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="13" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln221_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="2" slack="0"/>
<pin id="472" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln221_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="2" slack="0"/>
<pin id="480" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221_1/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln221_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="0" index="2" bw="2" slack="0"/>
<pin id="488" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221_2/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln221_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="1"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln221_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="1"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln221_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="1"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="cmp_i_i362_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="0"/>
<pin id="509" dir="0" index="1" bw="11" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i362_i/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln882_7_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_7/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln695_11_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_11/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln538_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_6/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln538_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_5/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln324_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="2"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln874_9_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="2"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_9/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="buf0_V_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="8" slack="0"/>
<pin id="556" dir="0" index="3" bw="8" slack="0"/>
<pin id="557" dir="0" index="4" bw="2" slack="0"/>
<pin id="558" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf0_V/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="buf1_V_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="0" index="2" bw="8" slack="0"/>
<pin id="569" dir="0" index="3" bw="8" slack="0"/>
<pin id="570" dir="0" index="4" bw="2" slack="0"/>
<pin id="571" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf1_V/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln45_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln45_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln46_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln1464_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1464_1/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln1464_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1464_2/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="A00_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A00_2/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln46_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln49_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln49_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="A0_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="9" slack="0"/>
<pin id="621" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A0_1/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln47_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln48_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln48_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln48_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln50_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln50_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_2/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln50_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_4/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln50_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="0"/>
<pin id="659" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_3/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="A1_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="10" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="A1_1/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="A2_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="A2_1/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln52_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="0"/>
<pin id="680" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_4/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln52_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="0"/>
<pin id="684" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_5/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln52_6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_6/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln52_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="0" index="1" bw="10" slack="0"/>
<pin id="693" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln52_7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_7/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln52_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="0"/>
<pin id="702" dir="0" index="1" bw="11" slack="0"/>
<pin id="703" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_3/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln304_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="0"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="0" index="3" bw="5" slack="0"/>
<pin id="711" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln304_1/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="phitmp4_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="phitmp4/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln882_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln882_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="1"/>
<pin id="730" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882_1/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln1464_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1464/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="A0_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A0/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln50_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln50_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln50_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="0"/>
<pin id="754" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln50_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="1"/>
<pin id="758" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln50_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="9" slack="0"/>
<pin id="763" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/11 "/>
</bind>
</comp>

<comp id="766" class="1004" name="A1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="0" index="1" bw="10" slack="0"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="A1/11 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln52_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="9" slack="0"/>
<pin id="776" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln52_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="11" slack="0"/>
<pin id="780" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln52_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="1"/>
<pin id="784" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln52_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="0"/>
<pin id="788" dir="0" index="1" bw="10" slack="0"/>
<pin id="789" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/11 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln52_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_3/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln52_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="0"/>
<pin id="798" dir="0" index="1" bw="11" slack="0"/>
<pin id="799" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/11 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="12" slack="0"/>
<pin id="805" dir="0" index="2" bw="4" slack="0"/>
<pin id="806" dir="0" index="3" bw="5" slack="0"/>
<pin id="807" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln695_9_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="13" slack="5"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_9/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln874_8_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="13" slack="0"/>
<pin id="821" dir="0" index="1" bw="3" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_8/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="select_ln255_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="0" index="2" bw="13" slack="0"/>
<pin id="829" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255/11 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln695_10_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="5"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_10/11 "/>
</bind>
</comp>

<comp id="839" class="1005" name="icmp_ln882_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln695_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="11" slack="0"/>
<pin id="845" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="848" class="1005" name="zext_ln538_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln538 "/>
</bind>
</comp>

<comp id="853" class="1005" name="empty_57_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="1"/>
<pin id="855" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_57 "/>
</bind>
</comp>

<comp id="861" class="1005" name="empty_58_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="1"/>
<pin id="863" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="869" class="1005" name="empty_59_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="1"/>
<pin id="871" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="877" class="1005" name="icmp_ln209_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln209 "/>
</bind>
</comp>

<comp id="881" class="1005" name="cmp_i_i362_i_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i362_i "/>
</bind>
</comp>

<comp id="885" class="1005" name="icmp_ln882_7_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_7 "/>
</bind>
</comp>

<comp id="889" class="1005" name="add_ln695_11_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="0"/>
<pin id="891" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_11 "/>
</bind>
</comp>

<comp id="894" class="1005" name="p_load70_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="2" slack="1"/>
<pin id="896" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_load70 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_V_7_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="2"/>
<pin id="900" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="903" class="1005" name="buf_0_V_addr_5_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="1"/>
<pin id="905" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_5 "/>
</bind>
</comp>

<comp id="908" class="1005" name="buf_1_V_addr_4_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="11" slack="1"/>
<pin id="910" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_4 "/>
</bind>
</comp>

<comp id="913" class="1005" name="buf_2_V_addr_4_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="11" slack="1"/>
<pin id="915" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr_4 "/>
</bind>
</comp>

<comp id="918" class="1005" name="icmp_ln874_9_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="2"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln874_9 "/>
</bind>
</comp>

<comp id="922" class="1005" name="src_buf1_V_2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf1_V_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="src_buf2_V_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf2_V_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="call_ret_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="937" class="1005" name="trunc_ln304_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="1"/>
<pin id="939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="phitmp4_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="0"/>
<pin id="944" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phitmp4 "/>
</bind>
</comp>

<comp id="947" class="1005" name="select_ln255_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="1"/>
<pin id="949" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln255 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln695_10_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="11" slack="1"/>
<pin id="954" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="88" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="161"><net_src comp="116" pin="2"/><net_sink comp="152" pin=4"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="182"><net_src comp="169" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="183"><net_src comp="163" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="194"><net_src comp="175" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="214"><net_src comp="116" pin="2"/><net_sink comp="135" pin=4"/></net>

<net id="215"><net_src comp="195" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="216"><net_src comp="116" pin="2"/><net_sink comp="184" pin=4"/></net>

<net id="217"><net_src comp="207" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="286" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="311" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="327" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="336" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="365" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="74" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="377" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="413"><net_src comp="243" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="243" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="26" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="243" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="430"><net_src comp="254" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="62" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="266" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="400" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="462" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="403" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="462" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="60" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="406" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="476" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="468" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="254" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="278" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="24" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="278" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="274" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="535"><net_src comp="274" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="542"><net_src comp="274" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="550"><net_src comp="274" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="22" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="559"><net_src comp="72" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="135" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="152" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="562"><net_src comp="184" pin="3"/><net_sink comp="552" pin=3"/></net>

<net id="563"><net_src comp="406" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="564"><net_src comp="552" pin="5"/><net_sink comp="384" pin=1"/></net>

<net id="572"><net_src comp="72" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="135" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="152" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="184" pin="3"/><net_sink comp="565" pin=3"/></net>

<net id="576"><net_src comp="403" pin="1"/><net_sink comp="565" pin=4"/></net>

<net id="577"><net_src comp="565" pin="5"/><net_sink comp="389" pin=1"/></net>

<net id="581"><net_src comp="352" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="384" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="302" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="394" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="389" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="586" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="578" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="590" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="582" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="604" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="327" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="290" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="340" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="624" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="628" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="594" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="632" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="642" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="76" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="78" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="675"><net_src comp="80" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="315" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="62" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="618" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="662" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="670" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="678" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="682" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="82" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="84" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="86" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="80" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="389" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="62" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="286" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="348" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="298" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="728" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="336" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="724" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="742" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="323" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="752" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="76" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="78" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="736" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="766" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="361" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="774" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="792" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="778" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="808"><net_src comp="82" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="796" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="84" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="811"><net_src comp="86" pin="0"/><net_sink comp="802" pin=3"/></net>

<net id="812"><net_src comp="802" pin="4"/><net_sink comp="122" pin=2"/></net>

<net id="817"><net_src comp="262" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="64" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="90" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="56" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="813" pin="2"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="250" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="26" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="409" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="415" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="851"><net_src comp="421" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="856"><net_src comp="104" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="860"><net_src comp="853" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="864"><net_src comp="108" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="868"><net_src comp="861" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="872"><net_src comp="112" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="876"><net_src comp="869" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="880"><net_src comp="426" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="507" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="513" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="519" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="897"><net_src comp="400" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="116" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="906"><net_src comp="218" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="911"><net_src comp="225" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="916"><net_src comp="232" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="921"><net_src comp="546" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="384" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="930"><net_src comp="389" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="935"><net_src comp="394" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="940"><net_src comp="706" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="945"><net_src comp="716" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="950"><net_src comp="825" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="955"><net_src comp="833" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="254" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gaussian_mat_4364 | {10 11 }
 - Input state : 
	Port: xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> : gray_img_src_4362 | {3 7 }
  - Chain level:
	State 1
		specmemcore_ln189 : 1
	State 2
		icmp_ln882 : 1
		add_ln695 : 1
		br_ln197 : 2
		zext_ln538 : 1
		buf_0_V_addr : 2
		store_ln324 : 3
	State 3
		store_ln324 : 1
	State 4
	State 5
		icmp_ln209 : 1
		br_ln209 : 2
		switch_ln213 : 1
		icmp_ln874 : 1
		select_ln221 : 2
		select_ln221_1 : 2
		select_ln221_2 : 2
		store_ln221 : 3
		store_ln221 : 3
		store_ln221 : 3
		cmp_i_i362_i : 1
	State 6
		icmp_ln882_7 : 1
		add_ln695_11 : 1
		br_ln107 : 2
		switch_ln324 : 1
		switch_ln324 : 1
	State 7
		buf_0_V_addr_4 : 1
		buf_1_V_addr_3 : 1
		buf_2_V_addr_2 : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
		buf_0_V_addr_3 : 1
		buf_1_V_addr_2 : 1
		buf_2_V_addr : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 8
		buf_0_V_addr_5 : 1
		buf_0_V_load : 2
		buf_1_V_addr_4 : 1
		buf_1_V_load : 2
		buf_2_V_addr_4 : 1
		buf_2_V_load : 2
		br_ln127 : 1
	State 9
		buf0_V : 1
		buf1_V : 1
		src_buf1_V_2 : 2
		src_buf2_V_2 : 2
		call_ret : 1
		zext_ln45 : 1
		zext_ln45_1 : 3
		zext_ln46 : 1
		zext_ln1464_1 : 2
		zext_ln1464_2 : 3
		A00_2 : 2
		zext_ln46_1 : 3
		add_ln49 : 4
		zext_ln49 : 5
		A0_1 : 6
		zext_ln47 : 1
		zext_ln48 : 1
		zext_ln48_1 : 1
		add_ln48 : 2
		zext_ln50_3 : 3
		add_ln50_2 : 4
		zext_ln50_4 : 5
		add_ln50_3 : 6
		A1_1 : 7
		A2_1 : 1
		zext_ln52_4 : 7
		zext_ln52_5 : 8
		zext_ln52_6 : 2
		add_ln52_2 : 8
		zext_ln52_7 : 9
		add_ln52_3 : 10
		trunc_ln304_1 : 11
		phitmp4 : 3
	State 10
	State 11
		A0 : 1
		add_ln50 : 1
		zext_ln50_1 : 2
		add_ln50_1 : 3
		A1 : 4
		zext_ln52 : 2
		zext_ln52_1 : 5
		add_ln52 : 3
		zext_ln52_3 : 4
		add_ln52_1 : 6
		trunc_ln : 7
		write_ln167 : 8
		icmp_ln874_8 : 1
		select_ln255 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |               add_ln695_fu_415              |    0    |    18   |
|          |             add_ln695_11_fu_519             |    0    |    18   |
|          |                 A00_2_fu_598                |    0    |    15   |
|          |               add_ln49_fu_608               |    0    |    15   |
|          |                 A0_1_fu_618                 |    0    |    16   |
|          |               add_ln48_fu_636               |    0    |    15   |
|          |              add_ln50_2_fu_646              |    0    |    15   |
|          |              add_ln50_3_fu_656              |    0    |    16   |
|    add   |              add_ln52_2_fu_690              |    0    |    17   |
|          |              add_ln52_3_fu_700              |    0    |    18   |
|          |                  A0_fu_736                  |    0    |    15   |
|          |               add_ln50_fu_746               |    0    |    15   |
|          |              add_ln50_1_fu_760              |    0    |    16   |
|          |               add_ln52_fu_786               |    0    |    17   |
|          |              add_ln52_1_fu_796              |    0    |    18   |
|          |              add_ln695_9_fu_813             |    0    |    20   |
|          |             add_ln695_10_fu_833             |    0    |    18   |
|----------|---------------------------------------------|---------|---------|
|          |              icmp_ln882_fu_409              |    0    |    13   |
|          |              icmp_ln209_fu_426              |    0    |    13   |
|          |              icmp_ln874_fu_462              |    0    |    13   |
|   icmp   |             cmp_i_i362_i_fu_507             |    0    |    13   |
|          |             icmp_ln882_7_fu_513             |    0    |    13   |
|          |             icmp_ln874_9_fu_546             |    0    |    13   |
|          |             icmp_ln874_8_fu_819             |    0    |    13   |
|----------|---------------------------------------------|---------|---------|
|    mux   |                buf0_V_fu_552                |    0    |    15   |
|          |                buf1_V_fu_565                |    0    |    15   |
|----------|---------------------------------------------|---------|---------|
|          |             select_ln221_fu_468             |    0    |    2    |
|  select  |            select_ln221_1_fu_476            |    0    |    2    |
|          |            select_ln221_2_fu_484            |    0    |    2    |
|          |             select_ln255_fu_825             |    0    |    13   |
|----------|---------------------------------------------|---------|---------|
|   read   |               grp_read_fu_116               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |               grp_write_fu_122              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          | src_buf1_V_2_xfExtractPixels_1_1_0_s_fu_384 |    0    |    0    |
|   call   | src_buf2_V_2_xfExtractPixels_1_1_0_s_fu_389 |    0    |    0    |
|          |   call_ret_xfExtractPixels_1_1_0_s_fu_394   |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |              zext_ln538_fu_421              |    0    |    0    |
|          |             zext_ln538_6_fu_525             |    0    |    0    |
|          |             zext_ln538_5_fu_532             |    0    |    0    |
|          |              zext_ln324_fu_539              |    0    |    0    |
|          |               zext_ln45_fu_578              |    0    |    0    |
|          |              zext_ln45_1_fu_582             |    0    |    0    |
|          |               zext_ln46_fu_586              |    0    |    0    |
|          |             zext_ln1464_1_fu_590            |    0    |    0    |
|          |             zext_ln1464_2_fu_594            |    0    |    0    |
|          |              zext_ln46_1_fu_604             |    0    |    0    |
|          |               zext_ln49_fu_614              |    0    |    0    |
|          |               zext_ln47_fu_624              |    0    |    0    |
|          |               zext_ln48_fu_628              |    0    |    0    |
|          |              zext_ln48_1_fu_632             |    0    |    0    |
|   zext   |              zext_ln50_3_fu_642             |    0    |    0    |
|          |              zext_ln50_4_fu_652             |    0    |    0    |
|          |              zext_ln52_4_fu_678             |    0    |    0    |
|          |              zext_ln52_5_fu_682             |    0    |    0    |
|          |              zext_ln52_6_fu_686             |    0    |    0    |
|          |              zext_ln52_7_fu_696             |    0    |    0    |
|          |              zext_ln882_fu_724              |    0    |    0    |
|          |             zext_ln882_1_fu_728             |    0    |    0    |
|          |              zext_ln1464_fu_732             |    0    |    0    |
|          |               zext_ln50_fu_742              |    0    |    0    |
|          |              zext_ln50_1_fu_752             |    0    |    0    |
|          |              zext_ln50_2_fu_756             |    0    |    0    |
|          |               zext_ln52_fu_774              |    0    |    0    |
|          |              zext_ln52_1_fu_778             |    0    |    0    |
|          |              zext_ln52_2_fu_782             |    0    |    0    |
|          |              zext_ln52_3_fu_792             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |                 A1_1_fu_662                 |    0    |    0    |
|bitconcatenate|                 A2_1_fu_670                 |    0    |    0    |
|          |                phitmp4_fu_716               |    0    |    0    |
|          |                  A1_fu_766                  |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|             trunc_ln304_1_fu_706            |    0    |    0    |
|          |               trunc_ln_fu_802               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   422   |
|----------|---------------------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_0_V|    1   |    0   |    0   |
|buf_1_V|    1   |    0   |    0   |
|buf_2_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    3   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|             A00_reg_348            |    8   |
|             A01_reg_298            |    8   |
|             A2_reg_361             |   10   |
|        add_ln695_10_reg_952        |   11   |
|        add_ln695_11_reg_889        |   11   |
|          add_ln695_reg_843         |   11   |
|arrayidx10_i_i539_load_01399_reg_323|    8   |
|arrayidx14_i_i538_load_01401_reg_311|    8   |
|arrayidx25_i_i494_load_01405_reg_286|    8   |
|           buf2_V_reg_373           |    8   |
|       buf_0_V_addr_5_reg_903       |   11   |
|       buf_1_V_addr_4_reg_908       |   11   |
|       buf_2_V_addr_4_reg_913       |   11   |
|          call_ret_reg_932          |    8   |
|        cmp_i_i362_i_reg_881        |    1   |
|          empty_57_reg_853          |    2   |
|          empty_58_reg_861          |    2   |
|          empty_59_reg_869          |    2   |
|          empty_60_reg_250          |   11   |
|          empty_61_reg_262          |   13   |
|          empty_62_reg_274          |   11   |
|            empty_reg_239           |   11   |
|         i_op_assign_reg_336        |    8   |
|         icmp_ln209_reg_877         |    1   |
|        icmp_ln874_9_reg_918        |    1   |
|        icmp_ln882_7_reg_885        |    1   |
|         icmp_ln882_reg_839         |    1   |
|          p_load70_reg_894          |    2   |
|           phitmp4_reg_942          |   10   |
|        select_ln255_reg_947        |   13   |
|        src_buf1_V_2_reg_922        |    8   |
|        src_buf2_V_2_reg_927        |    8   |
|           tmp_V_7_reg_898          |    8   |
|        trunc_ln304_1_reg_937       |    8   |
|         zext_ln538_reg_848         |   64   |
+------------------------------------+--------+
|                Total               |   318  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_write_fu_122           |  p2  |   2  |   8  |   16   ||    9    |
|           grp_access_fu_135          |  p0  |   2  |  11  |   22   ||    9    |
|           grp_access_fu_135          |  p2  |   3  |   0  |    0   ||    15   |
|           grp_access_fu_135          |  p4  |   2  |  11  |   22   ||    9    |
|           grp_access_fu_152          |  p0  |   2  |  11  |   22   ||    9    |
|           grp_access_fu_152          |  p2  |   3  |   0  |    0   ||    15   |
|           grp_access_fu_152          |  p4  |   2  |  11  |   22   ||    9    |
|           grp_access_fu_184          |  p0  |   2  |  11  |   22   ||    9    |
|           grp_access_fu_184          |  p2  |   2  |   0  |    0   ||    9    |
|           grp_access_fu_184          |  p4  |   2  |  11  |   22   ||    9    |
|           empty_60_reg_250           |  p0  |   2  |  11  |   22   ||    9    |
|           empty_61_reg_262           |  p0  |   2  |  13  |   26   ||    9    |
|           empty_62_reg_274           |  p0  |   2  |  11  |   22   ||    9    |
| arrayidx25_i_i494_load_01405_reg_286 |  p0  |   2  |   8  |   16   ||    9    |
|              A01_reg_298             |  p0  |   2  |   8  |   16   ||    9    |
| arrayidx14_i_i538_load_01401_reg_311 |  p0  |   2  |   8  |   16   ||    9    |
| arrayidx10_i_i539_load_01399_reg_323 |  p0  |   2  |   8  |   16   ||    9    |
|          i_op_assign_reg_336         |  p0  |   2  |   8  |   16   ||    9    |
|              A00_reg_348             |  p0  |   2  |   8  |   16   ||    9    |
|              A2_reg_361              |  p0  |   2  |  10  |   20   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   334  || 15.9595 ||   192   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   422  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   15   |    -   |   192  |
|  Register |    -   |    -   |   318  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   15   |   318  |   614  |
+-----------+--------+--------+--------+--------+
