
*** Running vivado
    with args -log uc_system_Timer_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uc_system_Timer_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uc_system_Timer_1_0.tcl -notrace
Command: synth_design -top uc_system_Timer_1_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 318.289 ; gain = 79.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uc_system_Timer_1_0' [c:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_Timer_1_0/synth/uc_system_Timer_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Timer' [C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v:22]
	Parameter ADDRESS bound to: 13'b0000000001100 
INFO: [Synth 8-256] done synthesizing module 'Timer' (1#1) [C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v:22]
INFO: [Synth 8-256] done synthesizing module 'uc_system_Timer_1_0' (2#1) [c:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_Timer_1_0/synth/uc_system_Timer_1_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 358.367 ; gain = 119.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 358.367 ; gain = 119.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 656.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "overflow" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[31] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[30] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[29] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[28] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[27] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[26] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[25] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[24] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[23] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[22] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[21] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[20] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[19] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[18] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[17] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[16] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[15] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[14] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[13] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[12] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[11] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[10] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[9] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[8] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[7] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[6] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[5] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[4] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[3] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[2] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[1] driven by constant 0
INFO: [Synth 8-3917] design uc_system_Timer_1_0 has port rddata_bo[0] driven by constant 0
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[31]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[30]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[29]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[28]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[27]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[26]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[25]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[24]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[23]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[22]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[21]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[20]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[19]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[18]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[17]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[16]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[15]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[14]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[13]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[12]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[11]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[10]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[9]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[8]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[7]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[6]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[5]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[4]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[3]) is unused and will be removed from module uc_system_Timer_1_0.
INFO: [Synth 8-3332] Sequential element (inst/tconf_reg[2]) is unused and will be removed from module uc_system_Timer_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    30|
|3     |LUT2   |    12|
|4     |LUT3   |     1|
|5     |LUT4   |    23|
|6     |LUT5   |    37|
|7     |LUT6   |    30|
|8     |FDRE   |    51|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   196|
|2     |  inst   |Timer  |   196|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 656.570 ; gain = 119.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 656.570 ; gain = 417.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 656.570 ; gain = 419.586
INFO: [Common 17-1381] The checkpoint 'C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1/uc_system_Timer_1_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1/uc_system_Timer_1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 656.570 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 10:59:04 2017...
