/*==============================================================================*/
/* Copyright (C) 2014 JSL Technology. All right reserved.						*/
/* Tittle: L3REGS Register														*/
/* Comment:																		*/
/*==============================================================================*/

#ifndef __J_L3REGS_REG__
#define __J_L3REGS_REG__


#define L3REGS_REMAP				0x00000
/* SECGRP */
#define L3REGS_SEC_L4MAIN			0x00008
#define L3REGS_SEC_L4SP				0x0000C
#define L3REGS_SEC_L4MP				0x00010
#define L3REGS_SEC_L4OSC1			0x00014
#define L3REGS_SEC_L4SPIM			0x00018
#define L3REGS_SEC_STM				0x0001C
#define L3REGS_SEC_LWHPS2FPGAREGS	0x00024
#define L3REGS_SEC_USB1				0x00028
#define L3REGS_SEC_NANDDATA			0x0002C
#define L3REGS_SEC_USB0				0x00080
#define L3REGS_SEC_NANDREGS			0x00084
#define L3REGS_SEC_QSPIDATA			0x00088
#define L3REGS_SEC_FPGAMGRDATA		0x0008C
#define L3REGS_SEC_HPS2FPGAREGS		0x00090
#define L3REGS_SEC_ACP				0x00094
#define L3REGS_SEC_ROM				0x00098
#define L3REGS_SEC_OCRAM			0x0009C
#define L3REGS_SEC_SDRDATA			0x000A0
/* IDGRP */
#define L3REGS_ID_PERIPH_ID_4		0x01FD0
#define L3REGS_ID_PERIPH_ID_0		0x01FE0
#define L3REGS_ID_PERIPH_ID_1		0x01FE4
#define L3REGS_ID_PERIPH_ID_2		0x01FE8
#define L3REGS_ID_PERIPH_ID_3		0x01FEC
#define L3REGS_ID_COMP_ID_0			0x01FF0
#define L3REGS_ID_COMP_ID_1			0x01FF4
#define L3REGS_ID_COMP_ID_2			0x01FF8
#define L3REGS_ID_COMP_ID_3			0x01FFC
/* MASTERGRP */
#define L3REGS_MASTER_L4MAIN		0x02000
#define L3REGS_MASTER_L4SP			0x03000
#define L3REGS_MASTER_L4MP			0x03000
#define L3REGS_MASTER_L4OSC1		0x04000
#define L3REGS_MASTER_L4SPIM		0x05000
#define L3REGS_MASTER_STM			0x06000
#define L3REGS_MASTER_LWHPS2FPGA	0x07000
#define L3REGS_MASTER_USB1			0x09000
#define L3REGS_MASTER_NANDDATA		0x0A000
#define L3REGS_MASTER_USB0			0x1F000
#define L3REGS_MASTER_NANDREGS		0x20000
#define L3REGS_MASTER_QSPIDATA		0x21000
#define L3REGS_MASTER_FPGAMGRDATA	0x22000
#define L3REGS_MASTER_HPS2FPGA		0x23000
#define L3REGS_MASTER_ACP			0x24000
#define L3REGS_MASTER_ROM			0x25000
#define L3REGS_MASTER_OCRAM			0x26000
/* SLAVEGRP */
#define L3REGS_SLAVE_DAP			0x42000
#define L3REGS_SLAVE_MPU			0x43000
#define L3REGS_SLAVE_SDMMC			0x44000
#define L3REGS_SLAVE_DMA			0x45000
#define L3REGS_SLAVE_FPGA2HPS		0x46000
#define L3REGS_SLAVE_ETR			0x47000
#define L3REGS_SLAVE_EMAC0			0x48000
#define L3REGS_SLAVE_EMAC1			0x49000
#define L3REGS_SLAVE_USB0			0x4A000
#define L3REGS_SLAVE_NAND			0x4B000
#define L3REGS_SLAVE_USB1			0x4C000


#endif /* __J_L3REGS_REG__ */


