

================================================================
== Vitis HLS Report for 'add'
================================================================
* Date:           Mon May 31 22:33:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        intx-fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.560 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   12|   12|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        |- Loop 2  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      238|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      120|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       94|    -|
|Register             |        -|     -|     1291|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1291|      452|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_42_64_1_1_U1  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U2  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U3  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U4  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U5  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U6  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0| 120|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_367_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln177_fu_383_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln29_fu_215_p2    |         +|   0|  0|   9|           2|           1|
    |i_1_fu_331_p2         |         +|   0|  0|  10|           3|           1|
    |icmp_ln173_fu_337_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln178_fu_409_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln29_fu_289_p2   |      icmp|   0|  0|   8|           2|           2|
    |k1_fu_373_p2          |      icmp|   0|  0|  29|          64|          64|
    |k_1_fu_415_p2         |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 238|         267|         265|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  31|          6|    1|          6|
    |i_reg_125                  |   9|          2|    3|          6|
    |k_reg_136                  |   9|          2|    1|          2|
    |phi_ln29_reg_114           |   9|          2|    2|          4|
    |s_word_num_bits_0_2_fu_86  |   9|          2|   64|        128|
    |s_word_num_bits_1_2_fu_90  |   9|          2|   64|        128|
    |s_word_num_bits_2_2_fu_94  |   9|          2|   64|        128|
    |s_word_num_bits_3_2_fu_98  |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  94|         20|  263|        530|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_word_num_bits_assign_1_reg_474  |  64|   0|   64|          0|
    |a_word_num_bits_assign_2_reg_479  |  64|   0|   64|          0|
    |a_word_num_bits_assign_3_reg_484  |  64|   0|   64|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |b_word_num_bits_assign_1_reg_494  |  64|   0|   64|          0|
    |b_word_num_bits_assign_2_reg_499  |  64|   0|   64|          0|
    |b_word_num_bits_assign_3_reg_504  |  64|   0|   64|          0|
    |empty_6_reg_489                   |  64|   0|   64|          0|
    |empty_reg_469                     |  64|   0|   64|          0|
    |i_reg_125                         |   3|   0|    3|          0|
    |k_reg_136                         |   1|   0|    1|          0|
    |phi_ln29_reg_114                  |   2|   0|    2|          0|
    |s_word_num_bits_0_0_fu_70         |  64|   0|   64|          0|
    |s_word_num_bits_0_1_reg_514       |  64|   0|   64|          0|
    |s_word_num_bits_0_2_fu_86         |  64|   0|   64|          0|
    |s_word_num_bits_1_0_fu_74         |  64|   0|   64|          0|
    |s_word_num_bits_1_1_reg_519       |  64|   0|   64|          0|
    |s_word_num_bits_1_2_fu_90         |  64|   0|   64|          0|
    |s_word_num_bits_2_0_fu_78         |  64|   0|   64|          0|
    |s_word_num_bits_2_1_reg_524       |  64|   0|   64|          0|
    |s_word_num_bits_2_2_fu_94         |  64|   0|   64|          0|
    |s_word_num_bits_3_0_fu_82         |  64|   0|   64|          0|
    |s_word_num_bits_3_1_reg_529       |  64|   0|   64|          0|
    |s_word_num_bits_3_2_fu_98         |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1291|   0| 1291|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           add|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           add|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           add|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           add|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           add|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           add|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|           add|  return value|
|a          |   in|  256|     ap_none|             a|        scalar|
|b          |   in|  256|     ap_none|             b|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0 = alloca i32 1"   --->   Operation 6 'alloca' 's_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0 = alloca i32 1"   --->   Operation 7 'alloca' 's_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0 = alloca i32 1"   --->   Operation 8 'alloca' 's_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0 = alloca i32 1"   --->   Operation 9 'alloca' 's_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b"   --->   Operation 16 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a"   --->   Operation 17 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i256 %a_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_word_num_bits_assign_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %a_read, i32 64, i32 127"   --->   Operation 19 'partselect' 'a_word_num_bits_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_word_num_bits_assign_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %a_read, i32 128, i32 191"   --->   Operation 20 'partselect' 'a_word_num_bits_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_word_num_bits_assign_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %a_read, i32 192, i32 255"   --->   Operation 21 'partselect' 'a_word_num_bits_assign_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_6 = trunc i256 %b_read"   --->   Operation 22 'trunc' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_word_num_bits_assign_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %b_read, i32 64, i32 127"   --->   Operation 23 'partselect' 'b_word_num_bits_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_word_num_bits_assign_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %b_read, i32 128, i32 191"   --->   Operation 24 'partselect' 'b_word_num_bits_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_word_num_bits_assign_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %b_read, i32 192, i32 255"   --->   Operation 25 'partselect' 'b_word_num_bits_assign_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch0" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 27 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 28 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0"   --->   Operation 29 'load' 's_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0"   --->   Operation 30 'load' 's_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0"   --->   Operation 31 'load' 's_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0"   --->   Operation 32 'load' 's_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.54ns)   --->   "%s_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i2 %phi_ln29" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 34 'mux' 's_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.54ns)   --->   "%s_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_0_load, i64 0, i64 %s_word_num_bits_1_0_load, i64 %s_word_num_bits_1_0_load, i2 %phi_ln29" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 35 'mux' 's_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.54ns)   --->   "%s_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_0_load, i64 %s_word_num_bits_2_0_load, i64 0, i64 %s_word_num_bits_2_0_load, i2 %phi_ln29" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 36 'mux' 's_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.54ns)   --->   "%s_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 0, i2 %phi_ln29" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 37 'mux' 's_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 38 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 39 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_0" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 40 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_0" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 41 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_0" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 42 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_0" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 43 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 44 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.46>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_2 = alloca i32 1"   --->   Operation 45 'alloca' 's_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2 = alloca i32 1"   --->   Operation 46 'alloca' 's_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_2 = alloca i32 1"   --->   Operation 47 'alloca' 's_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_2 = alloca i32 1"   --->   Operation 48 'alloca' 's_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_2" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 49 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_2" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 50 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_2" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 51 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_2" [intx-fpga/solution1/intx.hpp:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 53 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 4.56>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i = phi i3 %i_1, void %.split11, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 54 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%k = phi i1 %k_1, void %.split11, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 55 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.71ns)   --->   "%i_1 = add i3 %i, i3 1" [intx-fpga/solution1/int128.hpp:173]   --->   Operation 56 'add' 'i_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.56ns)   --->   "%icmp_ln173 = icmp_eq  i3 %i, i3 4" [intx-fpga/solution1/int128.hpp:173]   --->   Operation 58 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 59 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split, void %_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.exit" [intx-fpga/solution1/int128.hpp:173]   --->   Operation 60 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [intx-fpga/solution1/intx.hpp:50]   --->   Operation 61 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty, i64 %a_word_num_bits_assign_1, i64 %a_word_num_bits_assign_2, i64 %a_word_num_bits_assign_3, i2 %trunc_ln50" [intx-fpga/solution1/int128.hpp:175]   --->   Operation 62 'mux' 'tmp' <Predicate = (!icmp_ln173)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.54ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty_6, i64 %b_word_num_bits_assign_1, i64 %b_word_num_bits_assign_2, i64 %b_word_num_bits_assign_3, i2 %trunc_ln50" [intx-fpga/solution1/int128.hpp:175]   --->   Operation 63 'mux' 'tmp_1' <Predicate = (!icmp_ln173)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.36ns)   --->   "%add_ln175 = add i64 %tmp_1, i64 %tmp" [intx-fpga/solution1/int128.hpp:175]   --->   Operation 64 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %tmp" [intx-fpga/solution1/int128.hpp:176]   --->   Operation 65 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 66 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 67 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.72ns)   --->   "%switch_ln177 = switch i2 %trunc_ln50, void %branch7, i2 0, void %.split..split11_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 68 'switch' 'switch_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.72>
ST_4 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_2_2" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 69 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 2)> <Delay = 0.46>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split11" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 70 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_1_2" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 71 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 1)> <Delay = 0.46>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split11" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 72 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_0_2" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 73 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 0)> <Delay = 0.46>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split11" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 74 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 0)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_3_2" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 75 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 3)> <Delay = 0.46>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split11" [intx-fpga/solution1/int128.hpp:177]   --->   Operation 76 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 3)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [intx-fpga/solution1/int128.hpp:178]   --->   Operation 77 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.14ns)   --->   "%k_1 = or i1 %icmp_ln178, i1 %k1" [intx-fpga/solution1/int128.hpp:178]   --->   Operation 78 'or' 'k_1' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_2_load = load i64 %s_word_num_bits_0_2" [intx-fpga/solution1/adder.cpp:5]   --->   Operation 80 'load' 's_word_num_bits_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_load = load i64 %s_word_num_bits_1_2" [intx-fpga/solution1/adder.cpp:5]   --->   Operation 81 'load' 's_word_num_bits_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_2_load = load i64 %s_word_num_bits_2_2" [intx-fpga/solution1/adder.cpp:5]   --->   Operation 82 'load' 's_word_num_bits_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_2_load = load i64 %s_word_num_bits_3_2" [intx-fpga/solution1/adder.cpp:5]   --->   Operation 83 'load' 's_word_num_bits_3_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln5_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %s_word_num_bits_3_2_load, i64 %s_word_num_bits_2_2_load, i64 %s_word_num_bits_1_2_load, i64 %s_word_num_bits_0_2_load" [intx-fpga/solution1/adder.cpp:5]   --->   Operation 84 'bitconcatenate' 'or_ln5_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln5 = ret i256 %or_ln5_2" [intx-fpga/solution1/adder.cpp:5]   --->   Operation 85 'ret' 'ret_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_word_num_bits_0_0      (alloca           ) [ 001000]
s_word_num_bits_1_0      (alloca           ) [ 001000]
s_word_num_bits_2_0      (alloca           ) [ 001000]
s_word_num_bits_3_0      (alloca           ) [ 001000]
specbitsmap_ln0          (specbitsmap      ) [ 000000]
spectopmodule_ln0        (spectopmodule    ) [ 000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000]
specinterface_ln0        (specinterface    ) [ 000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000]
specinterface_ln0        (specinterface    ) [ 000000]
b_read                   (read             ) [ 000000]
a_read                   (read             ) [ 000000]
empty                    (trunc            ) [ 001110]
a_word_num_bits_assign_1 (partselect       ) [ 001110]
a_word_num_bits_assign_2 (partselect       ) [ 001110]
a_word_num_bits_assign_3 (partselect       ) [ 001110]
empty_6                  (trunc            ) [ 001110]
b_word_num_bits_assign_1 (partselect       ) [ 001110]
b_word_num_bits_assign_2 (partselect       ) [ 001110]
b_word_num_bits_assign_3 (partselect       ) [ 001110]
br_ln29                  (br               ) [ 011000]
phi_ln29                 (phi              ) [ 001000]
add_ln29                 (add              ) [ 011000]
s_word_num_bits_0_0_load (load             ) [ 000000]
s_word_num_bits_1_0_load (load             ) [ 000000]
s_word_num_bits_2_0_load (load             ) [ 000000]
s_word_num_bits_3_0_load (load             ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
s_word_num_bits_0_1      (mux              ) [ 000100]
s_word_num_bits_1_1      (mux              ) [ 000100]
s_word_num_bits_2_1      (mux              ) [ 000100]
s_word_num_bits_3_1      (mux              ) [ 000100]
icmp_ln29                (icmp             ) [ 001000]
empty_7                  (speclooptripcount) [ 000000]
store_ln29               (store            ) [ 000000]
store_ln29               (store            ) [ 000000]
store_ln29               (store            ) [ 000000]
store_ln29               (store            ) [ 000000]
br_ln29                  (br               ) [ 011000]
s_word_num_bits_0_2      (alloca           ) [ 000111]
s_word_num_bits_1_2      (alloca           ) [ 000111]
s_word_num_bits_2_2      (alloca           ) [ 000111]
s_word_num_bits_3_2      (alloca           ) [ 000111]
store_ln29               (store            ) [ 000000]
store_ln29               (store            ) [ 000000]
store_ln29               (store            ) [ 000000]
store_ln29               (store            ) [ 000000]
br_ln0                   (br               ) [ 000110]
i                        (phi              ) [ 000010]
k                        (phi              ) [ 000010]
i_1                      (add              ) [ 000110]
specpipeline_ln0         (specpipeline     ) [ 000000]
icmp_ln173               (icmp             ) [ 000010]
empty_8                  (speclooptripcount) [ 000000]
br_ln173                 (br               ) [ 000000]
trunc_ln50               (trunc            ) [ 000010]
tmp                      (mux              ) [ 000000]
tmp_1                    (mux              ) [ 000000]
add_ln175                (add              ) [ 000000]
k1                       (icmp             ) [ 000000]
zext_ln177               (zext             ) [ 000000]
add_ln177                (add              ) [ 000000]
switch_ln177             (switch           ) [ 000000]
store_ln177              (store            ) [ 000000]
br_ln177                 (br               ) [ 000000]
store_ln177              (store            ) [ 000000]
br_ln177                 (br               ) [ 000000]
store_ln177              (store            ) [ 000000]
br_ln177                 (br               ) [ 000000]
store_ln177              (store            ) [ 000000]
br_ln177                 (br               ) [ 000000]
icmp_ln178               (icmp             ) [ 000000]
k_1                      (or               ) [ 000110]
br_ln0                   (br               ) [ 000110]
s_word_num_bits_0_2_load (load             ) [ 000000]
s_word_num_bits_1_2_load (load             ) [ 000000]
s_word_num_bits_2_2_load (load             ) [ 000000]
s_word_num_bits_3_2_load (load             ) [ 000000]
or_ln5_2                 (bitconcatenate   ) [ 000000]
ret_ln5                  (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="s_word_num_bits_0_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_0_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="s_word_num_bits_1_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_1_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="s_word_num_bits_2_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_2_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="s_word_num_bits_3_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_3_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="s_word_num_bits_0_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_0_2/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="s_word_num_bits_1_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_1_2/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="s_word_num_bits_2_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_2_2/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="s_word_num_bits_3_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_word_num_bits_3_2/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="256" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="0"/>
<pin id="105" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="256" slack="0"/>
<pin id="110" dir="0" index="1" bw="256" slack="0"/>
<pin id="111" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="phi_ln29_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="phi_ln29_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="k_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="k_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="empty_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="256" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="a_word_num_bits_assign_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="256" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="0" index="3" bw="8" slack="0"/>
<pin id="156" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_word_num_bits_assign_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="a_word_num_bits_assign_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="256" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="0" index="3" bw="9" slack="0"/>
<pin id="166" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_word_num_bits_assign_2/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="a_word_num_bits_assign_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="256" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="0" index="3" bw="9" slack="0"/>
<pin id="176" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_word_num_bits_assign_3/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="empty_6_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="256" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="b_word_num_bits_assign_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="256" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="0" index="3" bw="8" slack="0"/>
<pin id="190" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_word_num_bits_assign_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="b_word_num_bits_assign_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="256" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="0" index="3" bw="9" slack="0"/>
<pin id="200" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_word_num_bits_assign_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="b_word_num_bits_assign_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="256" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="0" index="3" bw="9" slack="0"/>
<pin id="210" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_word_num_bits_assign_3/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln29_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="s_word_num_bits_0_0_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_0_0_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="s_word_num_bits_1_0_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_1_0_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="s_word_num_bits_2_0_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_2_0_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="s_word_num_bits_3_0_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_3_0_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="s_word_num_bits_0_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="64" slack="0"/>
<pin id="237" dir="0" index="3" bw="64" slack="0"/>
<pin id="238" dir="0" index="4" bw="64" slack="0"/>
<pin id="239" dir="0" index="5" bw="2" slack="0"/>
<pin id="240" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="s_word_num_bits_0_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="s_word_num_bits_1_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="0" index="3" bw="64" slack="0"/>
<pin id="252" dir="0" index="4" bw="64" slack="0"/>
<pin id="253" dir="0" index="5" bw="2" slack="0"/>
<pin id="254" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="s_word_num_bits_1_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="s_word_num_bits_2_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="64" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="0" index="4" bw="64" slack="0"/>
<pin id="267" dir="0" index="5" bw="2" slack="0"/>
<pin id="268" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="s_word_num_bits_2_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="s_word_num_bits_3_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="64" slack="0"/>
<pin id="279" dir="0" index="3" bw="64" slack="0"/>
<pin id="280" dir="0" index="4" bw="1" slack="0"/>
<pin id="281" dir="0" index="5" bw="2" slack="0"/>
<pin id="282" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="s_word_num_bits_3_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln29_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln29_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln29_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln29_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="1"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln29_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="1"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln29_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln29_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln29_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln29_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln173_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln50_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="3"/>
<pin id="350" dir="0" index="2" bw="64" slack="3"/>
<pin id="351" dir="0" index="3" bw="64" slack="3"/>
<pin id="352" dir="0" index="4" bw="64" slack="3"/>
<pin id="353" dir="0" index="5" bw="2" slack="0"/>
<pin id="354" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="3"/>
<pin id="360" dir="0" index="2" bw="64" slack="3"/>
<pin id="361" dir="0" index="3" bw="64" slack="3"/>
<pin id="362" dir="0" index="4" bw="64" slack="3"/>
<pin id="363" dir="0" index="5" bw="2" slack="0"/>
<pin id="364" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln175_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="k1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln177_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln177_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln177_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="1"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln177_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln177_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="1"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln177_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="1"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln178_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="k_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="s_word_num_bits_0_2_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="2"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_0_2_load/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="s_word_num_bits_1_2_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="2"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_1_2_load/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="s_word_num_bits_2_2_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="2"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_2_2_load/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="s_word_num_bits_3_2_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="2"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_word_num_bits_3_2_load/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln5_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="256" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="0" index="2" bw="64" slack="0"/>
<pin id="437" dir="0" index="3" bw="64" slack="0"/>
<pin id="438" dir="0" index="4" bw="64" slack="0"/>
<pin id="439" dir="1" index="5" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln5_2/5 "/>
</bind>
</comp>

<comp id="445" class="1005" name="s_word_num_bits_0_0_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_0_0 "/>
</bind>
</comp>

<comp id="451" class="1005" name="s_word_num_bits_1_0_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_1_0 "/>
</bind>
</comp>

<comp id="457" class="1005" name="s_word_num_bits_2_0_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_2_0 "/>
</bind>
</comp>

<comp id="463" class="1005" name="s_word_num_bits_3_0_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_3_0 "/>
</bind>
</comp>

<comp id="469" class="1005" name="empty_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="3"/>
<pin id="471" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="474" class="1005" name="a_word_num_bits_assign_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="3"/>
<pin id="476" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="a_word_num_bits_assign_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="a_word_num_bits_assign_2_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="3"/>
<pin id="481" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="a_word_num_bits_assign_2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="a_word_num_bits_assign_3_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="3"/>
<pin id="486" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="a_word_num_bits_assign_3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="empty_6_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="3"/>
<pin id="491" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="494" class="1005" name="b_word_num_bits_assign_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="3"/>
<pin id="496" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="b_word_num_bits_assign_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="b_word_num_bits_assign_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="3"/>
<pin id="501" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="b_word_num_bits_assign_2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="b_word_num_bits_assign_3_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="3"/>
<pin id="506" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="b_word_num_bits_assign_3 "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln29_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="514" class="1005" name="s_word_num_bits_0_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_0_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="s_word_num_bits_1_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_1_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="s_word_num_bits_2_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_2_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="s_word_num_bits_3_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_3_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="s_word_num_bits_0_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s_word_num_bits_0_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="s_word_num_bits_1_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s_word_num_bits_1_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="s_word_num_bits_2_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s_word_num_bits_2_2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="s_word_num_bits_3_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s_word_num_bits_3_2 "/>
</bind>
</comp>

<comp id="565" class="1005" name="i_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="k_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="108" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="108" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="108" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="108" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="102" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="102" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="102" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="102" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="219"><net_src comp="118" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="221" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="221" pin="1"/><net_sink comp="233" pin=3"/></net>

<net id="245"><net_src comp="221" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="246"><net_src comp="118" pin="4"/><net_sink comp="233" pin=5"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="224" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="224" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="259"><net_src comp="224" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="260"><net_src comp="118" pin="4"/><net_sink comp="247" pin=5"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="227" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="227" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="273"><net_src comp="227" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="274"><net_src comp="118" pin="4"/><net_sink comp="261" pin=5"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="230" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="230" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="230" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="288"><net_src comp="118" pin="4"/><net_sink comp="275" pin=5"/></net>

<net id="293"><net_src comp="118" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="275" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="261" pin="6"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="247" pin="6"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="233" pin="6"/><net_sink comp="310" pin=0"/></net>

<net id="335"><net_src comp="129" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="129" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="129" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="343" pin="1"/><net_sink comp="347" pin=5"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="343" pin="1"/><net_sink comp="357" pin=5"/></net>

<net id="371"><net_src comp="357" pin="6"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="347" pin="6"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="347" pin="6"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="140" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="367" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="383" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="383" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="383" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="383" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="379" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="373" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="427" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="424" pin="1"/><net_sink comp="433" pin=3"/></net>

<net id="444"><net_src comp="421" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="448"><net_src comp="70" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="454"><net_src comp="74" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="460"><net_src comp="78" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="466"><net_src comp="82" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="472"><net_src comp="147" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="477"><net_src comp="151" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="482"><net_src comp="161" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="347" pin=3"/></net>

<net id="487"><net_src comp="171" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="347" pin=4"/></net>

<net id="492"><net_src comp="181" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="497"><net_src comp="185" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="502"><net_src comp="195" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="357" pin=3"/></net>

<net id="507"><net_src comp="205" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="357" pin=4"/></net>

<net id="512"><net_src comp="215" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="517"><net_src comp="233" pin="6"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="522"><net_src comp="247" pin="6"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="527"><net_src comp="261" pin="6"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="532"><net_src comp="275" pin="6"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="540"><net_src comp="86" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="547"><net_src comp="90" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="554"><net_src comp="94" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="557"><net_src comp="551" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="561"><net_src comp="98" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="568"><net_src comp="331" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="579"><net_src comp="415" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: add : a | {1 }
	Port: add : b | {1 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		s_word_num_bits_0_1 : 1
		s_word_num_bits_1_1 : 1
		s_word_num_bits_2_1 : 1
		s_word_num_bits_3_1 : 1
		icmp_ln29 : 1
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		br_ln29 : 2
	State 3
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
	State 4
		i_1 : 1
		icmp_ln173 : 1
		br_ln173 : 2
		trunc_ln50 : 1
		tmp : 2
		tmp_1 : 2
		add_ln175 : 3
		k1 : 4
		zext_ln177 : 1
		add_ln177 : 4
		switch_ln177 : 2
		store_ln177 : 5
		store_ln177 : 5
		store_ln177 : 5
		store_ln177 : 5
		icmp_ln178 : 5
		k_1 : 6
	State 5
		or_ln5_2 : 1
		ret_ln5 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln29_fu_215         |    0    |    9    |
|    add   |            i_1_fu_331           |    0    |    10   |
|          |         add_ln175_fu_367        |    0    |    71   |
|          |         add_ln177_fu_383        |    0    |    71   |
|----------|---------------------------------|---------|---------|
|          |    s_word_num_bits_0_1_fu_233   |    0    |    20   |
|          |    s_word_num_bits_1_1_fu_247   |    0    |    20   |
|    mux   |    s_word_num_bits_2_1_fu_261   |    0    |    20   |
|          |    s_word_num_bits_3_1_fu_275   |    0    |    20   |
|          |            tmp_fu_347           |    0    |    20   |
|          |           tmp_1_fu_357          |    0    |    20   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln29_fu_289        |    0    |    8    |
|   icmp   |        icmp_ln173_fu_337        |    0    |    8    |
|          |            k1_fu_373            |    0    |    29   |
|          |        icmp_ln178_fu_409        |    0    |    29   |
|----------|---------------------------------|---------|---------|
|    or    |            k_1_fu_415           |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   |        b_read_read_fu_102       |    0    |    0    |
|          |        a_read_read_fu_108       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           empty_fu_147          |    0    |    0    |
|   trunc  |          empty_6_fu_181         |    0    |    0    |
|          |        trunc_ln50_fu_343        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          | a_word_num_bits_assign_1_fu_151 |    0    |    0    |
|          | a_word_num_bits_assign_2_fu_161 |    0    |    0    |
|partselect| a_word_num_bits_assign_3_fu_171 |    0    |    0    |
|          | b_word_num_bits_assign_1_fu_185 |    0    |    0    |
|          | b_word_num_bits_assign_2_fu_195 |    0    |    0    |
|          | b_word_num_bits_assign_3_fu_205 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln177_fu_379        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|         or_ln5_2_fu_433         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   357   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|a_word_num_bits_assign_1_reg_474|   64   |
|a_word_num_bits_assign_2_reg_479|   64   |
|a_word_num_bits_assign_3_reg_484|   64   |
|        add_ln29_reg_509        |    2   |
|b_word_num_bits_assign_1_reg_494|   64   |
|b_word_num_bits_assign_2_reg_499|   64   |
|b_word_num_bits_assign_3_reg_504|   64   |
|         empty_6_reg_489        |   64   |
|          empty_reg_469         |   64   |
|           i_1_reg_565          |    3   |
|            i_reg_125           |    3   |
|           k_1_reg_576          |    1   |
|            k_reg_136           |    1   |
|        phi_ln29_reg_114        |    2   |
|   s_word_num_bits_0_0_reg_445  |   64   |
|   s_word_num_bits_0_1_reg_514  |   64   |
|   s_word_num_bits_0_2_reg_537  |   64   |
|   s_word_num_bits_1_0_reg_451  |   64   |
|   s_word_num_bits_1_1_reg_519  |   64   |
|   s_word_num_bits_1_2_reg_544  |   64   |
|   s_word_num_bits_2_0_reg_457  |   64   |
|   s_word_num_bits_2_1_reg_524  |   64   |
|   s_word_num_bits_2_2_reg_551  |   64   |
|   s_word_num_bits_3_0_reg_463  |   64   |
|   s_word_num_bits_3_1_reg_529  |   64   |
|   s_word_num_bits_3_2_reg_558  |   64   |
+--------------------------------+--------+
|              Total             |  1292  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   357  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1292  |    -   |
+-----------+--------+--------+
|   Total   |  1292  |   357  |
+-----------+--------+--------+
