# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TicTacToe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/este0/Desktop/Esteban/TEC/2019\ -\ II\ Semestre/Taller\ de\ Diseno\ Digital/TicTacToe {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Oct 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe" C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_tb.sv 
# -- Compiling module sprite_tb
# 
# Top level modules:
# 	sprite_tb
# End time: 22:56:03 on Oct 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/este0/Desktop/Esteban/TEC/2019\ -\ II\ Semestre/Taller\ de\ Diseno\ Digital/TicTacToe {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/address_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Oct 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe" C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/address_gen.sv 
# -- Compiling module address_gen
# 
# Top level modules:
# 	address_gen
# End time: 22:56:03 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sprite_tb
# vsim work.sprite_tb 
# Start time: 22:56:09 on Oct 23,2019
# Loading sv_std.std
# Loading work.sprite_tb
# Loading work.address_gen
add wave -position end sim:/sprite_tb/#INITIAL#15/*
run 70
run 10
# End time: 22:58:41 on Oct 23,2019, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
