--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml total_link.twx total_link.ncd -o total_link.twr
total_link.pcf -ucf total_link.ucf

Design file:              total_link.ncd
Physical constraint file: total_link.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Dout<0>     |    0.694(R)|      SLOW  |    0.183(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<1>     |    0.896(R)|      SLOW  |   -0.012(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<2>     |    0.958(R)|      SLOW  |   -0.071(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<3>     |    1.448(R)|      SLOW  |   -0.529(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<4>     |    0.778(R)|      SLOW  |    0.085(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<5>     |    0.910(R)|      SLOW  |   -0.042(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<6>     |    0.774(R)|      SLOW  |    0.085(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<7>     |    0.860(R)|      SLOW  |   -0.001(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<8>     |    1.829(R)|      SLOW  |   -0.819(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>     |    2.010(R)|      SLOW  |   -0.934(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>    |    2.150(R)|      SLOW  |   -1.116(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>    |    1.912(R)|      SLOW  |   -0.878(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>    |    1.696(R)|      SLOW  |   -0.760(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>    |    1.905(R)|      SLOW  |   -0.889(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>    |    1.611(R)|      SLOW  |   -0.700(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<15>    |    1.862(R)|      SLOW  |   -0.865(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_mosi    |    0.682(R)|      SLOW  |    0.199(R)|      SLOW  |clk_BUFGP         |   0.000|
cpu_sclk    |    0.645(R)|      SLOW  |    0.211(R)|      SLOW  |clk_BUFGP         |   0.000|
si4463_irq  |    5.878(R)|      SLOW  |   -1.944(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_miso |    2.745(R)|      SLOW  |   -1.307(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
Dout<0>             |         7.940(R)|      SLOW  |         3.751(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<1>             |         8.664(R)|      SLOW  |         3.949(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<2>             |         7.579(R)|      SLOW  |         3.948(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<3>             |         8.423(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<4>             |         7.287(R)|      SLOW  |         3.656(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<5>             |         7.583(R)|      SLOW  |         3.838(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<6>             |         7.583(R)|      SLOW  |         3.826(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<7>             |         7.959(R)|      SLOW  |         3.938(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<8>             |        11.353(R)|      SLOW  |         4.647(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>             |        11.564(R)|      SLOW  |         4.728(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>            |        11.353(R)|      SLOW  |         5.279(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>            |        11.564(R)|      SLOW  |         4.627(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>            |         9.720(R)|      SLOW  |         4.318(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>            |         9.553(R)|      SLOW  |         4.248(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>            |         9.720(R)|      SLOW  |         4.339(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<15>            |         9.553(R)|      SLOW  |         4.337(R)|      FAST  |clk_BUFGP         |   0.000|
OE_n                |         7.584(R)|      SLOW  |         3.897(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<0>|         8.384(R)|      SLOW  |         4.428(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<1>|         8.336(R)|      SLOW  |         4.442(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<2>|         8.879(R)|      SLOW  |         4.858(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<3>|         8.339(R)|      SLOW  |         4.500(R)|      FAST  |clk_BUFGP         |   0.000|
WE_n                |         8.141(R)|      SLOW  |         4.274(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_irq_recv        |         7.259(R)|      SLOW  |         3.779(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_miso            |         7.278(R)|      SLOW  |         3.762(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>              |         8.105(R)|      SLOW  |         4.309(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>              |         7.821(R)|      SLOW  |         4.066(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>              |         7.726(R)|      SLOW  |         4.004(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>              |         7.860(R)|      SLOW  |         4.126(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_mosi         |         7.812(R)|      SLOW  |         4.011(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_reset        |         7.897(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_sclk         |         8.869(R)|      SLOW  |         4.713(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_ss_n         |         9.848(R)|      SLOW  |         4.828(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<0>    |         8.294(R)|      SLOW  |         4.376(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<1>    |         8.018(R)|      SLOW  |         4.189(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<2>    |         8.039(R)|      SLOW  |         4.210(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<3>    |         8.112(R)|      SLOW  |         4.240(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<4>    |         7.701(R)|      SLOW  |         3.982(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<5>    |         8.113(R)|      SLOW  |         4.241(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<6>    |         7.833(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<7>    |         7.560(R)|      SLOW  |         3.917(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<8>    |         8.872(R)|      SLOW  |         4.804(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<9>    |         8.892(R)|      SLOW  |         4.816(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<10>   |         8.598(R)|      SLOW  |         4.624(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<11>   |         8.374(R)|      SLOW  |         4.466(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<12>   |         8.762(R)|      SLOW  |         4.709(R)|      FAST  |clk_BUFGP         |   0.000|
--------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.141|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 06 16:27:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



