initSidebarItems({"mod":[["uartcr","Control Register, UARTCR"],["uartdmacr","DMA Control Register, UARTDMACR"],["uartdr","Data Register, UARTDR"],["uartfbrd","Fractional Baud Rate Register, UARTFBRD"],["uartfr","Flag Register, UARTFR"],["uartibrd","Integer Baud Rate Register, UARTIBRD"],["uarticr","Interrupt Clear Register, UARTICR"],["uartifls","Interrupt FIFO Level Select Register, UARTIFLS"],["uartilpr","IrDA Low-Power Counter Register, UARTILPR"],["uartimsc","Interrupt Mask Set/Clear Register, UARTIMSC"],["uartlcr_h","Line Control Register, UARTLCR_H"],["uartmis","Masked Interrupt Status Register, UARTMIS"],["uartpcellid0","UARTPCellID0 Register"],["uartpcellid1","UARTPCellID1 Register"],["uartpcellid2","UARTPCellID2 Register"],["uartpcellid3","UARTPCellID3 Register"],["uartperiphid0","UARTPeriphID0 Register"],["uartperiphid1","UARTPeriphID1 Register"],["uartperiphid2","UARTPeriphID2 Register"],["uartperiphid3","UARTPeriphID3 Register"],["uartris","Raw Interrupt Status Register, UARTRIS"],["uartrsr","Receive Status Register/Error Clear Register, UARTRSR/UARTECR"]],"struct":[["RegisterBlock","Register block"]],"type":[["UARTCR","Control Register, UARTCR"],["UARTDMACR","DMA Control Register, UARTDMACR"],["UARTDR","Data Register, UARTDR"],["UARTFBRD","Fractional Baud Rate Register, UARTFBRD"],["UARTFR","Flag Register, UARTFR"],["UARTIBRD","Integer Baud Rate Register, UARTIBRD"],["UARTICR","Interrupt Clear Register, UARTICR"],["UARTIFLS","Interrupt FIFO Level Select Register, UARTIFLS"],["UARTILPR","IrDA Low-Power Counter Register, UARTILPR"],["UARTIMSC","Interrupt Mask Set/Clear Register, UARTIMSC"],["UARTLCR_H","Line Control Register, UARTLCR_H"],["UARTMIS","Masked Interrupt Status Register, UARTMIS"],["UARTPCELLID0","UARTPCellID0 Register"],["UARTPCELLID1","UARTPCellID1 Register"],["UARTPCELLID2","UARTPCellID2 Register"],["UARTPCELLID3","UARTPCellID3 Register"],["UARTPERIPHID0","UARTPeriphID0 Register"],["UARTPERIPHID1","UARTPeriphID1 Register"],["UARTPERIPHID2","UARTPeriphID2 Register"],["UARTPERIPHID3","UARTPeriphID3 Register"],["UARTRIS","Raw Interrupt Status Register, UARTRIS"],["UARTRSR","Receive Status Register/Error Clear Register, UARTRSR/UARTECR"]]});