$comment
	File created using the following command:
		vcd file verilog_outlines.msim.vcd -direction
$end
$date
	Sat Jul 02 22:29:11 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module switch_vlg_vec_tst $end
$var reg 1 ! fract_clk $end
$var reg 1 " in_0 $end
$var reg 1 # in_1 $end
$var reg 1 $ start $end
$var wire 1 % p_out [3] $end
$var wire 1 & p_out [2] $end
$var wire 1 ' p_out [1] $end
$var wire 1 ( p_out [0] $end
$var wire 1 ) write [3] $end
$var wire 1 * write [2] $end
$var wire 1 + write [1] $end
$var wire 1 , write [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 write[0]~output_o $end
$var wire 1 5 write[1]~output_o $end
$var wire 1 6 write[2]~output_o $end
$var wire 1 7 write[3]~output_o $end
$var wire 1 8 p_out[0]~output_o $end
$var wire 1 9 p_out[1]~output_o $end
$var wire 1 : p_out[2]~output_o $end
$var wire 1 ; p_out[3]~output_o $end
$var wire 1 < fract_clk~input_o $end
$var wire 1 = start~input_o $end
$var wire 1 > in_0~input_o $end
$var wire 1 ? count4~2_combout $end
$var wire 1 @ in_1~input_o $end
$var wire 1 A count4~5_combout $end
$var wire 1 B count4~1_combout $end
$var wire 1 C count4~4_combout $end
$var wire 1 D Equal6~0_combout $end
$var wire 1 E p_out[0]~9_combout $end
$var wire 1 F stop~1_combout $end
$var wire 1 G stop~q $end
$var wire 1 H stop~0_combout $end
$var wire 1 I count4~3_combout $end
$var wire 1 J count4~0_combout $end
$var wire 1 K pout~0_combout $end
$var wire 1 L pout~1_combout $end
$var wire 1 M pout~2_combout $end
$var wire 1 N p_out[0]~0_combout $end
$var wire 1 O p_out~1_combout $end
$var wire 1 P p_out~2_combout $end
$var wire 1 Q p_out[0]~3_combout $end
$var wire 1 R p_out[0]~4_combout $end
$var wire 1 S p_out[0]~reg0_q $end
$var wire 1 T pout~3_combout $end
$var wire 1 U pout~4_combout $end
$var wire 1 V p_out~5_combout $end
$var wire 1 W p_out~6_combout $end
$var wire 1 X p_out[1]~reg0_q $end
$var wire 1 Y pout~5_combout $end
$var wire 1 Z pout~6_combout $end
$var wire 1 [ p_out~7_combout $end
$var wire 1 \ p_out~8_combout $end
$var wire 1 ] p_out[2]~reg0_q $end
$var wire 1 ^ p_out~10_combout $end
$var wire 1 _ p_out[3]~reg0_q $end
$var wire 1 ` count4 [2] $end
$var wire 1 a count4 [1] $end
$var wire 1 b count4 [0] $end
$var wire 1 c pout [3] $end
$var wire 1 d pout [2] $end
$var wire 1 e pout [1] $end
$var wire 1 f pout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0(
0'
0&
0%
0,
0+
0*
0)
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
1I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0b
0a
0`
0f
0e
0d
zc
$end
#2000
0!
0<
0-
#10000
1!
1<
1-
1`
1B
0O
#12000
0!
0<
0-
#20000
1!
1<
1-
#22000
0!
0<
0-
#30000
1!
1<
1-
#32000
0!
0<
0-
#40000
1!
1<
1-
#42000
0!
0<
0-
#50000
1$
1!
1=
1<
1-
0B
0H
1R
0I
1F
#52000
0!
0<
0-
#60000
0$
1!
0=
1<
1-
1B
1H
0R
1I
0F
0`
1G
0B
1O
0H
0I
1F
#62000
0!
0<
0-
#70000
1!
1<
1-
#72000
0!
0<
0-
#80000
1#
1!
1@
1<
1-
1C
1K
1M
#82000
0!
0<
0-
#90000
0#
1!
0@
1<
1-
0C
0K
0M
1f
1b
1M
1J
0O
1V
1C
#92000
0!
0<
0-
#100000
1!
1<
1-
#102000
0!
0<
0-
#110000
1#
1!
1@
1<
1-
1A
0C
1K
1U
#112000
0!
0<
0-
#120000
0#
1!
0@
1<
1-
0A
1C
0K
0U
1e
0b
1a
1U
1?
0J
0V
1[
1Q
1A
0C
#122000
0!
0<
0-
#130000
1"
1!
1>
1<
1-
1D
1J
1Y
1C
#132000
0!
0<
0-
#140000
0"
1!
0>
1<
1-
0D
0J
0Y
0C
1b
1D
1J
0[
1C
#142000
0!
0<
0-
#150000
1!
1<
1-
#152000
0!
0<
0-
#160000
1"
1!
1>
1<
1-
0?
1B
0D
1E
0J
1N
1R
0A
0C
1I
0F
1P
1W
#162000
0!
0<
0-
#170000
0"
1!
0>
1<
1-
1?
0B
1D
0E
1J
0N
0R
1A
1C
0I
1F
0P
0W
1`
0G
0b
0a
1X
1S
1B
0D
0J
0Q
1H
0?
19
18
1'
1(
0C
1I
0F
0A
#172000
0!
0<
0-
#180000
1!
1<
1-
#182000
0!
0<
0-
#190000
1!
1<
1-
#192000
0!
0<
0-
#200000
1"
1!
1>
1<
1-
#202000
0!
0<
0-
#210000
0"
1!
0>
1<
1-
#212000
0!
0<
0-
#220000
1!
1<
1-
#222000
0!
0<
0-
#230000
1$
1!
1=
1<
1-
0B
0H
1R
0I
1F
#232000
0!
0<
0-
#240000
0$
1!
0=
1<
1-
1B
1H
0R
1I
0F
0`
1G
0X
0S
0B
1O
0H
09
08
0'
0(
0I
1F
#242000
0!
0<
0-
#250000
1#
1!
1@
1<
1-
1C
1K
#252000
0!
0<
0-
#260000
1!
1<
1-
1b
1J
0O
1V
1A
0C
#262000
0!
0<
0-
#270000
1!
1<
1-
0b
1a
1?
0J
0K
0V
1[
1Q
1C
1Z
#272000
0!
0<
0-
#280000
1!
1<
1-
1d
1b
1D
1J
1N
1R
0[
0F
1^
0A
0C
1I
1P
1W
1\
#282000
0!
0<
0-
#290000
0#
1!
0@
1<
1-
1A
1C
1F
0I
0N
0R
0^
0P
0W
0\
1`
0G
0b
0a
1_
1]
1X
1S
1B
0D
0J
0Q
1H
1^
0?
1;
1:
19
18
1%
1&
1'
1(
0C
1I
0F
0A
#292000
0!
0<
0-
#300000
1#
1!
1@
1<
1-
#302000
0!
0<
0-
#310000
0#
1!
0@
1<
1-
#312000
0!
0<
0-
#320000
1!
1<
1-
#322000
0!
0<
0-
#330000
1!
1<
1-
#332000
0!
0<
0-
#340000
1#
1!
1@
1<
1-
#342000
0!
0<
0-
#350000
0#
1!
0@
1<
1-
#352000
0!
0<
0-
#360000
1!
1<
1-
#362000
0!
0<
0-
#370000
1"
1!
1>
1<
1-
#372000
0!
0<
0-
#380000
0"
1!
0>
1<
1-
#382000
0!
0<
0-
#390000
1!
1<
1-
#392000
0!
0<
0-
#400000
1!
1<
1-
#402000
0!
0<
0-
#410000
1!
1<
1-
#412000
0!
0<
0-
#420000
1!
1<
1-
#422000
0!
0<
0-
#430000
1!
1<
1-
#432000
0!
0<
0-
#440000
1!
1<
1-
#442000
0!
0<
0-
#450000
1!
1<
1-
#452000
0!
0<
0-
#460000
1!
1<
1-
#462000
0!
0<
0-
#470000
1!
1<
1-
#472000
0!
0<
0-
#480000
1!
1<
1-
#482000
0!
0<
0-
#490000
1!
1<
1-
#492000
0!
0<
0-
#500000
