//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23920284
// Cuda compilation tools, release 9.2, V9.2.88
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	_Z6VecAddPfj

.visible .entry _Z6VecAddPfj(
	.param .u64 _Z6VecAddPfj_param_0,
	.param .u32 _Z6VecAddPfj_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<7>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [_Z6VecAddPfj_param_0];
	ld.param.u32 	%r2, [_Z6VecAddPfj_param_1];
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r3;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB0_3;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd1];
	cvt.f64.f32	%fd1, %f1;
	setp.geu.f64	%p2, %fd1, 0d3FDCCCCCCCCCCCCD;
	@%p2 bra 	BB0_3;

	mov.u32 	%r6, 897988541;
	st.global.u32 	[%rd1], %r6;

BB0_3:
	ret;
}


