<profile>

<section name = "Vivado HLS Report for 'insert_icrc_512_s'" level="0">
<item name = "Date">Mon Mar  1 13:04:33 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 2.960, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 96, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 377, -</column>
<column name="Register">-, -, 1819, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_561">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op10_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op62_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op10">and, 0, 0, 2, 1, 1</column>
<column name="output_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_V_keep_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_V_keep_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_184_p3">and, 0, 0, 2, 1, 0</column>
<column name="output_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_V_keep_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="r_V_fu_614_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_tmp_data_V_55_reg_287">85, 17, 512, 8704</column>
<column name="ap_phi_reg_pp0_iter1_tmp_keep_V_reg_213">85, 17, 64, 1088</column>
<column name="ap_phi_reg_pp0_iter1_tmp_last_V_39_reg_331">21, 4, 1, 4</column>
<column name="crcFifo1_V_V_blk_n">9, 2, 1, 2</column>
<column name="ii_state">15, 3, 2, 6</column>
<column name="m_axis_tx_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_V_data_V_1_data_in">15, 3, 512, 1536</column>
<column name="output_V_data_V_1_data_out">9, 2, 512, 1024</column>
<column name="output_V_data_V_1_state">15, 3, 2, 6</column>
<column name="output_V_keep_V_1_data_in">15, 3, 64, 192</column>
<column name="output_V_keep_V_1_data_out">9, 2, 64, 128</column>
<column name="output_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_V_last_V_1_data_in">15, 3, 1, 3</column>
<column name="output_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_V_last_V_1_state">15, 3, 2, 6</column>
<column name="tx_crcDataFifo_V_dat_blk_n">9, 2, 1, 2</column>
<column name="tx_crcDataFifo_V_kee_blk_n">9, 2, 1, 2</column>
<column name="tx_crcDataFifo_V_las_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_data_V_55_reg_287">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_keep_V_reg_213">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_last_V_39_reg_331">1, 0, 1, 0</column>
<column name="crc_V">32, 0, 32, 0</column>
<column name="crc_V_load_reg_644">32, 0, 32, 0</column>
<column name="ii_state">2, 0, 2, 0</column>
<column name="ii_state_load_reg_640">2, 0, 2, 0</column>
<column name="ii_state_load_reg_640_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="output_V_data_V_1_payload_A">512, 0, 512, 0</column>
<column name="output_V_data_V_1_payload_B">512, 0, 512, 0</column>
<column name="output_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_data_V_1_state">2, 0, 2, 0</column>
<column name="output_V_keep_V_1_payload_A">64, 0, 64, 0</column>
<column name="output_V_keep_V_1_payload_B">64, 0, 64, 0</column>
<column name="output_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_keep_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_last_V_1_state">2, 0, 2, 0</column>
<column name="tmp_83_reg_649">1, 0, 1, 0</column>
<column name="tmp_83_reg_649_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, insert_icrc&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, insert_icrc&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, insert_icrc&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, insert_icrc&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, insert_icrc&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, insert_icrc&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, insert_icrc&lt;512&gt;, return value</column>
<column name="tx_crcDataFifo_V_dat_dout">in, 512, ap_fifo, tx_crcDataFifo_V_dat, pointer</column>
<column name="tx_crcDataFifo_V_dat_empty_n">in, 1, ap_fifo, tx_crcDataFifo_V_dat, pointer</column>
<column name="tx_crcDataFifo_V_dat_read">out, 1, ap_fifo, tx_crcDataFifo_V_dat, pointer</column>
<column name="tx_crcDataFifo_V_kee_dout">in, 64, ap_fifo, tx_crcDataFifo_V_kee, pointer</column>
<column name="tx_crcDataFifo_V_kee_empty_n">in, 1, ap_fifo, tx_crcDataFifo_V_kee, pointer</column>
<column name="tx_crcDataFifo_V_kee_read">out, 1, ap_fifo, tx_crcDataFifo_V_kee, pointer</column>
<column name="tx_crcDataFifo_V_las_dout">in, 1, ap_fifo, tx_crcDataFifo_V_las, pointer</column>
<column name="tx_crcDataFifo_V_las_empty_n">in, 1, ap_fifo, tx_crcDataFifo_V_las, pointer</column>
<column name="tx_crcDataFifo_V_las_read">out, 1, ap_fifo, tx_crcDataFifo_V_las, pointer</column>
<column name="crcFifo1_V_V_dout">in, 32, ap_fifo, crcFifo1_V_V, pointer</column>
<column name="crcFifo1_V_V_empty_n">in, 1, ap_fifo, crcFifo1_V_V, pointer</column>
<column name="crcFifo1_V_V_read">out, 1, ap_fifo, crcFifo1_V_V, pointer</column>
<column name="m_axis_tx_data_TREADY">in, 1, axis, output_V_last_V, pointer</column>
<column name="m_axis_tx_data_TVALID">out, 1, axis, output_V_last_V, pointer</column>
<column name="m_axis_tx_data_TLAST">out, 1, axis, output_V_last_V, pointer</column>
<column name="m_axis_tx_data_TDATA">out, 512, axis, output_V_data_V, pointer</column>
<column name="m_axis_tx_data_TKEEP">out, 64, axis, output_V_keep_V, pointer</column>
</table>
</item>
</section>
</profile>
