parent_name	,	V_30
of_clk_add_provider	,	F_19
clk_register	,	F_17
clock_complex_base	,	V_16
ncpus	,	V_17
__iomem	,	T_3
dn	,	V_18
bail_out	,	V_29
clk_init_data	,	V_23
clk_num	,	V_39
to_cpu_clk	,	F_2
hw	,	V_31
"cpu"	,	L_2
clk_data	,	V_38
of_cpu_clk_setup	,	F_8
u32	,	T_1
reg	,	V_6
init	,	V_24
MAX_CPU	,	V_40
clk	,	V_25
for_each_node_by_type	,	F_11
"reg"	,	L_3
SYS_CTRL_CLK_DIVIDER_VALUE_OFFSET	,	V_8
cpu	,	V_9
cpuclk	,	V_5
__clk_get_name	,	F_16
node	,	V_15
clk_name	,	V_27
clk_cpu_set_rate	,	F_5
ops	,	V_33
__func__	,	V_19
name	,	V_32
pr_err	,	F_10
GFP_KERNEL	,	V_20
clks	,	V_21
of_clk_get	,	F_15
hwclk	,	V_2
kfree	,	F_20
flags	,	V_35
device_node	,	V_14
"%s: clock-complex base register not set\n"	,	L_1
cpu_clk	,	V_4
clk_cpu_round_rate	,	F_4
of_property_read_u32	,	F_14
parent_rate	,	V_3
rate	,	V_11
kzalloc	,	F_12
clk_cpu_recalc_rate	,	F_1
reg_base	,	V_7
cpu_ops	,	V_34
clk_hw	,	V_1
SYS_CTRL_CLK_DIVIDER_CTRL_OFFSET	,	V_13
parent_clk	,	V_26
readl	,	F_3
err	,	V_28
writel	,	F_6
WARN_ON	,	F_13
clks_out	,	V_22
num_parents	,	V_37
SYS_CTRL_CLK_DIVIDER_MASK	,	V_10
reload_mask	,	V_12
parent_names	,	V_36
__init	,	T_2
of_iomap	,	F_9
udelay	,	F_7
of_clk_src_onecell_get	,	V_41
"cpu%d"	,	L_4
IS_ERR	,	F_18
