Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Apr 12 23:49:24 2024
| Host         : riccardo-ThinkPad-X1-Carbon-Gen-9 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file muon_telescope_top_module_timing_summary_routed.rpt -pb muon_telescope_top_module_timing_summary_routed.pb -rpx muon_telescope_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : muon_telescope_top_module
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    93          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (9)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 93 register/latch pins with no clock driven by root clock pin: WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.269        0.000                      0                 5214        0.045        0.000                      0                 5214        4.500        0.000                       0                  2248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.269        0.000                      0                 5214        0.045        0.000                      0                 5214        4.500        0.000                       0                  2248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[15]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.793ns (37.802%)  route 4.595ns (62.198%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.847    12.564    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.443    14.815    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.833    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.793ns (37.814%)  route 4.593ns (62.186%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.845    12.562    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y33         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.441    14.813    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X32Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.831    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.793ns (37.814%)  route 4.593ns (62.186%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.624     5.176    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[1]/Q
                         net (fo=4, routed)           1.046     6.678    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/A[1][0]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.802    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg[3]_i_6__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.334 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          0.953     8.609    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_1_reg[8]_0[3]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.915 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     8.915    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_i_12__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.291 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_2__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.543 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.887    10.430    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.310    10.740 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.853    11.593    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.717 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          0.845    12.562    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X32Y33         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.441    14.813    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[1]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X32Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.831    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.275%)  route 0.237ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.561     1.474    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/Q
                         net (fo=2, routed)           0.237     1.853    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[19]_1[12]
    SLICE_X37Y36         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.829     1.987    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[12]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.070     1.807    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.903%)  route 0.210ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.561     1.474    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y34         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[7]/Q
                         net (fo=3, routed)           0.210     1.812    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[19]_1[7]
    SLICE_X36Y35         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.829     1.987    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[7]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.019     1.756    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.231%)  route 0.248ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.561     1.474    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[10]/Q
                         net (fo=3, routed)           0.248     1.864    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[19]_1[10]
    SLICE_X37Y35         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.829     1.987    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[10]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X37Y35         FDCE (Hold_fdce_C_D)         0.070     1.807    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 DAQ_system/time_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.569     1.482    DAQ_system/clk_IBUF_BUFG
    SLICE_X57Y7          FDCE                                         r  DAQ_system/time_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141     1.623 r  DAQ_system/time_reg_reg[0]/Q
                         net (fo=1, routed)           0.272     1.896    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X2Y0          RAMB18E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.881     2.039    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y0          RAMB18E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.542    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.838    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.274%)  route 0.259ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.561     1.474    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/Q
                         net (fo=4, routed)           0.259     1.874    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[19]_1[16]
    SLICE_X37Y37         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.830     1.988    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[16]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.070     1.808    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 DAQ_system/time_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.548%)  route 0.236ns (61.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.558     1.471    DAQ_system/clk_IBUF_BUFG
    SLICE_X52Y21         FDCE                                         r  DAQ_system/time_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  DAQ_system/time_reg_reg[29]/Q
                         net (fo=2, routed)           0.236     1.855    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y4          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.865     2.023    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.545    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.787    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.433%)  route 0.268ns (65.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.560     1.473    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[2]/Q
                         net (fo=3, routed)           0.268     1.883    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[19]_1[2]
    SLICE_X36Y37         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.830     1.988    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[2]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.072     1.810    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.434%)  route 0.223ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.561     1.474    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/Q
                         net (fo=4, routed)           0.223     1.826    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[19]_1[14]
    SLICE_X36Y36         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.829     1.987    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[14]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.012     1.749    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.093%)  route 0.179ns (55.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.565     1.478    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y12          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=6, routed)           0.179     1.798    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]
    RAMB36_X0Y2          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.878     2.036    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.721    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DAQ_system/time_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.573%)  route 0.246ns (62.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.558     1.471    DAQ_system/clk_IBUF_BUFG
    SLICE_X52Y21         FDCE                                         r  DAQ_system/time_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  DAQ_system/time_reg_reg[31]/Q
                         net (fo=2, routed)           0.246     1.865    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[7]
    RAMB36_X1Y4          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.865     2.023    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.545    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.788    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y29  DAQ_system/DAQ_pulse_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y29  DAQ_system/DAQ_pulse_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y29  DAQ_system/DAQ_pulse_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y29  DAQ_system/DAQ_pulse_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29  DAQ_system/FSM_onehot_state_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.030ns  (logic 1.638ns (8.605%)  route 17.393ns (91.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.204    19.030    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y19          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.030ns  (logic 1.638ns (8.605%)  route 17.393ns (91.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.204    19.030    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y19          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.030ns  (logic 1.638ns (8.605%)  route 17.393ns (91.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.204    19.030    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y19          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.030ns  (logic 1.638ns (8.605%)  route 17.393ns (91.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.204    19.030    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y19          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.892ns  (logic 1.638ns (8.668%)  route 17.255ns (91.332%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.066    18.892    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y18          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.892ns  (logic 1.638ns (8.668%)  route 17.255ns (91.332%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.066    18.892    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y18          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.892ns  (logic 1.638ns (8.668%)  route 17.255ns (91.332%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.066    18.892    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y18          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.892ns  (logic 1.638ns (8.668%)  route 17.255ns (91.332%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        8.066    18.892    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y18          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.734ns  (logic 1.638ns (8.741%)  route 17.096ns (91.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        7.908    18.734    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y17          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.734ns  (logic 1.638ns (8.741%)  route 17.096ns (91.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)        7.908    18.734    TEST_UNIT/SAMPLING_FREQ_X10/reset_high
    SLICE_X1Y17          FDCE                                         f  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.168     0.314    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     0.359    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.191ns (52.840%)  route 0.170ns (47.160%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE                         0.000     0.000 r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/C
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.170     0.316    TEST_UNIT/SAMPLING_FREQ_X10/ck_io_OBUF[0]
    SLICE_X1Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.361 r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_i_1__2/O
                         net (fo=1, routed)           0.000     0.361    TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_i_1__2_n_0
    SLICE_X1Y22          FDCE                                         r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.257ns (68.014%)  route 0.121ns (31.986%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/Q
                         net (fo=3, routed)           0.121     0.267    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[18]
    SLICE_X1Y43          LUT2 (Prop_lut2_I0_O)        0.045     0.312 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.312    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.378 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.378    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1_n_5
    SLICE_X1Y43          FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.191ns (49.244%)  route 0.197ns (50.756%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.197     0.343    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.388 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.388    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__0_n_0
    SLICE_X0Y29          FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.290ns (70.583%)  route 0.121ns (29.417%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/Q
                         net (fo=3, routed)           0.121     0.267    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[18]
    SLICE_X1Y43          LUT2 (Prop_lut2_I0_O)        0.045     0.312 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.312    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.411 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.411    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1_n_4
    SLICE_X1Y43          FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.169     0.315    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[15]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.360    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.423 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.423    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1_n_4
    SLICE_X1Y42          FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[15]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[15]/Q
                         net (fo=3, routed)           0.169     0.315    TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[15]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  TEST_UNIT/SAMPLING_FREQ_X10/counter[12]_i_2__6/O
                         net (fo=1, routed)           0.000     0.360    TEST_UNIT/SAMPLING_FREQ_X10/counter[12]_i_2__6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.423 r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[12]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     0.423    TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[12]_i_1__9_n_4
    SLICE_X1Y17          FDCE                                         r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE                         0.000     0.000 r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]/C
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]/Q
                         net (fo=3, routed)           0.169     0.315    TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  TEST_UNIT/SAMPLING_FREQ_X10/counter[16]_i_2__6/O
                         net (fo=1, routed)           0.000     0.360    TEST_UNIT/SAMPLING_FREQ_X10/counter[16]_i_2__6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.423 r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[16]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     0.423    TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[16]_i_1__9_n_4
    SLICE_X1Y18          FDCE                                         r  TEST_UNIT/SAMPLING_FREQ_X10/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.254ns (59.872%)  route 0.170ns (40.128%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/Q
                         net (fo=3, routed)           0.170     0.316    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[11]
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.045     0.361 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.361    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[8]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.424 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[8]_i_1_n_4
    SLICE_X1Y41          FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.254ns (59.872%)  route 0.170ns (40.128%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/C
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/Q
                         net (fo=3, routed)           0.170     0.316    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[27]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.045     0.361 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     0.361    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[24]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.424 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[24]_i_1_n_4
    SLICE_X1Y45          FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 3.977ns (45.787%)  route 4.709ns (54.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.566     5.118    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDPE (Prop_fdpe_C_Q)         0.456     5.574 r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           4.709    10.283    ck_io_OBUF[13]
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.804 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.804    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 3.963ns (52.158%)  route 3.635ns (47.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.561     5.113    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[1]/Q
                         net (fo=1, routed)           3.635     9.204    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.712 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.712    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 3.981ns (53.365%)  route 3.479ns (46.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.561     5.113    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[0]/Q
                         net (fo=1, routed)           3.479     9.048    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.574 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.574    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 4.002ns (57.192%)  route 2.995ns (42.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.563     5.115    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[2]/Q
                         net (fo=1, routed)           2.995     8.566    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.112 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.112    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 3.995ns (57.468%)  route 2.957ns (42.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.562     5.114    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.456     5.570 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[3]/Q
                         net (fo=1, routed)           2.957     8.527    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.066 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.066    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 3.989ns (57.937%)  route 2.896ns (42.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.566     5.118    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDPE (Prop_fdpe_C_Q)         0.456     5.574 r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           2.896     8.470    lopt
    P17                  OBUF (Prop_obuf_I_O)         3.533    12.003 r  ck_io_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.003    ck_io[13]
    P17                                                               r  ck_io[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 3.991ns (58.516%)  route 2.829ns (41.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.620     5.172    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          2.829     8.457    ck_io_OBUF[10]
    V17                  OBUF (Prop_obuf_I_O)         3.535    11.993 r  ck_io_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.993    ck_io[10]
    V17                                                               r  ck_io[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 3.993ns (62.024%)  route 2.445ns (37.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.626     5.178    TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          2.445     8.079    ck_io_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.537    11.616 r  ck_io_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.616    ck_io[5]
    T14                                                               r  ck_io[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 4.173ns (64.977%)  route 2.249ns (35.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.628     5.180    TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.478     5.658 r  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          2.249     7.907    ck_io_OBUF[9]
    M16                  OBUF (Prop_obuf_I_O)         3.695    11.602 r  ck_io_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.602    ck_io[9]
    M16                                                               r  ck_io[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.421ns  (logic 4.066ns (63.323%)  route 2.355ns (36.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.566     5.118    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/Q
                         net (fo=2, routed)           2.355     7.991    o_SCK_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.548    11.538 r  o_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.538    o_SCK
    V11                                                               r  o_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TEST_UNIT/f_1HZ_DIVIDER/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.401ns (80.543%)  route 0.339ns (19.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.593     1.506    TEST_UNIT/f_1HZ_DIVIDER/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  TEST_UNIT/f_1HZ_DIVIDER/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TEST_UNIT/f_1HZ_DIVIDER/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.339     2.009    ck_io_OBUF[11]
    U18                  OBUF (Prop_obuf_I_O)         1.237     3.246 r  ck_io_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.246    ck_io[11]
    U18                                                               r  ck_io[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.373ns (78.335%)  route 0.380ns (21.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.585     1.498    TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.380     2.019    ck_io_OBUF[8]
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.252 r  ck_io_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.252    ck_io[8]
    N15                                                               r  ck_io[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.378ns (78.387%)  route 0.380ns (21.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.592     1.505    TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.380     2.026    ck_io_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.264 r  ck_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.264    ck_io[3]
    T11                                                               r  ck_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.379ns (78.224%)  route 0.384ns (21.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.593     1.506    TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.384     2.031    ck_io_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.238     3.270 r  ck_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.270    ck_io[1]
    U16                                                               r  ck_io[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.398ns (78.081%)  route 0.392ns (21.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.588     1.501    TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.392     2.058    ck_io_OBUF[7]
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.292 r  ck_io_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.292    ck_io[7]
    T16                                                               r  ck_io[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.382ns (74.734%)  route 0.467ns (25.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.593     1.506    TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.467     2.115    ck_io_OBUF[4]
    R12                  OBUF (Prop_obuf_I_O)         1.241     3.356 r  ck_io_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.356    ck_io[4]
    R12                                                               r  ck_io[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.377ns (70.163%)  route 0.585ns (29.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.593     1.506    TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.585     2.233    ck_io_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.469 r  ck_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.469    ck_io[2]
    P14                                                               r  ck_io[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_CS_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.429ns (71.480%)  route 0.570ns (28.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.566     1.479    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X12Y11         FDPE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDPE (Prop_fdpe_C_Q)         0.164     1.643 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.570     2.213    lopt_2
    U12                  OBUF (Prop_obuf_I_O)         1.265     3.478 r  o_CS_not_OBUF_inst/O
                         net (fo=0)                   0.000     3.478    o_CS_not
    U12                                                               r  o_CS_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.412ns (69.362%)  route 0.624ns (30.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.588     1.501    TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.624     2.289    ck_io_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.537 r  ck_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.537    ck_io[0]
    V15                                                               r  ck_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.378ns (67.063%)  route 0.677ns (32.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.584     1.497    TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.677     2.315    ck_io_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         1.237     3.552 r  ck_io_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.552    ck_io[6]
    T15                                                               r  ck_io[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2256 Endpoints
Min Delay          2256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.463ns  (logic 1.638ns (6.431%)  route 23.825ns (93.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.637    25.463    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/reset_low
    SLICE_X44Y10         FDCE                                         f  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.449     4.821    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X44Y10         FDCE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.463ns  (logic 1.638ns (6.431%)  route 23.825ns (93.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 f  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.637    25.463    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/reset_low
    SLICE_X44Y10         FDCE                                         f  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.449     4.821    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X44Y10         FDCE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.459ns  (logic 1.638ns (6.432%)  route 23.821ns (93.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.632    25.459    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y10         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.449     4.821    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y10         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.459ns  (logic 1.638ns (6.432%)  route 23.821ns (93.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.632    25.459    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y10         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.449     4.821    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y10         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.313ns  (logic 1.638ns (6.469%)  route 23.675ns (93.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.487    25.313    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X45Y9          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.449     4.821    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y9          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.313ns  (logic 1.638ns (6.469%)  route 23.675ns (93.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.487    25.313    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X45Y9          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.449     4.821    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y9          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.291ns  (logic 1.638ns (6.475%)  route 23.653ns (93.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.465    25.291    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y8          FDSE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.450     4.822    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y8          FDSE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.291ns  (logic 1.638ns (6.475%)  route 23.653ns (93.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.465    25.291    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y8          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.450     4.822    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y8          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.291ns  (logic 1.638ns (6.475%)  route 23.653ns (93.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.465    25.291    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y8          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.450     4.822    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y8          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.291ns  (logic 1.638ns (6.475%)  route 23.653ns (93.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=109, routed)         9.189    10.702    TEST_UNIT/SAMPLING_FREQ_X10/reset_high_IBUF
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    10.826 r  TEST_UNIT/SAMPLING_FREQ_X10/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1666, routed)       14.465    25.291    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y8          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.450     4.822    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y8          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.177%)  route 0.209ns (58.823%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.209     0.355    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/w_clk_slow
    SLICE_X0Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.856     2.014    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.146ns (35.184%)  route 0.269ns (64.816%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.269     0.415    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/w_clk_slow
    SLICE_X4Y27          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.853     2.011    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.191ns (42.218%)  route 0.261ns (57.782%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.261     0.407    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X4Y27          LUT5 (Prop_lut5_I1_O)        0.045     0.452 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/DC_subtracted_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.452    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz_n_1
    SLICE_X4Y27          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.853     2.011    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.192ns (39.132%)  route 0.299ns (60.868%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.299     0.445    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.046     0.491 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/DC_subtracted_reg_i_1/O
                         net (fo=1, routed)           0.000     0.491    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz_n_1
    SLICE_X0Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.856     2.014    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.192ns (30.964%)  route 0.428ns (69.036%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.276     0.422    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.046     0.468 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2/O
                         net (fo=54, routed)          0.152     0.620    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter0
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.857     2.015    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[12]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.192ns (30.964%)  route 0.428ns (69.036%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.276     0.422    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.046     0.468 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2/O
                         net (fo=54, routed)          0.152     0.620    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter0
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.857     2.015    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[13]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.192ns (30.964%)  route 0.428ns (69.036%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.276     0.422    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.046     0.468 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2/O
                         net (fo=54, routed)          0.152     0.620    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter0
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.857     2.015    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[14]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.192ns (30.964%)  route 0.428ns (69.036%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.276     0.422    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.046     0.468 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2/O
                         net (fo=54, routed)          0.152     0.620    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter0
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.857     2.015    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/temp_output_reg[15]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.192ns (30.776%)  route 0.432ns (69.224%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.276     0.422    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.046     0.468 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2/O
                         net (fo=54, routed)          0.156     0.624    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter0
    SLICE_X7Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.854     2.012    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter_reg[12]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.192ns (30.776%)  route 0.432ns (69.224%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.276     0.422    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.046     0.468 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2/O
                         net (fo=54, routed)          0.156     0.624    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter0
    SLICE_X7Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.854     2.012    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/counter_reg[13]/C





