
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.4 EDK_MS4.81d
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84000000
#define STDOUT_BASEADDRESS 0x84000000

/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_DEVICE_ID 0
#define XPAR_DDR2_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR2_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR2_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR2_SDRAM_PM_ENABLE 0
#define XPAR_DDR2_SDRAM_NUM_PORTS 3
#define XPAR_DDR2_SDRAM_MEM_DATA_WIDTH 64
#define XPAR_DDR2_SDRAM_MEM_PART_NUM_BANK_BITS 2
#define XPAR_DDR2_SDRAM_MEM_PART_NUM_ROW_BITS 13
#define XPAR_DDR2_SDRAM_MEM_PART_NUM_COL_BITS 10
#define XPAR_DDR2_SDRAM_MEM_TYPE DDR2
#define XPAR_DDR2_SDRAM_ECC_SEC_THRESHOLD 1
#define XPAR_DDR2_SDRAM_ECC_DEC_THRESHOLD 1
#define XPAR_DDR2_SDRAM_ECC_PEC_THRESHOLD 1
#define XPAR_DDR2_SDRAM_MEM_DQS_WIDTH 8
#define XPAR_DDR2_SDRAM_MPMC_CLK0_PERIOD_PS 5000


/******************************************************************/


/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_MPMC_BASEADDR 0x50000000
#define XPAR_DDR2_SDRAM_MPMC_HIGHADDR 0x5FFFFFFF
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL0 0x000
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL0 0x00e
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL2 0x01b
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL2 0x029
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL3 0x02a
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL3 0x035
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL4 0x036
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL4 0x044
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL5 0x045
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL5 0x050
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL6 0x051
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL6 0x05f
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL7 0x060
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL7 0x06b
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL8 0x06c
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL8 0x07c
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL9 0x07d
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL9 0x088
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL10 0x089
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL10 0x09d
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL11 0x09e
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL11 0x0ac
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL12 0x0ad
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL12 0x0c1
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL13 0x0c2
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL13 0x0d0
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL14 0x0d1
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL14 0x0e9
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL15 0x0ea
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL15 0x0eb
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL16 0x0d9
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL16 0x0da


/******************************************************************/

/* Canonical definitions for peripheral DDR2_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR2_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x50000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x5FFFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 3
#define XPAR_MPMC_0_MEM_DATA_WIDTH 64
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 2
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR2
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 8
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 5000


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 2

/* Definitions for peripheral DIP_SWITCHES_8BIT */
#define XPAR_DIP_SWITCHES_8BIT_BASEADDR 0x81420000
#define XPAR_DIP_SWITCHES_8BIT_HIGHADDR 0x8142FFFF
#define XPAR_DIP_SWITCHES_8BIT_DEVICE_ID 0
#define XPAR_DIP_SWITCHES_8BIT_INTERRUPT_PRESENT 0
#define XPAR_DIP_SWITCHES_8BIT_IS_DUAL 0


/* Definitions for peripheral LEDS_POSITIONS */
#define XPAR_LEDS_POSITIONS_BASEADDR 0x81400000
#define XPAR_LEDS_POSITIONS_HIGHADDR 0x8140FFFF
#define XPAR_LEDS_POSITIONS_DEVICE_ID 1
#define XPAR_LEDS_POSITIONS_INTERRUPT_PRESENT 0
#define XPAR_LEDS_POSITIONS_IS_DUAL 0


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral RS232_UART_1 */
#define XPAR_RS232_UART_1_BASEADDR 0x84000000
#define XPAR_RS232_UART_1_HIGHADDR 0x8400FFFF
#define XPAR_RS232_UART_1_DEVICE_ID 0
#define XPAR_RS232_UART_1_BAUDRATE 115200
#define XPAR_RS232_UART_1_USE_PARITY 0
#define XPAR_RS232_UART_1_ODD_PARITY 0
#define XPAR_RS232_UART_1_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral RS232_UART_1 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_RS232_UART_1_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84000000
#define XPAR_UARTLITE_0_HIGHADDR 0x8400FFFF
#define XPAR_UARTLITE_0_BAUDRATE 115200
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 8
#define XPAR_UARTLITE_0_SIO_CHAN 0


/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR_1 */
#define XPAR_DLMB_CNTLR_1_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_1_HIGHADDR 0x00003FFF


/* Definitions for peripheral ILMB_CNTLR_1 */
#define XPAR_ILMB_CNTLR_1_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_1_HIGHADDR 0x00003FFF


/******************************************************************/


/* Definitions for peripheral MAILBOX_0 IF 1 */
#define XPAR_MAILBOX_0_IF_1_DEVICE_ID 0
#define XPAR_MAILBOX_0_TESTAPP_ID 0
#define XPAR_MAILBOX_0_IF_1_BASEADDR 0xCDE00000
#define XPAR_MAILBOX_0_IF_1_USE_FSL 0
#define XPAR_MAILBOX_0_IF_1_SEND_FSL 0
#define XPAR_MAILBOX_0_IF_1_RECV_FSL 0

/* Definitions for driver MAILBOX */
#define XPAR_XMBOX_NUM_INSTANCES 1

/******************************************************************/


/* Canonical definitions for peripheral MAILBOX_0 IF 1 */
#define XPAR_MBOX_0_DEVICE_ID XPAR_MAILBOX_0_IF_1_DEVICE_ID
#define XPAR_MBOX_0_BASEADDR 0xCDE00000
#define XPAR_MBOX_0_HIGHADDR 0xCDE0FFFF
#define XPAR_MBOX_0_USE_FSL XPAR_MAILBOX_0_IF_1_USE_FSL
#define XPAR_MBOX_0_SEND_FSL XPAR_MAILBOX_0_IF_1_SEND_FSL
#define XPAR_MBOX_0_RECV_FSL XPAR_MAILBOX_0_IF_1_RECV_FSL


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 2
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral XPS_INTC_2 */
#define XPAR_XPS_INTC_2_DEVICE_ID 0
#define XPAR_XPS_INTC_2_BASEADDR 0x81800000
#define XPAR_XPS_INTC_2_HIGHADDR 0x8180FFFF
#define XPAR_XPS_INTC_2_KIND_OF_INTR 0xFFFFFFFE


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x81800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_XPS_INTC_2_DEVICE_ID
#define XPAR_MAILBOX_0_INTERRUPT_1_MASK 0X000001
#define XPAR_XPS_INTC_2_MAILBOX_0_INTERRUPT_1_INTR 0
#define XPAR_XPS_TIMER_1_INTERRUPT_MASK 0X000002
#define XPAR_XPS_INTC_2_XPS_TIMER_1_INTERRUPT_INTR 1

/******************************************************************/

/* Canonical definitions for peripheral XPS_INTC_2 */
#define XPAR_INTC_0_DEVICE_ID XPAR_XPS_INTC_2_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81800000
#define XPAR_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFFFE

#define XPAR_INTC_0_MBOX_0_VEC_ID XPAR_XPS_INTC_2_MAILBOX_0_INTERRUPT_1_INTR
#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_XPS_INTC_2_XPS_TIMER_1_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral XPS_TIMER_1 */
#define XPAR_XPS_TIMER_1_DEVICE_ID 0
#define XPAR_XPS_TIMER_1_BASEADDR 0x83C00000
#define XPAR_XPS_TIMER_1_HIGHADDR 0x83C0FFFF
#define XPAR_XPS_TIMER_1_CLOCK_FREQ_HZ 100000000


/******************************************************************/

/* Canonical definitions for peripheral XPS_TIMER_1 */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_XPS_TIMER_1_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x83C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x83C0FFFF
#define XPAR_TMRCTR_0_CLOCK_FREQ_HZ XPAR_XPS_TIMER_1_CLOCK_FREQ_HZ

/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 100000000
#define XPAR_CPU_IPLB_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_1 */
#define XPAR_MICROBLAZE_1_SCO 0
#define XPAR_MICROBLAZE_1_FREQ 100000000
#define XPAR_MICROBLAZE_1_DATA_SIZE 32
#define XPAR_MICROBLAZE_1_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_1_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_1_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_1_ENDIANNESS 0
#define XPAR_MICROBLAZE_1_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_1_OPTIMIZATION 0
#define XPAR_MICROBLAZE_1_INTERCONNECT 1
#define XPAR_MICROBLAZE_1_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_1_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_1_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_1_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_1_DPLB_P2P 0
#define XPAR_MICROBLAZE_1_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_1_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_1_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_1_IPLB_P2P 0
#define XPAR_MICROBLAZE_1_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_1_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_1_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_1_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_1_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_1_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_1_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_1_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_1_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_1_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_1_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_1_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_1_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_1_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_1_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_1_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_1_D_AXI 0
#define XPAR_MICROBLAZE_1_D_PLB 1
#define XPAR_MICROBLAZE_1_D_LMB 1
#define XPAR_MICROBLAZE_1_I_AXI 0
#define XPAR_MICROBLAZE_1_I_PLB 1
#define XPAR_MICROBLAZE_1_I_LMB 1
#define XPAR_MICROBLAZE_1_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_1_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_1_USE_BARREL 1
#define XPAR_MICROBLAZE_1_USE_DIV 0
#define XPAR_MICROBLAZE_1_USE_HW_MUL 1
#define XPAR_MICROBLAZE_1_USE_FPU 0
#define XPAR_MICROBLAZE_1_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_1_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_1_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_1_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_1_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_1_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_1_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_1_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_1_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_1_PVR 0
#define XPAR_MICROBLAZE_1_PVR_USER1 0x00
#define XPAR_MICROBLAZE_1_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_1_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_1_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_1_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_1_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_1_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_1_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_1_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_1_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_1_FSL_LINKS 0
#define XPAR_MICROBLAZE_1_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_1_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_1_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_1_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_ICACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_1_ICACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_1_USE_ICACHE 1
#define XPAR_MICROBLAZE_1_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_1_ADDR_TAG_BITS 17
#define XPAR_MICROBLAZE_1_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_1_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_1_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_1_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_1_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_1_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_1_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_1_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_1_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_1_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_1_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_1_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_1_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_1_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_1_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_1_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_1_DCACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_1_DCACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_1_USE_DCACHE 1
#define XPAR_MICROBLAZE_1_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_1_DCACHE_ADDR_TAG 17
#define XPAR_MICROBLAZE_1_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_1_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_1_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_1_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_1_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_1_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_1_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_1_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_1_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_1_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_1_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_1_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_1_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_1_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_1_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_1_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_1_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_1_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_1_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_1_USE_MMU 0
#define XPAR_MICROBLAZE_1_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_1_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_1_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_1_MMU_ZONES 16
#define XPAR_MICROBLAZE_1_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_1_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_1_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_1_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_1_BRANCH_TARGET_CACHE_SIZE 0

/******************************************************************/

#define XPAR_CPU_ID 1
#define XPAR_MICROBLAZE_ID 1
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_ENDIANNESS 0
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_D_AXI 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 17
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 17
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_HW_VER "8.00.b"

/******************************************************************/

