#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178dd80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178df10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x177f2d0 .functor NOT 1, L_0x17ebcd0, C4<0>, C4<0>, C4<0>;
L_0x17ebab0 .functor XOR 2, L_0x17eb970, L_0x17eba10, C4<00>, C4<00>;
L_0x17ebbc0 .functor XOR 2, L_0x17ebab0, L_0x17ebb20, C4<00>, C4<00>;
v0x17e31b0_0 .net *"_ivl_10", 1 0, L_0x17ebb20;  1 drivers
v0x17e32b0_0 .net *"_ivl_12", 1 0, L_0x17ebbc0;  1 drivers
v0x17e3390_0 .net *"_ivl_2", 1 0, L_0x17e64d0;  1 drivers
v0x17e3450_0 .net *"_ivl_4", 1 0, L_0x17eb970;  1 drivers
v0x17e3530_0 .net *"_ivl_6", 1 0, L_0x17eba10;  1 drivers
v0x17e3660_0 .net *"_ivl_8", 1 0, L_0x17ebab0;  1 drivers
v0x17e3740_0 .net "a", 0 0, v0x17ddbd0_0;  1 drivers
v0x17e37e0_0 .net "b", 0 0, v0x17ddc70_0;  1 drivers
v0x17e3880_0 .net "c", 0 0, v0x17ddd10_0;  1 drivers
v0x17e3920_0 .var "clk", 0 0;
v0x17e39c0_0 .net "d", 0 0, v0x17dde50_0;  1 drivers
v0x17e3a60_0 .net "out_pos_dut", 0 0, L_0x17eb810;  1 drivers
v0x17e3b00_0 .net "out_pos_ref", 0 0, L_0x17e5030;  1 drivers
v0x17e3ba0_0 .net "out_sop_dut", 0 0, L_0x17e7a80;  1 drivers
v0x17e3c40_0 .net "out_sop_ref", 0 0, L_0x17b8380;  1 drivers
v0x17e3ce0_0 .var/2u "stats1", 223 0;
v0x17e3d80_0 .var/2u "strobe", 0 0;
v0x17e3e20_0 .net "tb_match", 0 0, L_0x17ebcd0;  1 drivers
v0x17e3ef0_0 .net "tb_mismatch", 0 0, L_0x177f2d0;  1 drivers
v0x17e3f90_0 .net "wavedrom_enable", 0 0, v0x17de120_0;  1 drivers
v0x17e4060_0 .net "wavedrom_title", 511 0, v0x17de1c0_0;  1 drivers
L_0x17e64d0 .concat [ 1 1 0 0], L_0x17e5030, L_0x17b8380;
L_0x17eb970 .concat [ 1 1 0 0], L_0x17e5030, L_0x17b8380;
L_0x17eba10 .concat [ 1 1 0 0], L_0x17eb810, L_0x17e7a80;
L_0x17ebb20 .concat [ 1 1 0 0], L_0x17e5030, L_0x17b8380;
L_0x17ebcd0 .cmp/eeq 2, L_0x17e64d0, L_0x17ebbc0;
S_0x178e0a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x178df10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x177f6b0 .functor AND 1, v0x17ddd10_0, v0x17dde50_0, C4<1>, C4<1>;
L_0x177fa90 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x177fe70 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17800f0 .functor AND 1, L_0x177fa90, L_0x177fe70, C4<1>, C4<1>;
L_0x1798a20 .functor AND 1, L_0x17800f0, v0x17ddd10_0, C4<1>, C4<1>;
L_0x17b8380 .functor OR 1, L_0x177f6b0, L_0x1798a20, C4<0>, C4<0>;
L_0x17e44b0 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e4520 .functor OR 1, L_0x17e44b0, v0x17dde50_0, C4<0>, C4<0>;
L_0x17e4630 .functor AND 1, v0x17ddd10_0, L_0x17e4520, C4<1>, C4<1>;
L_0x17e46f0 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e47c0 .functor OR 1, L_0x17e46f0, v0x17ddc70_0, C4<0>, C4<0>;
L_0x17e4830 .functor AND 1, L_0x17e4630, L_0x17e47c0, C4<1>, C4<1>;
L_0x17e49b0 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e4a20 .functor OR 1, L_0x17e49b0, v0x17dde50_0, C4<0>, C4<0>;
L_0x17e4940 .functor AND 1, v0x17ddd10_0, L_0x17e4a20, C4<1>, C4<1>;
L_0x17e4bb0 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e4cb0 .functor OR 1, L_0x17e4bb0, v0x17dde50_0, C4<0>, C4<0>;
L_0x17e4d70 .functor AND 1, L_0x17e4940, L_0x17e4cb0, C4<1>, C4<1>;
L_0x17e4f20 .functor XNOR 1, L_0x17e4830, L_0x17e4d70, C4<0>, C4<0>;
v0x177ec00_0 .net *"_ivl_0", 0 0, L_0x177f6b0;  1 drivers
v0x177f000_0 .net *"_ivl_12", 0 0, L_0x17e44b0;  1 drivers
v0x177f3e0_0 .net *"_ivl_14", 0 0, L_0x17e4520;  1 drivers
v0x177f7c0_0 .net *"_ivl_16", 0 0, L_0x17e4630;  1 drivers
v0x177fba0_0 .net *"_ivl_18", 0 0, L_0x17e46f0;  1 drivers
v0x177ff80_0 .net *"_ivl_2", 0 0, L_0x177fa90;  1 drivers
v0x1780200_0 .net *"_ivl_20", 0 0, L_0x17e47c0;  1 drivers
v0x17dc140_0 .net *"_ivl_24", 0 0, L_0x17e49b0;  1 drivers
v0x17dc220_0 .net *"_ivl_26", 0 0, L_0x17e4a20;  1 drivers
v0x17dc300_0 .net *"_ivl_28", 0 0, L_0x17e4940;  1 drivers
v0x17dc3e0_0 .net *"_ivl_30", 0 0, L_0x17e4bb0;  1 drivers
v0x17dc4c0_0 .net *"_ivl_32", 0 0, L_0x17e4cb0;  1 drivers
v0x17dc5a0_0 .net *"_ivl_36", 0 0, L_0x17e4f20;  1 drivers
L_0x7ff7f074c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17dc660_0 .net *"_ivl_38", 0 0, L_0x7ff7f074c018;  1 drivers
v0x17dc740_0 .net *"_ivl_4", 0 0, L_0x177fe70;  1 drivers
v0x17dc820_0 .net *"_ivl_6", 0 0, L_0x17800f0;  1 drivers
v0x17dc900_0 .net *"_ivl_8", 0 0, L_0x1798a20;  1 drivers
v0x17dc9e0_0 .net "a", 0 0, v0x17ddbd0_0;  alias, 1 drivers
v0x17dcaa0_0 .net "b", 0 0, v0x17ddc70_0;  alias, 1 drivers
v0x17dcb60_0 .net "c", 0 0, v0x17ddd10_0;  alias, 1 drivers
v0x17dcc20_0 .net "d", 0 0, v0x17dde50_0;  alias, 1 drivers
v0x17dcce0_0 .net "out_pos", 0 0, L_0x17e5030;  alias, 1 drivers
v0x17dcda0_0 .net "out_sop", 0 0, L_0x17b8380;  alias, 1 drivers
v0x17dce60_0 .net "pos0", 0 0, L_0x17e4830;  1 drivers
v0x17dcf20_0 .net "pos1", 0 0, L_0x17e4d70;  1 drivers
L_0x17e5030 .functor MUXZ 1, L_0x7ff7f074c018, L_0x17e4830, L_0x17e4f20, C4<>;
S_0x17dd0a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x178df10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17ddbd0_0 .var "a", 0 0;
v0x17ddc70_0 .var "b", 0 0;
v0x17ddd10_0 .var "c", 0 0;
v0x17dddb0_0 .net "clk", 0 0, v0x17e3920_0;  1 drivers
v0x17dde50_0 .var "d", 0 0;
v0x17ddf40_0 .var/2u "fail", 0 0;
v0x17ddfe0_0 .var/2u "fail1", 0 0;
v0x17de080_0 .net "tb_match", 0 0, L_0x17ebcd0;  alias, 1 drivers
v0x17de120_0 .var "wavedrom_enable", 0 0;
v0x17de1c0_0 .var "wavedrom_title", 511 0;
E_0x178c6f0/0 .event negedge, v0x17dddb0_0;
E_0x178c6f0/1 .event posedge, v0x17dddb0_0;
E_0x178c6f0 .event/or E_0x178c6f0/0, E_0x178c6f0/1;
S_0x17dd3d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17dd0a0;
 .timescale -12 -12;
v0x17dd610_0 .var/2s "i", 31 0;
E_0x178c590 .event posedge, v0x17dddb0_0;
S_0x17dd710 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17dd0a0;
 .timescale -12 -12;
v0x17dd910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17dd9f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17dd0a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17de3a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x178df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17e51e0 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e5380 .functor AND 1, v0x17ddbd0_0, L_0x17e51e0, C4<1>, C4<1>;
L_0x17e5460 .functor NOT 1, v0x17ddd10_0, C4<0>, C4<0>, C4<0>;
L_0x17e55e0 .functor AND 1, L_0x17e5380, L_0x17e5460, C4<1>, C4<1>;
L_0x17e5720 .functor NOT 1, v0x17dde50_0, C4<0>, C4<0>, C4<0>;
L_0x17e58a0 .functor AND 1, L_0x17e55e0, L_0x17e5720, C4<1>, C4<1>;
L_0x17e59f0 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e5b70 .functor AND 1, L_0x17e59f0, v0x17ddc70_0, C4<1>, C4<1>;
L_0x17e5c80 .functor NOT 1, v0x17ddd10_0, C4<0>, C4<0>, C4<0>;
L_0x17e5cf0 .functor AND 1, L_0x17e5b70, L_0x17e5c80, C4<1>, C4<1>;
L_0x17e5e60 .functor NOT 1, v0x17dde50_0, C4<0>, C4<0>, C4<0>;
L_0x17e5ed0 .functor AND 1, L_0x17e5cf0, L_0x17e5e60, C4<1>, C4<1>;
L_0x17e6000 .functor OR 1, L_0x17e58a0, L_0x17e5ed0, C4<0>, C4<0>;
L_0x17e6110 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e5f90 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e6200 .functor AND 1, L_0x17e6110, L_0x17e5f90, C4<1>, C4<1>;
L_0x17e63a0 .functor AND 1, L_0x17e6200, v0x17ddd10_0, C4<1>, C4<1>;
L_0x17e6460 .functor NOT 1, v0x17dde50_0, C4<0>, C4<0>, C4<0>;
L_0x17e6570 .functor AND 1, L_0x17e63a0, L_0x17e6460, C4<1>, C4<1>;
L_0x17e6680 .functor OR 1, L_0x17e6000, L_0x17e6570, C4<0>, C4<0>;
L_0x17e6840 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e68b0 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e69e0 .functor AND 1, L_0x17e6840, L_0x17e68b0, C4<1>, C4<1>;
L_0x17e6af0 .functor NOT 1, v0x17ddd10_0, C4<0>, C4<0>, C4<0>;
L_0x17e6c30 .functor AND 1, L_0x17e69e0, L_0x17e6af0, C4<1>, C4<1>;
L_0x17e6d40 .functor AND 1, L_0x17e6c30, v0x17dde50_0, C4<1>, C4<1>;
L_0x17e6ee0 .functor OR 1, L_0x17e6680, L_0x17e6d40, C4<0>, C4<0>;
L_0x17e6ff0 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e7150 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e71c0 .functor AND 1, L_0x17e6ff0, L_0x17e7150, C4<1>, C4<1>;
L_0x17e73d0 .functor NOT 1, v0x17ddd10_0, C4<0>, C4<0>, C4<0>;
L_0x17e7440 .functor AND 1, L_0x17e71c0, L_0x17e73d0, C4<1>, C4<1>;
L_0x17e7660 .functor NOT 1, v0x17dde50_0, C4<0>, C4<0>, C4<0>;
L_0x17e76d0 .functor AND 1, L_0x17e7440, L_0x17e7660, C4<1>, C4<1>;
L_0x17e7900 .functor OR 1, L_0x17e6ee0, L_0x17e76d0, C4<0>, C4<0>;
L_0x17e7a10 .functor AND 1, v0x17ddbd0_0, v0x17ddc70_0, C4<1>, C4<1>;
L_0x17e7bb0 .functor AND 1, L_0x17e7a10, v0x17ddd10_0, C4<1>, C4<1>;
L_0x17e7c70 .functor AND 1, L_0x17e7bb0, v0x17dde50_0, C4<1>, C4<1>;
L_0x17e7a80 .functor OR 1, L_0x17e7900, L_0x17e7c70, C4<0>, C4<0>;
L_0x17e7ec0 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e8080 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e80f0 .functor OR 1, L_0x17e7ec0, L_0x17e8080, C4<0>, C4<0>;
L_0x17e8360 .functor NOT 1, v0x17ddd10_0, C4<0>, C4<0>, C4<0>;
L_0x17e83d0 .functor OR 1, L_0x17e80f0, L_0x17e8360, C4<0>, C4<0>;
L_0x17e8650 .functor NOT 1, v0x17dde50_0, C4<0>, C4<0>, C4<0>;
L_0x17e86c0 .functor OR 1, L_0x17e83d0, L_0x17e8650, C4<0>, C4<0>;
L_0x17e8950 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e89c0 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17e8bc0 .functor OR 1, L_0x17e8950, L_0x17e89c0, C4<0>, C4<0>;
L_0x17e8cd0 .functor OR 1, L_0x17e8bc0, v0x17ddd10_0, C4<0>, C4<0>;
L_0x17e8f30 .functor OR 1, L_0x17e8cd0, v0x17dde50_0, C4<0>, C4<0>;
L_0x17e8ff0 .functor AND 1, L_0x17e86c0, L_0x17e8f30, C4<1>, C4<1>;
L_0x17e92b0 .functor NOT 1, v0x17ddbd0_0, C4<0>, C4<0>, C4<0>;
L_0x17e9320 .functor OR 1, L_0x17e92b0, v0x17ddc70_0, C4<0>, C4<0>;
L_0x17e95a0 .functor NOT 1, v0x17ddd10_0, C4<0>, C4<0>, C4<0>;
L_0x17e9820 .functor OR 1, L_0x17e9320, L_0x17e95a0, C4<0>, C4<0>;
L_0x17e9b00 .functor OR 1, L_0x17e9820, v0x17dde50_0, C4<0>, C4<0>;
L_0x17e9dd0 .functor AND 1, L_0x17e8ff0, L_0x17e9b00, C4<1>, C4<1>;
L_0x17ea0c0 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17ea130 .functor OR 1, v0x17ddbd0_0, L_0x17ea0c0, C4<0>, C4<0>;
L_0x17ea5f0 .functor NOT 1, v0x17ddd10_0, C4<0>, C4<0>, C4<0>;
L_0x17ea660 .functor OR 1, L_0x17ea130, L_0x17ea5f0, C4<0>, C4<0>;
L_0x17ea970 .functor NOT 1, v0x17dde50_0, C4<0>, C4<0>, C4<0>;
L_0x17ea9e0 .functor OR 1, L_0x17ea660, L_0x17ea970, C4<0>, C4<0>;
L_0x17ead00 .functor AND 1, L_0x17e9dd0, L_0x17ea9e0, C4<1>, C4<1>;
L_0x17eae10 .functor NOT 1, v0x17ddc70_0, C4<0>, C4<0>, C4<0>;
L_0x17eb0a0 .functor OR 1, v0x17ddbd0_0, L_0x17eae10, C4<0>, C4<0>;
L_0x17eb160 .functor OR 1, L_0x17eb0a0, v0x17ddd10_0, C4<0>, C4<0>;
L_0x17eb450 .functor NOT 1, v0x17dde50_0, C4<0>, C4<0>, C4<0>;
L_0x17eb4c0 .functor OR 1, L_0x17eb160, L_0x17eb450, C4<0>, C4<0>;
L_0x17eb810 .functor AND 1, L_0x17ead00, L_0x17eb4c0, C4<1>, C4<1>;
v0x17de560_0 .net *"_ivl_0", 0 0, L_0x17e51e0;  1 drivers
v0x17de640_0 .net *"_ivl_10", 0 0, L_0x17e58a0;  1 drivers
v0x17de720_0 .net *"_ivl_100", 0 0, L_0x17e8f30;  1 drivers
v0x17de810_0 .net *"_ivl_102", 0 0, L_0x17e8ff0;  1 drivers
v0x17de8f0_0 .net *"_ivl_104", 0 0, L_0x17e92b0;  1 drivers
v0x17dea20_0 .net *"_ivl_106", 0 0, L_0x17e9320;  1 drivers
v0x17deb00_0 .net *"_ivl_108", 0 0, L_0x17e95a0;  1 drivers
v0x17debe0_0 .net *"_ivl_110", 0 0, L_0x17e9820;  1 drivers
v0x17decc0_0 .net *"_ivl_112", 0 0, L_0x17e9b00;  1 drivers
v0x17dee30_0 .net *"_ivl_114", 0 0, L_0x17e9dd0;  1 drivers
v0x17def10_0 .net *"_ivl_116", 0 0, L_0x17ea0c0;  1 drivers
v0x17deff0_0 .net *"_ivl_118", 0 0, L_0x17ea130;  1 drivers
v0x17df0d0_0 .net *"_ivl_12", 0 0, L_0x17e59f0;  1 drivers
v0x17df1b0_0 .net *"_ivl_120", 0 0, L_0x17ea5f0;  1 drivers
v0x17df290_0 .net *"_ivl_122", 0 0, L_0x17ea660;  1 drivers
v0x17df370_0 .net *"_ivl_124", 0 0, L_0x17ea970;  1 drivers
v0x17df450_0 .net *"_ivl_126", 0 0, L_0x17ea9e0;  1 drivers
v0x17df640_0 .net *"_ivl_128", 0 0, L_0x17ead00;  1 drivers
v0x17df720_0 .net *"_ivl_130", 0 0, L_0x17eae10;  1 drivers
v0x17df800_0 .net *"_ivl_132", 0 0, L_0x17eb0a0;  1 drivers
v0x17df8e0_0 .net *"_ivl_134", 0 0, L_0x17eb160;  1 drivers
v0x17df9c0_0 .net *"_ivl_136", 0 0, L_0x17eb450;  1 drivers
v0x17dfaa0_0 .net *"_ivl_138", 0 0, L_0x17eb4c0;  1 drivers
v0x17dfb80_0 .net *"_ivl_14", 0 0, L_0x17e5b70;  1 drivers
v0x17dfc60_0 .net *"_ivl_16", 0 0, L_0x17e5c80;  1 drivers
v0x17dfd40_0 .net *"_ivl_18", 0 0, L_0x17e5cf0;  1 drivers
v0x17dfe20_0 .net *"_ivl_2", 0 0, L_0x17e5380;  1 drivers
v0x17dff00_0 .net *"_ivl_20", 0 0, L_0x17e5e60;  1 drivers
v0x17dffe0_0 .net *"_ivl_22", 0 0, L_0x17e5ed0;  1 drivers
v0x17e00c0_0 .net *"_ivl_24", 0 0, L_0x17e6000;  1 drivers
v0x17e01a0_0 .net *"_ivl_26", 0 0, L_0x17e6110;  1 drivers
v0x17e0280_0 .net *"_ivl_28", 0 0, L_0x17e5f90;  1 drivers
v0x17e0360_0 .net *"_ivl_30", 0 0, L_0x17e6200;  1 drivers
v0x17e0650_0 .net *"_ivl_32", 0 0, L_0x17e63a0;  1 drivers
v0x17e0730_0 .net *"_ivl_34", 0 0, L_0x17e6460;  1 drivers
v0x17e0810_0 .net *"_ivl_36", 0 0, L_0x17e6570;  1 drivers
v0x17e08f0_0 .net *"_ivl_38", 0 0, L_0x17e6680;  1 drivers
v0x17e09d0_0 .net *"_ivl_4", 0 0, L_0x17e5460;  1 drivers
v0x17e0ab0_0 .net *"_ivl_40", 0 0, L_0x17e6840;  1 drivers
v0x17e0b90_0 .net *"_ivl_42", 0 0, L_0x17e68b0;  1 drivers
v0x17e0c70_0 .net *"_ivl_44", 0 0, L_0x17e69e0;  1 drivers
v0x17e0d50_0 .net *"_ivl_46", 0 0, L_0x17e6af0;  1 drivers
v0x17e0e30_0 .net *"_ivl_48", 0 0, L_0x17e6c30;  1 drivers
v0x17e0f10_0 .net *"_ivl_50", 0 0, L_0x17e6d40;  1 drivers
v0x17e0ff0_0 .net *"_ivl_52", 0 0, L_0x17e6ee0;  1 drivers
v0x17e10d0_0 .net *"_ivl_54", 0 0, L_0x17e6ff0;  1 drivers
v0x17e11b0_0 .net *"_ivl_56", 0 0, L_0x17e7150;  1 drivers
v0x17e1290_0 .net *"_ivl_58", 0 0, L_0x17e71c0;  1 drivers
v0x17e1370_0 .net *"_ivl_6", 0 0, L_0x17e55e0;  1 drivers
v0x17e1450_0 .net *"_ivl_60", 0 0, L_0x17e73d0;  1 drivers
v0x17e1530_0 .net *"_ivl_62", 0 0, L_0x17e7440;  1 drivers
v0x17e1610_0 .net *"_ivl_64", 0 0, L_0x17e7660;  1 drivers
v0x17e16f0_0 .net *"_ivl_66", 0 0, L_0x17e76d0;  1 drivers
v0x17e17d0_0 .net *"_ivl_68", 0 0, L_0x17e7900;  1 drivers
v0x17e18b0_0 .net *"_ivl_70", 0 0, L_0x17e7a10;  1 drivers
v0x17e1990_0 .net *"_ivl_72", 0 0, L_0x17e7bb0;  1 drivers
v0x17e1a70_0 .net *"_ivl_74", 0 0, L_0x17e7c70;  1 drivers
v0x17e1b50_0 .net *"_ivl_78", 0 0, L_0x17e7ec0;  1 drivers
v0x17e1c30_0 .net *"_ivl_8", 0 0, L_0x17e5720;  1 drivers
v0x17e1d10_0 .net *"_ivl_80", 0 0, L_0x17e8080;  1 drivers
v0x17e1df0_0 .net *"_ivl_82", 0 0, L_0x17e80f0;  1 drivers
v0x17e1ed0_0 .net *"_ivl_84", 0 0, L_0x17e8360;  1 drivers
v0x17e1fb0_0 .net *"_ivl_86", 0 0, L_0x17e83d0;  1 drivers
v0x17e2090_0 .net *"_ivl_88", 0 0, L_0x17e8650;  1 drivers
v0x17e2170_0 .net *"_ivl_90", 0 0, L_0x17e86c0;  1 drivers
v0x17e2660_0 .net *"_ivl_92", 0 0, L_0x17e8950;  1 drivers
v0x17e2740_0 .net *"_ivl_94", 0 0, L_0x17e89c0;  1 drivers
v0x17e2820_0 .net *"_ivl_96", 0 0, L_0x17e8bc0;  1 drivers
v0x17e2900_0 .net *"_ivl_98", 0 0, L_0x17e8cd0;  1 drivers
v0x17e29e0_0 .net "a", 0 0, v0x17ddbd0_0;  alias, 1 drivers
v0x17e2a80_0 .net "b", 0 0, v0x17ddc70_0;  alias, 1 drivers
v0x17e2b70_0 .net "c", 0 0, v0x17ddd10_0;  alias, 1 drivers
v0x17e2c60_0 .net "d", 0 0, v0x17dde50_0;  alias, 1 drivers
v0x17e2d50_0 .net "out_pos", 0 0, L_0x17eb810;  alias, 1 drivers
v0x17e2e10_0 .net "out_sop", 0 0, L_0x17e7a80;  alias, 1 drivers
S_0x17e2f90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x178df10;
 .timescale -12 -12;
E_0x17749f0 .event anyedge, v0x17e3d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17e3d80_0;
    %nor/r;
    %assign/vec4 v0x17e3d80_0, 0;
    %wait E_0x17749f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17dd0a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ddf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ddfe0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17dd0a0;
T_4 ;
    %wait E_0x178c6f0;
    %load/vec4 v0x17de080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ddf40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17dd0a0;
T_5 ;
    %wait E_0x178c590;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x178c590;
    %load/vec4 v0x17ddf40_0;
    %store/vec4 v0x17ddfe0_0, 0, 1;
    %fork t_1, S_0x17dd3d0;
    %jmp t_0;
    .scope S_0x17dd3d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17dd610_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17dd610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x178c590;
    %load/vec4 v0x17dd610_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17dd610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17dd610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17dd0a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x178c6f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17dde50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ddc70_0, 0;
    %assign/vec4 v0x17ddbd0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17ddf40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17ddfe0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x178df10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e3920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e3d80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x178df10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17e3920_0;
    %inv;
    %store/vec4 v0x17e3920_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x178df10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17dddb0_0, v0x17e3ef0_0, v0x17e3740_0, v0x17e37e0_0, v0x17e3880_0, v0x17e39c0_0, v0x17e3c40_0, v0x17e3ba0_0, v0x17e3b00_0, v0x17e3a60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x178df10;
T_9 ;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x178df10;
T_10 ;
    %wait E_0x178c6f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17e3ce0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e3ce0_0, 4, 32;
    %load/vec4 v0x17e3e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e3ce0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17e3ce0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e3ce0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17e3c40_0;
    %load/vec4 v0x17e3c40_0;
    %load/vec4 v0x17e3ba0_0;
    %xor;
    %load/vec4 v0x17e3c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e3ce0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e3ce0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17e3b00_0;
    %load/vec4 v0x17e3b00_0;
    %load/vec4 v0x17e3a60_0;
    %xor;
    %load/vec4 v0x17e3b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e3ce0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17e3ce0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e3ce0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter5/response2/top_module.sv";
