

================================================================
== Vitis HLS Report for 'overlay_fea_Pipeline_Loop_kur'
================================================================
* Date:           Tue Mar 26 17:24:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        sqi_ap
* Solution:       solution_SQIs (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10017|    10017|  0.100 ms|  0.100 ms|  10017|  10017|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_kur  |    10015|    10015|        21|          5|          1|  2000|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 5, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 24 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m4 = alloca i32 1"   --->   Operation 25 'alloca' 'm4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%div_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %div_i_i"   --->   Operation 27 'read' 'div_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1"   --->   Operation 28 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %m4"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %m2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [feature.c:26]   --->   Operation 33 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i31 %j_1, i31 %trunc_ln1_read" [feature.c:26]   --->   Operation 35 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %j_1, i31 1" [feature.c:26]   --->   Operation 36 'add' 'add_ln26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void %ksqi_calc.exit.loopexit.exitStub" [feature.c:26]   --->   Operation 37 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j_1" [feature.c:26]   --->   Operation 38 'zext' 'j_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %j_cast" [feature.c:29]   --->   Operation 39 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%buff_load = load i11 %buff_addr" [feature.c:29]   --->   Operation 40 'load' 'buff_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 %add_ln26, i31 %j" [feature.c:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%buff_load = load i11 %buff_addr" [feature.c:29]   --->   Operation 42 'load' 'buff_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 43 [5/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 43 'fsub' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 44 [4/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 44 'fsub' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 45 [3/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 45 'fsub' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 46 [2/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 46 'fsub' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 47 [1/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 47 'fsub' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 48 [4/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 48 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 49 [3/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 49 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 50 [2/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 50 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 51 [1/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 51 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%m2_load = load i32 %m2" [feature.c:31]   --->   Operation 52 'load' 'm2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [5/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 53 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 54 [4/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 54 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 55 [4/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 55 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 56 [3/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 56 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 57 [3/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 57 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 58 [2/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 58 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 59 [2/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 59 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 60 [1/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 60 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%m4_load = load i32 %m4" [feature.c:32]   --->   Operation 61 'load' 'm4_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 62 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 63 [5/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 63 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%m2_load_1 = load i32 %m2"   --->   Operation 73 'load' 'm2_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%m4_load_1 = load i32 %m4"   --->   Operation 74 'load' 'm4_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %m4_out, i32 %m4_load_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %m2_out, i32 %m2_load_1"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 64 [4/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 64 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 %m2_1, i32 %m2" [feature.c:31]   --->   Operation 65 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 66 [3/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 66 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 67 [2/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 67 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 68 [1/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 68 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000" [feature.c:22]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [feature.c:22]   --->   Operation 70 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 %m4_1, i32 %m4" [feature.c:32]   --->   Operation 71 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.11ns
The critical path consists of the following:
	'alloca' operation ('j') [8]  (0 ns)
	'load' operation ('j', feature.c:26) on local variable 'j' [16]  (0 ns)
	'add' operation ('add_ln26', feature.c:26) [19]  (2.52 ns)
	'store' operation ('store_ln26', feature.c:26) of variable 'add_ln26', feature.c:26 on local variable 'j' [34]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('buff_load', feature.c:29) on array 'buff' [28]  (3.25 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp', feature.c:29) [29]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp', feature.c:29) [29]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp', feature.c:29) [29]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp', feature.c:29) [29]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp', feature.c:29) [29]  (7.26 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', feature.c:30) [30]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', feature.c:30) [30]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', feature.c:30) [30]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', feature.c:30) [30]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'load' operation ('m2_load', feature.c:31) on local variable 'm2' [22]  (0 ns)
	'fadd' operation ('m2', feature.c:31) [31]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m2', feature.c:31) [31]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m2', feature.c:31) [31]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m2', feature.c:31) [31]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m2', feature.c:31) [31]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m4', feature.c:32) [33]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m4', feature.c:32) [33]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m4', feature.c:32) [33]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('m4', feature.c:32) [33]  (7.26 ns)

 <State 21>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln32', feature.c:32) of variable 'm4', feature.c:32 on local variable 'm4' [35]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
