<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_xbar_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_fifo_generator_PORT1_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_fifo_generator_PORT2_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="system_fifo_generator_PORT1_0_synth_1"/>
	</Run>
	<Run Id="system_float_to_int_axi_0_3_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_adder_axi_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_adder_axi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_float_to_int_axi_0_1_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_int_to_float_axi_0_2_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_int_to_float_axi_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_float_to_int_axi_0_2_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_int_to_float_axi_0_1_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_adder_axi_0_1_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_adder_axi_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_int_to_float_axi_0_3_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_float_to_int_axi_0_4_synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT1_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT2_0_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_3_synth_1"/>
		<Parent Id="system_adder_axi_0_0_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_1_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_2_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_0_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_2_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_1_synth_1"/>
		<Parent Id="system_adder_axi_0_1_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_3_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_4_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT1_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT2_0_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_3_synth_1"/>
		<Parent Id="system_adder_axi_0_0_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_1_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_2_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_0_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_2_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_1_synth_1"/>
		<Parent Id="system_adder_axi_0_1_synth_1"/>
		<Parent Id="system_int_to_float_axi_0_3_synth_1"/>
		<Parent Id="system_float_to_int_axi_0_4_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

