# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../../Users/radek/Downloads/clock_divider1.vhd" \

# Do not sort compile order
nosort
