import functools
import hashlib
import os
import re
import signal
import subprocess
import tempfile
import warnings
from dataclasses import dataclass
from pathlib import Path
from types import ModuleType
from typing import Any, Dict, Optional, Tuple

from triton import knobs
from triton._C.libtriton import ir, llvm, nvidia, passes, tlx
from triton.backends.compiler import BaseBackend, GPUTarget, Language
from triton.runtime.errors import PTXASError

# Auto-TMA host-launcher caps. These MUST stay in lockstep with the C macros of
# the same name in nvidia/backend/launch.h and nvidia/backend/driver.c: the
# generated launcher (this file) and the JIT driver share statically-sized
# recipe/shadow buffers dimensioned by these, so bumping one requires bumping
# all. Python can't include the C header, so this is the mirrored source of
# truth on the codegen side -- keep the values identical.
TRITON_MAX_TMA_DESCS = 8
TRITON_MAX_TMA_DIMS = 5


def min_dot_size(target: GPUTarget):

    def check_dot_compatibility(lhs_type, rhs_type) -> Tuple[int, int, int]:  # [m, n, k]
        lhs_bitwidth = lhs_type.scalar.primitive_bitwidth
        rhs_bitwidth = rhs_type.scalar.primitive_bitwidth
        assert lhs_bitwidth == rhs_bitwidth, "lhs and rhs bitwidth must be the same"
        # For small M/N the input we can still use tensorcores with padding.
        if lhs_bitwidth == 8:
            return (1, 1, 32)
        elif lhs_bitwidth == 64:
            return (1, 1, 4)
        else:
            return (1, 1, 16)

    return check_dot_compatibility


def get_ptxas(arch: int) -> knobs.NvidiaTool:
    return knobs.nvidia.ptxas_blackwell if arch >= 100 else knobs.nvidia.ptxas


@functools.lru_cache()
def get_ptxas_version(arch: int = 80):
    mock_ver = knobs.nvidia.mock_ptx_version
    if mock_ver is not None:
        return mock_ver  # This is not really a version of ptxas, but it is good enough for testing
    version = subprocess.check_output([get_ptxas(arch).path, "--version"]).decode("utf-8")
    return version


@functools.lru_cache()
def ptx_get_version(cuda_version) -> int:
    """
    Get the highest PTX version supported by the current CUDA driver.
    """
    assert isinstance(cuda_version, str)
    major, minor = map(int, cuda_version.split("."))
    if major == 12:
        if minor < 6:
            return 80 + minor
        else:
            return 80 + minor - 1
    if major == 11:
        return 70 + minor
    if major == 10:
        return 63 + minor

    if major >= 13:
        base_ptx = 90
        return base_ptx + (major - 13) * 10 + minor

    raise RuntimeError("Triton only support CUDA 10.0 or higher, but got CUDA version: " + cuda_version)


def get_ptx_version_from_options(options, arch: int):
    ptx_version = options.ptx_version
    if ptx_version is None:
        cuda_version = get_ptxas(arch).version
        ptx_version = ptx_get_version(cuda_version)
    return ptx_version


@functools.lru_cache()
def get_features(options, arch: int):
    ptx_version = get_ptx_version_from_options(options, arch)

    # PTX 8.6 is the max version supported by llvm 979132a0.
    #
    # To check if a newer PTX version is supported, increase this value
    # and run a test.  If it's not supported, LLVM will print a warning
    # like "+ptx8.4 is not a recognized feature for this target".
    llvm_ptx_version = min(90, ptx_version)
    features = f"+ptx{llvm_ptx_version}"
    return features


@functools.lru_cache(None)
def file_hash(path):
    with open(path, "rb") as f:
        return hashlib.sha256(f.read()).hexdigest()


def sm_arch_from_capability(capability: int):
    # TODO: Handle non-"a" sms
    suffix = "a" if capability >= 90 else ""
    return f"sm_{capability}{suffix}"


def _max_shared_mem_for_capability(capability: int) -> int:
    """Return CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK_OPTIN for a given SM capability.

    Tries querying the GPU driver first. Falls back to a static table for
    offline compilation environments (e.g. Triton CC on RE) where no GPU is present.
    """
    try:
        from triton.runtime.driver import driver as rt_driver

        return rt_driver.active.utils.get_device_properties(rt_driver.active.get_current_device())["max_shared_mem"]
    except (RuntimeError, Exception):
        pass
    # Fallback for offline compilation (no GPU present).
    # Values are CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK_OPTIN per
    # the CUDA Programming Guide "Technical Specifications per Compute Capability".
    _SMEM_SIZES = {
        70: 98304,  # V100:    96 KB per SM, optin = 96 KB
        75: 65536,  # Turing:  64 KB per SM, optin = 64 KB
        80: 166912,  # A100:   164 KB per SM, optin = 163 KB
        86: 101376,  # GA10x:  100 KB per SM, optin = 99 KB
        87: 166912,  # Orin:   164 KB per SM, optin = 163 KB
        89: 101376,  # AD10x:  100 KB per SM, optin = 99 KB
        90: 232448,  # H100:   228 KB per SM, optin = 227 KB
        100: 232448,  # B200:   228 KB per SM, optin = 227 KB
        103: 232448,  # GB300:  228 KB per SM, optin = 227 KB
        110: 232448,  # SM110: 228 KB per SM, optin = 227 KB
        120: 101376,  # SM120: 100 KB per SM, optin = 99 KB
    }
    # Try exact capability first (e.g. 86), then round to family base
    # (e.g. 86 -> 80) for unknown sub-variants, then fall back to 48 KB
    # (the default max shared mem per block without optin).
    return _SMEM_SIZES.get(capability, _SMEM_SIZES.get(capability // 10 * 10, 49152))


def _check_reg_auto_ws_alignment(name: str, value: Optional[int]) -> None:
    if value is not None and value % 8 != 0:
        raise ValueError(f"{name} must be divisible by 8, got {value}")


@dataclass(frozen=True)
class CUDAOptions:
    num_warps: int = 4
    num_ctas: int = 1
    num_stages: int = 3
    warp_size: int = 32
    minRegAutoWS: Optional[int] = 24
    maxRegAutoWS: Optional[int] = None
    pingpongAutoWS: bool = False
    # maxnreg corresponds to the ptx parameter .maxnreg, which controls the
    # maximum number of 32-bit registers used by one thread.
    maxnreg: Optional[int] = None
    cluster_dims: tuple = (1, 1, 1)
    ctas_per_cga: Optional[tuple] = None  # Alias for cluster_dims with CUDA semantics
    preferred_ctas_per_cga: Optional[tuple] = (
        None  # Hint for preferred cluster size (CUDA 12.8+)
    )
    ptx_version: int = None
    ptx_options: Optional[str] = knobs.nvidia.ptxas_options
    ir_override: Optional[str] = (
        None  # filename of a user-defined IR (*.{ttir|ttgir|llir|ptx})
    )
    enable_fp_fusion: bool = True
    enable_reflect_ftz: bool = True  # ftz in libdevice
    launch_cooperative_grid: bool = False
    launch_cluster: bool = False  # Blackwell cluster launcher
    launch_pdl: bool = False
    supported_fp8_dtypes: Tuple[str] = ("fp8e5", "fp8e4b15")
    deprecated_fp8_dot_operand_dtypes: Tuple[str] = ()
    default_dot_input_precision: str = "tf32"
    allowed_dot_input_precisions: Tuple[str] = (
        "tf32",
        "tf32x3",
        "ieee",
        "bf16x3",
        "bf16x6",
    )
    max_num_imprecise_acc_default: bool = None
    extern_libs: dict = None
    debug: bool = False
    backend_name: str = "cuda"
    sanitize_overflow: bool = False
    arch: str = None
    instrumentation_mode: str = ""
    early_tma_store_lowering: Optional[None] = None
    generate_subtiled_region: bool = False
    # Per-config auto-TMA toggle (autotunable). Falls back to the global
    # TRITON_AUTO_TMA knob when left at the default in make_ttir.
    auto_tma: bool = False

    def __post_init__(self):
        default_libdir = Path(__file__).parent / "lib"
        extern_libs = {} if self.extern_libs is None else dict(self.extern_libs)
        if not extern_libs.get("libdevice", None):
            extern_libs["libdevice"] = knobs.nvidia.libdevice_path or str(default_libdir / "libdevice.10.bc")
        if "gsan" in self.instrumentation_mode:
            gsan_lib = default_libdir / "gsan.ll"
            if not gsan_lib.exists():
                raise FileNotFoundError(f"GSan runtime is missing at {gsan_lib}. "
                                        "Rebuild Triton to generate it.")
            extern_libs["gsan"] = str(gsan_lib)

        object.__setattr__(self, "extern_libs", tuple(extern_libs.items()))
        assert (self.num_warps > 0 and (self.num_warps & (self.num_warps - 1)) == 0), "num_warps must be a power of 2"
        _check_reg_auto_ws_alignment("minRegAutoWS", self.minRegAutoWS)
        _check_reg_auto_ws_alignment("maxRegAutoWS", self.maxRegAutoWS)

        # If ctas_per_cga is set, it overrides cluster_dims with CUDA semantics:
        # ctas_per_cga defines the cluster shape for regrouping grid CTAs.
        # num_ctas must be 1 when using ctas_per_cga since it's incompatible with
        # the multiplicative semantics of num_ctas.
        if self.ctas_per_cga is not None:
            # Ensure cluster_dims is all 1s to prevent conflicting cluster specifications.
            assert (self.cluster_dims == (1, 1, 1) or self.cluster_dims == self.ctas_per_cga), (
                f"When using ctas_per_cga, cluster_dims must be default (1,1,1) or match ctas_per_cga to avoid conflicting "
                f"cluster specifications. Got cluster_dims={self.cluster_dims}")

            object.__setattr__(self, "cluster_dims", self.ctas_per_cga)
            object.__setattr__(self, "num_ctas", 1)

    def hash(self):
        hash_dict = dict(self.__dict__)
        hash_dict["extern_libs"] = tuple((k, file_hash(v)) for k, v in sorted(hash_dict["extern_libs"]))
        key = "_".join([f"{name}-{val}" for name, val in sorted(hash_dict.items())])
        return hashlib.sha256(key.encode("utf-8")).hexdigest()

    @property
    def enable_iisan(self):
        return "iisan" in self.instrumentation_mode


class CUDABackend(BaseBackend):
    instrumentation = None

    @staticmethod
    def supports_target(target: GPUTarget):
        return target.backend == "cuda"

    def _parse_arch(self, arch):
        pattern = r"^sm(\d+)$"
        match = re.fullmatch(pattern, arch)
        if not match:
            raise ValueError(f"TRITON_OVERRIDE_ARCH must have the form {pattern}")
        return int(match.group(1))

    def get_target_name(self, options) -> str:
        capability = self._parse_arch(options.arch)
        return f"cuda:{capability}"

    def __init__(self, target: GPUTarget) -> None:
        super().__init__(target)
        self.binary_ext = "cubin"

    def parse_options(self, opts) -> Any:
        # Enable debug mode for ConSan, so device-side assertions are not optimized out
        if any(mode in opts.get("instrumentation_mode", "") for mode in ["consan", "iisan"]):
            opts["debug"] = True
            opts["sanitize_overflow"] = False

        args = {"arch": knobs.runtime.override_arch or f"sm{self.target.arch}"}
        args.update({k: opts[k] for k in CUDAOptions.__dataclass_fields__.keys() if k in opts if opts[k] is not None})
        capability = int(self._parse_arch(args["arch"]))

        if args.get("num_ctas", 1) > 1 and capability < 90:
            raise ValueError((f"num_ctas > 1 requires NVIDIA SM90+ (Hopper). "
                              f"Current target is sm_{capability}. This configuration will fail. "
                              f"Please set num_ctas=1 or target an SM90+ GPU."))

        if args.get("preferred_ctas_per_cga") is not None and capability < 100:
            raise ValueError(
                (f"preferred_ctas_per_cga requires NVIDIA SM100+ (Blackwell). Current target is sm_{capability}."))

        if "supported_fp8_dtypes" not in args:
            supported_fp8_dtypes = set(CUDAOptions.supported_fp8_dtypes)
            if capability >= 89:
                supported_fp8_dtypes.add("fp8e4nv")
            args["supported_fp8_dtypes"] = tuple(sorted(supported_fp8_dtypes))

        if "deprecated_fp8_dot_operand_dtypes" not in args:
            if capability >= 90:
                args["deprecated_fp8_dot_operand_dtypes"] = ("fp8e4b15", )

        if "enable_fp_fusion" not in args:
            args["enable_fp_fusion"] = knobs.language.default_fp_fusion

        args["max_num_imprecise_acc_default"] = 2**30 if capability == 90 else 0

        return CUDAOptions(**args)

    def pack_metadata(self, metadata):
        preferred = getattr(metadata, "preferred_ctas_per_cga", None) or (0, 0, 0)
        return (
            metadata.num_warps,
            metadata.num_ctas,
            metadata.shared,
            preferred[0],
            preferred[1],
            preferred[2],
        )

    def make_launch_metadata(self, metadata, src):
        """Produce a versioned, machine-readable JSON dict describing the kernel launch contract.

        This is the Level 0 metadata schema: a self-contained description of everything
        a launcher needs to know to call cuLaunchKernelEx for this kernel.  It is stored
        alongside the cubin as ``asm["launch_metadata"]`` and is intended to replace the
        implicit metadata bag that downstream consumers currently probe with hasattr guards.

        The schema is purely additive — existing ``pack_metadata()`` / ``make_launcher()``
        paths are not affected.
        """

        def _get(key, default=None):
            """Retrieve a field from metadata, which may be a dict or a namedtuple."""
            if isinstance(metadata, dict):
                return metadata.get(key, default)
            return getattr(metadata, key, default)

        cluster_dims = _get("cluster_dims") or (1, 1, 1)
        preferred = _get("preferred_ctas_per_cga") or (0, 0, 0)

        # Build the args array from src.signature, excluding compile-time constants.
        constants = getattr(src, "constants", {})
        # Normalize constant keys to tuple form for lookup.
        constant_keys = set()
        for k in constants:
            if isinstance(k, str):
                if hasattr(src, "fn"):
                    constant_keys.add((src.fn.arg_names.index(k), ))
                else:
                    constant_keys.add((k, ))
            elif isinstance(k, tuple):
                constant_keys.add(k)
            else:
                constant_keys.add((k, ))

        attrs = getattr(src, "attrs", {})
        arg_names = src.fn.arg_names if hasattr(src, "fn") else None

        args = []
        for idx, (key, ty) in enumerate(src.signature.items()):
            # Skip compile-time constants — they go in the "constants" dict.
            if (idx, ) in constant_keys:
                continue

            name = (key if isinstance(key, str) else
                    (arg_names[idx] if arg_names and idx < len(arg_names) else str(idx)))
            arg_entry = {"name": name, "type": str(ty), "index": idx}

            # Check for tt.divisibility attribute.
            attr_specs = attrs.get((idx, ), [])
            for attr_name, attr_val in attr_specs:
                if attr_name == "tt.divisibility":
                    arg_entry["divisible_by"] = attr_val
            args.append(arg_entry)

        # Serialize constants: keys are stringified indices, values are the constant values.
        constants_dict = {}
        for k, v in constants.items():
            if isinstance(k, tuple):
                str_key = str(k[0]) if len(k) == 1 else str(k)
            elif isinstance(k, str):
                if arg_names:
                    str_key = str(arg_names.index(k))
                else:
                    str_key = k
            else:
                str_key = str(k)
            # Convert to JSON-serializable value
            if isinstance(v, (int, float, bool, str)) or v is None:
                constants_dict[str_key] = v
            else:
                constants_dict[str_key] = str(v)

        tensordesc_meta = _get("tensordesc_meta")
        auto_tma_recipes = _get("auto_tma_recipes")

        schema = {
            "abi_version": 1,
            "entry_name": _get("name", ""),
            "num_warps": _get("num_warps"),
            "num_ctas": _get("num_ctas"),
            "shared_mem": _get("shared", 0),
            "cluster_dims": list(cluster_dims),
            "preferred_cluster_dims": list(preferred),
            "launch_cooperative_grid": _get("launch_cooperative_grid", False),
            "launch_cluster": _get("launch_cluster", False),
            "launch_pdl": _get("launch_pdl", False),
            "global_scratch_size": _get("global_scratch_size", 0),
            "global_scratch_align": _get("global_scratch_align", 128),
            "profile_scratch_size": _get("profile_scratch_size", 0),
            "profile_scratch_align": _get("profile_scratch_align", 1),
            "tmem_size": _get("tmem_size", 0),
            "args": args,
            "constants": constants_dict,
            "tensordesc_meta": tensordesc_meta or [],
            "auto_tma_recipes": auto_tma_recipes or [],
        }
        return schema

    def make_launcher_src(self, metadata, src):
        """Generate a standalone C launcher source from Level 0 metadata.

        The generated C file includes ``nvidia/backend/launch.h`` and implements
        a single entry point ``triton_launch_<kernel>()`` that sets up
        CUlaunchConfig with compile-time-known parameters baked in as constants,
        builds the kernel parameter array, and calls ``cuLaunchKernelEx``.

        The C source has NO dependency on Python.h — it is callable from C, C++,
        or via ctypes/cffi.  It is stored as ``asm["launcher_src"]`` for
        inspection and can be compiled by gcc/clang for use in TritonCC, AOT-T,
        or other C/C++ consumers.
        """
        launch_meta = self.make_launch_metadata(metadata, src)
        kernel_name = launch_meta["entry_name"]
        safe_name = kernel_name.replace(".", "_")

        # Type mapping: Triton type → C type for the args struct.
        # WARNING: This map must be kept in sync with Triton's type system.
        # If a new Triton type is added (e.g., fp8e4m3) and not present here,
        # we raise an error rather than silently generating incorrect code.
        _TYPE_TO_C = {
            "i1": "int8_t",
            "i8": "int8_t",
            "i16": "int16_t",
            "i32": "int32_t",
            "i64": "int64_t",
            "u1": "uint8_t",
            "u8": "uint8_t",
            "u16": "uint16_t",
            "u32": "uint32_t",
            "u64": "uint64_t",
            "fp16": "uint16_t",
            "bf16": "uint16_t",
            "fp32": "float",
            "f32": "float",
            "fp64": "double",
        }

        def _c_type(triton_ty):
            if triton_ty.startswith("*"):
                return "CUdeviceptr"
            if triton_ty.startswith("tensordesc"):
                return "CUdeviceptr"  # host-side: passed as base pointer
            if triton_ty == "nvTmaDesc":
                return "CUtensorMap"
            c_ty = _TYPE_TO_C.get(triton_ty)
            if c_ty is None:
                # Unknown type — skip launcher generation so compilation
                # isn't blocked by types we haven't mapped yet.
                warnings.warn(f"Unknown Triton type '{triton_ty}' in launcher codegen, "
                              f"skipping launcher generation. Add it to _TYPE_TO_C in make_launcher_src().")
                return None
            return c_ty

        args = launch_meta["args"]
        num_warps = launch_meta["num_warps"]
        num_ctas = launch_meta["num_ctas"]
        shared_mem = launch_meta["shared_mem"]
        cluster_dims = launch_meta["cluster_dims"]
        preferred = launch_meta["preferred_cluster_dims"]
        launch_coop = 1 if launch_meta["launch_cooperative_grid"] else 0
        launch_cluster_flag = 1 if launch_meta.get("launch_cluster", False) else 0
        launch_pdl = 1 if launch_meta["launch_pdl"] else 0
        global_scratch_size = launch_meta["global_scratch_size"]
        profile_scratch_size = launch_meta["profile_scratch_size"]

        # Auto-TMA recipes: compiler-synthesized host-built TMA descriptors. Each
        # becomes an is_tma kernel param the generated launcher builds via the
        # launch.h recipe core (triton_construct_tma_desc), positioned
        # [user args, auto-TMA descriptors, scratch] to match the kernel ABI.
        auto_tma_recipes = launch_meta.get("auto_tma_recipes", []) or []
        num_recipes = len(auto_tma_recipes)
        # int64 shadow slots for shape/stride (the encoder reads int64; user
        # scalar args may be i32). 2*ndim per recipe (shape[ndim] + stride[ndim]).
        _shadow_base = []
        _shadow_slots = 0
        for _r in auto_tma_recipes:
            _shadow_base.append(_shadow_slots)
            _shadow_slots += 2 * len(_r["shape_arg_indices"])
        # Auto-TMA's arg indices assume the kernel FuncOp arg order matches
        # `args` (true for eligible kernels: plain ptr/scalar args). Bail to the
        # no-launcher comment if that doesn't hold or a cap is exceeded.
        _auto_tma_ok = num_recipes <= TRITON_MAX_TMA_DESCS
        for _r in auto_tma_recipes:
            _idxs = [
                _r["base_ptr_arg_index"], *_r["shape_arg_indices"], *[s for s in _r["stride_arg_indices"] if s >= 0]
            ]
            _ndim = len(_r["shape_arg_indices"])
            # stride list must be 1:1 with the shape list -- the codegen below
            # (and driver.c) index stride_arg_indices[j] for j in range(_ndim), so
            # a short/long stride list would IndexError in codegen instead of
            # hitting this actionable warning.
            if (any(i < 0 or i >= len(args) for i in _idxs) or _ndim > TRITON_MAX_TMA_DIMS
                    or len(_r["stride_arg_indices"]) != _ndim):
                _auto_tma_ok = False
                break
        if num_recipes and not _auto_tma_ok:
            # Surface the reason at compile time (parity with the _c_type warning
            # on unknown types): without a launcher symbol, any AOT/TritonCC
            # consumer that links this generated file fails at link time with an
            # opaque missing-symbol error instead of this actionable message.
            warnings.warn(
                f"Auto-TMA: host launcher not generated for kernel {kernel_name!r} "
                f"-- recipe layout unsupported (non-1:1 arg mapping, >{TRITON_MAX_TMA_DIMS} "
                f"shape dims, or >{TRITON_MAX_TMA_DESCS} descriptors). The kernel will "
                "have no host-built TMA launcher symbol.",
                stacklevel=2,
            )
            return ("/* Launcher not generated: auto-TMA recipe layout unsupported "
                    f"(non-1:1 arg mapping, >{TRITON_MAX_TMA_DIMS} shape dims, or "
                    f">{TRITON_MAX_TMA_DESCS} descriptors) */\n")

        lines = []
        lines.append("/* Generated by Triton compiler — do not edit. */")
        lines.append(f"/* Kernel: {kernel_name} */")
        lines.append(f"/* ABI version: {launch_meta['abi_version']} */")
        lines.append("")
        lines.append('#include "nvidia/backend/launch.h"')
        lines.append("")

        # ---- Args struct ----
        lines.append("typedef struct {")
        if not args:
            # Zero-arg kernel: empty struct is a GCC extension, not valid C.
            lines.append("    char _unused;")
        for arg in args:
            c_ty = _c_type(arg["type"])
            if c_ty is None:
                # Unsupported type — cannot generate a correct launcher.
                return f"/* Launcher not generated: unsupported arg type '{arg['type']}' for '{arg['name']}' */\n"
            lines.append(f"    {c_ty} {arg['name']};")
        lines.append(f"}} {safe_name}_args_t;")
        lines.append("")

        # ---- Buffer type: args + scratch, used for offsetof in the descriptor.
        # Natural (non-packed) alignment: each kernel param pointer (built from
        # offsetof below) lands on a correctly-aligned, correctly-sized value.
        # The C compiler — not Python — owns the args-buffer layout.
        buf_t = f"{safe_name}_buf_t"
        lines.append("typedef struct {")
        lines.append(f"    {safe_name}_args_t k;")
        lines.append("    CUdeviceptr _global_scratch;")
        lines.append("    CUdeviceptr _profile_scratch;")
        if _shadow_slots:
            # int64 shadow for auto-TMA shape/stride (recipe encoder reads int64).
            lines.append(f"    int64_t _auto_tma_shadow[{_shadow_slots}];")
        lines.append(f"}} {buf_t};")
        lines.append("")

        # Helper: offsetof expression for a field inside buf_t.k
        def _off(field):
            return f"(int)offsetof({buf_t}, k.{field})"

        # Build param descriptors. offsetof gives the offset and sizeof gives
        # the size, so the C compiler owns the layout end to end -- no Python
        # type->size table that could silently disagree with the real ABI for an
        # unmapped C type.
        param_entries = []
        for arg in args:
            c_ty = _c_type(arg["type"])
            param_entries.append((_off(arg["name"]), f"(int)sizeof({c_ty})", 0))
        # Auto-TMA descriptor params (is_tma=1; built from recipes below). Not
        # read from args_buf -- the launcher binds &tma_descs[k]. Positioned
        # before scratch to match the kernel ABI [user, auto-TMA, scratch].
        for _k in range(num_recipes):
            param_entries.append(("0", 128, 1))
        # Scratch params (device pointers).
        param_entries.append((f"(int)offsetof({buf_t}, _global_scratch)", "(int)sizeof(CUdeviceptr)", 0))
        param_entries.append((f"(int)offsetof({buf_t}, _profile_scratch)", "(int)sizeof(CUdeviceptr)", 0))
        num_params = len(param_entries)

        # ---- Launch function ----
        lines.append("/**")
        lines.append(f" * Launch {kernel_name}.")
        lines.append(" *")
        lines.append(" * Compile-time constants baked in:")
        lines.append(f" *   num_warps={num_warps}, num_ctas={num_ctas}, shared_mem={shared_mem}")
        lines.append(f" *   cluster_dims=[{cluster_dims[0]},{cluster_dims[1]},{cluster_dims[2]}]")
        lines.append(f" *   launch_pdl={launch_pdl}, cooperative={launch_coop}")
        if global_scratch_size > 0:
            lines.append(f" *   global_scratch_size={global_scratch_size}")
        if profile_scratch_size > 0:
            lines.append(f" *   profile_scratch_size={profile_scratch_size}")
        lines.append(" */")

        # ---- Launch wrapper (descriptor is function-local to avoid name collisions
        # when TritonCC puts multiple specs in the same .cpp) ----
        lines.append(f"CUresult triton_launch_{safe_name}(")
        lines.append("    const uint32_t grid[3],")
        lines.append("    CUstream stream,")
        lines.append("    CUfunction function,")
        lines.append(f"    {safe_name}_args_t *args,")
        lines.append("    CUdeviceptr global_scratch,")
        lines.append("    CUdeviceptr profile_scratch")
        lines.append(") {")
        lines.append("    if (!args) return CUDA_ERROR_INVALID_VALUE;")
        lines.append("")

        # Param table: a separate function-local static const array. desc.params
        # is a pointer (launch.h ABI v3), so the table lives outside the desc and
        # there is no static cap on the number of params.
        lines.append("    static const triton_param_desc_t desc_params[] = {")
        for off_expr, sz, is_tma in param_entries:
            lines.append(f"        {{{off_expr}, {sz}, {is_tma}}},")
        lines.append("    };")
        lines.append("")
        # Static const descriptor inside function body
        lines.append("    static const triton_kernel_launch_desc_t desc = {")
        lines.append("        .abi_version = TRITON_LAUNCH_DESC_ABI_VERSION,")
        lines.append(f"        .num_warps = {num_warps},")
        lines.append(f"        .num_ctas = {num_ctas},")
        lines.append(f"        .shared_mem = {shared_mem}u,")
        lines.append(f"        .launch_pdl = {launch_pdl},")
        lines.append(f"        .launch_cooperative_grid = {launch_coop},")
        lines.append(f"        .launch_cluster = {launch_cluster_flag},")
        lines.append(f"        .cluster_dims = {{{cluster_dims[0]}, {cluster_dims[1]}, {cluster_dims[2]}}},")
        lines.append(f"        .preferred_cluster_dims = {{{preferred[0]}, {preferred[1]}, {preferred[2]}}},")
        lines.append(f"        .num_params = {num_params},")
        lines.append("        .params = desc_params,")
        if num_recipes == 0:
            lines.append("        .num_tma_recipes = 0,")
            lines.append("        /* tma_recipes zero-initialized by C default */")
        else:
            lines.append(f"        .num_tma_recipes = {num_recipes},")
            lines.append("        .tma_recipes = {")
            for _k, _r in enumerate(auto_tma_recipes):
                _ndim = len(_r["shape_arg_indices"])
                _b = _shadow_base[_k]
                _block = ", ".join(str(int(v)) for v in _r["block_shape"])
                _base_name = args[_r["base_ptr_arg_index"]]["name"]
                _shape_offs = ", ".join(f"(int)offsetof({buf_t}, _auto_tma_shadow[{_b + j}])" for j in range(_ndim))
                _stride_offs = ", ".join(
                    (f"(int)offsetof({buf_t}, _auto_tma_shadow[{_b + _ndim + j}])" if _r["stride_arg_indices"][j] >=
                     0 else "-1") for j in range(_ndim))
                lines.append("            {")
                lines.append(f"                .ndim = {_ndim},")
                lines.append(f"                .block_shape = {{{_block}}},")
                lines.append(f"                .swizzle = {int(_r.get('swizzle', -1))},")
                lines.append(f"                .elem_type = {int(_r['elem_type'])},")
                lines.append(f"                .elem_size = {int(_r['elem_size'])},")
                lines.append(f"                .fp4_padded = {int(_r['fp4_padded'])},")
                lines.append(f"                .fill_mode = {int(_r['fill_mode'])},")
                lines.append(f"                .ptr_offset = {_off(_base_name)},")
                lines.append(f"                .shape_offsets = {{{_shape_offs}}},")
                lines.append(f"                .stride_offsets = {{{_stride_offs}}},")
                lines.append(f"                .desc_param_idx = {len(args) + _k},")
                lines.append("            },")
            lines.append("        },")
        lines.append("    };")
        lines.append("")
        lines.append("    /* Pack args + scratch into one buffer; launcher reads by offset. */")
        lines.append(f"    {buf_t} buf;")
        lines.append("    buf.k = *args;")
        if num_recipes:
            lines.append("    /* Widen auto-TMA shape/stride to int64 for the recipe encoder. */")
            for _k, _r in enumerate(auto_tma_recipes):
                _ndim = len(_r["shape_arg_indices"])
                _b = _shadow_base[_k]
                for j in range(_ndim):
                    _sn = args[_r["shape_arg_indices"][j]]["name"]
                    lines.append(f"    buf._auto_tma_shadow[{_b + j}] = (int64_t)buf.k.{_sn};")
                    _sd = _r["stride_arg_indices"][j]
                    if _sd >= 0:
                        _dn = args[_sd]["name"]
                        lines.append(f"    buf._auto_tma_shadow[{_b + _ndim + j}] = (int64_t)buf.k.{_dn};")
                    else:
                        # Contiguous dim: the stride slot is reserved (fixed
                        # 2*ndim layout) but unused (stride_offsets = -1). Zero it
                        # so the reserved slot is never left uninitialized.
                        lines.append(f"    buf._auto_tma_shadow[{_b + _ndim + j}] = 0;")
        lines.append("    buf._global_scratch = global_scratch;")
        lines.append("    buf._profile_scratch = profile_scratch;")
        lines.append("")
        lines.append("    return triton_launch_kernel(grid, stream, function, &buf, &desc);")
        lines.append("}")

        return "\n".join(lines) + "\n"

    def get_codegen_implementation(self, options):
        import triton.language.extra.cuda as cuda

        capability = int(self._parse_arch(options.arch))
        codegen_fns = {
            "convert_custom_types":
            (cuda.convert_custom_float8_sm80 if capability >= 80 else cuda.convert_custom_float8_sm70),
            "min_dot_size":
            min_dot_size(self.target),
        }
        return codegen_fns

    def get_module_map(self) -> Dict[str, ModuleType]:
        from triton.language.extra.cuda import libdevice

        return {"triton.language.extra.libdevice": libdevice}

    def load_dialects(self, ctx):
        nvidia.load_dialects(ctx)
        if CUDABackend.instrumentation:
            CUDABackend.instrumentation.load_dialects(ctx)

    @staticmethod
    def make_ttir(mod, metadata, opt, capability):
        # Collect CUDA-specific warnings for Python emission
        cuda_warnings = mod.get_cuda_warnings(capability)
        for warning_msg in cuda_warnings:
            import warnings

            warnings.warn(warning_msg, stacklevel=2)

        pm = ir.pass_manager(mod.context)
        pm.enable_debug()
        # Pass cluster_dims as a list
        tlx.tlx_passes.add_triton_tlx_fixup(
            pm,
            f"cuda:{capability}",
            opt.num_warps,
            32,
            opt.num_ctas,
            list(opt.cluster_dims),
        )
        passes.common.add_inliner(pm)
        # Storage alias lowering moved to make_ttgir (after layout propagation)
        # so the backing TMEM allocation is materialized with the resolved
        # 2-CTA (TwoCTA_RHS) storage format. See make_ttgir.

        if capability // 10 < 9:
            passes.ttir.add_rewrite_tensor_descriptor_to_pointer(pm)
        # Auto-TMA: rewrite eligible masked block loads into descriptor_load so
        # the standard sm_90+ TMA lowering turns them into real TMA copies. The
        # per-config option (autotunable) takes precedence; otherwise fall back
        # to the global TRITON_AUTO_TMA knob.
        if (opt.auto_tma or knobs.nvidia.auto_tma) and capability // 10 >= 9:
            nvidia.passes.ttnvgpuir.add_promote_load_to_tma(pm)
        passes.common.add_canonicalizer(pm)
        passes.ttir.add_combine(pm)
        passes.ttir.add_reorder_broadcast(pm)
        passes.common.add_cse(pm)
        passes.common.add_symbol_dce(pm)
        passes.ttir.add_loop_unroll(pm)
        pm.run(mod, "make_ttir")
        return mod

    @staticmethod
    def make_ttgir(mod, metadata, opt, capability):
        # Set maxnreg on all kernels, if it was provided.
        if opt.maxnreg is not None:
            mod.set_attr("ttg.maxnreg", ir.builder(mod.context).get_int32_attr(opt.maxnreg))

        # Add minRegAutoWS attribute
        if opt.minRegAutoWS is not None:
            mod.set_attr(
                "ttg.min_reg_auto_ws",
                ir.builder(mod.context).get_int32_attr(opt.minRegAutoWS),
            )

        # Add maxRegAutoWS attribute
        if opt.maxRegAutoWS is not None:
            mod.set_attr(
                "ttg.max_reg_auto_ws",
                ir.builder(mod.context).get_int32_attr(opt.maxRegAutoWS),
            )

        # Add early TMA store lowering attribute. Default value is True.
        if opt.early_tma_store_lowering or opt.early_tma_store_lowering is None:
            mod.set_attr("ttg.early_tma_store_lowering", ir.builder(mod.context).get_bool_attr(True))

        if opt.cluster_dims is not None:
            # Set cluster_info attributes on the module
            mod.set_attr(
                "ttg.cluster-dim-x",
                ir.builder(mod.context).get_int32_attr(opt.cluster_dims[0]),
            )
            mod.set_attr(
                "ttg.cluster-dim-y",
                ir.builder(mod.context).get_int32_attr(opt.cluster_dims[1]),
            )
            mod.set_attr(
                "ttg.cluster-dim-z",
                ir.builder(mod.context).get_int32_attr(opt.cluster_dims[2]),
            )
        pm = ir.pass_manager(mod.context)
        dump_enabled = pm.enable_debug()
        emuTF32 = capability // 10 >= 8
        passes.ttir.add_convert_to_ttgpuir(pm, f"cuda:{capability}", opt.num_warps, 32, opt.num_ctas)
        # Check user-visible tt.dot 2-CTA legality before lowering rewrites
        # dot dependencies into TMEM alloc/load/store chains.
        if (capability // 10 >= 10 and opt.cluster_dims is not None and max(opt.cluster_dims) >= 2
                and opt.ctas_per_cga is not None):
            nvidia.passes.ttnvgpuir.add_check_matmul_two_cta(pm)
        # optimize TTGIR
        passes.ttgpuir.add_coalesce(pm)
        tlx.tlx_passes.add_tlx_propagate_layout(pm)
        # Storage alias lowering runs after layout propagation so the backing
        # TMEM allocation is materialized with the resolved 2-CTA storage format.
        tlx.tlx_passes.add_tlx_storage_alias_lowering(pm)
        # Only determine reg layouts after TMEM layout is finalized
        tlx.tlx_passes.add_tlx_resolve_placeholder_layouts(pm)
        tlx.tlx_passes.add_tlx_rewrite_local_alias(pm)
        passes.ttgpuir.add_f32_dot_tc(pm, emuTF32)
        # TODO(Qingyi): Move PlanCTAPass to the front of CoalescePass
        nvidia.passes.ttnvgpuir.add_plan_cta(pm)
        passes.ttgpuir.add_remove_layout_conversions(pm, 0)
        passes.ttgpuir.add_optimize_thread_locality(pm)
        passes.ttgpuir.add_accelerate_matmul(pm)
        passes.ttgpuir.add_remove_layout_conversions(pm, 0)
        passes.ttgpuir.add_optimize_dot_operands(pm, capability >= 80)
        # 2-CTA: Split B descriptor loads before optimize_descriptor_encoding
        # so the cloned half-width descriptor gets its encoding set properly.
        # NOT gated on use_meta_ws: the ctas_per_cga approach bypasses PlanCTA
        # (num_ctas=1), so Transform2CTALoads is the only B splitting path.
        # Cross-CTA sync is handled separately: Insert2CTASync for Meta WS,
        # MMAv5.cpp's inline ClusterArriveOp for non-WS.
        if (capability // 10 >= 10 and opt.cluster_dims is not None and max(opt.cluster_dims) >= 2
                and opt.ctas_per_cga is not None):
            nvidia.passes.hopper.add_2cta_transform_loads(pm)
        nvidia.passes.ttnvgpuir.add_optimize_descriptor_encoding(pm)
        passes.ttir.add_loop_aware_cse(pm)
        if capability // 10 in [8, 9]:
            passes.ttgpuir.add_fuse_nested_loops(pm)
            passes.common.add_canonicalizer(pm)
            passes.ttir.add_triton_licm(pm)
            passes.common.add_canonicalizer(pm)
            passes.ttgpuir.add_combine_tensor_select_and_if(pm)
            if knobs.nvidia.use_meta_ws:
                nvidia.passes.hopper.add_data_partitioning(pm, 1)
                passes.ttgpuir.add_assign_latencies(pm, opt.num_stages, knobs.nvidia.use_meta_ws)
                passes.ttgpuir.add_schedule_loops(pm, opt.num_stages, knobs.nvidia.use_meta_ws)
            nvidia.passes.hopper.add_tma_store_lowering(pm)
            if knobs.nvidia.use_meta_ws:
                nvidia.passes.hopper.add_sink_broadcast(pm)
                nvidia.passes.hopper.add_partition_scheduling_meta(pm)
            smem_budget = _max_shared_mem_for_capability(capability)
            generate_subtiled = (opt.generate_subtiled_region or knobs.nvidia.generate_subtiled_region)
            nvidia.passes.hopper.add_hopper_warpspec(
                pm,
                opt.num_stages,
                capability,
                opt.pingpongAutoWS,
                dump_enabled,
                smem_budget,
                generate_subtiled,
                knobs.nvidia.ws_tile_prefetch_depth,
            )
            if not knobs.nvidia.use_meta_ws:
                passes.ttgpuir.add_assign_latencies(pm, opt.num_stages, knobs.nvidia.use_meta_ws)
                passes.ttgpuir.add_schedule_loops(pm, opt.num_stages, knobs.nvidia.use_meta_ws)
            passes.ttgpuir.add_pipeline(pm, opt.num_stages, dump_enabled)
        elif capability // 10 >= 10:
            if not knobs.nvidia.use_modulo_schedule:
                passes.ttgpuir.add_fuse_nested_loops(pm)
            passes.common.add_canonicalizer(pm)
            passes.ttir.add_triton_licm(pm)
            passes.ttgpuir.add_optimize_accumulator_init(pm)
            passes.ttgpuir.add_hoist_tmem_alloc(pm, False)
            nvidia.passes.ttnvgpuir.add_promote_lhs_to_tmem(pm)
            # CLC tile scheduler (Stages 1 & 2): split ttng.clc_advance into the
            # async-token form and hoist the issue for compute/CLC overlap. This
            # runs before warp specialization; the token is materialized into the
            # completion mbarrier after WS (add_clc_materialize below).
            nvidia.passes.ttnvgpuir.add_clc_split(pm)
            nvidia.passes.ttnvgpuir.add_clc_hoist(pm)
            if knobs.nvidia.use_llm_schedule:
                nvidia.passes.hopper.add_llm_schedule(pm)
            elif knobs.nvidia.use_modulo_schedule is not None:
                # Modulo schedule runs BEFORE data partitioning so it can
                # see MMA ops before they're moved into WS regions. It
                # sets tt.autows annotations (stage/order) on MMA ops.
                # TRITON_USE_MODULO_SCHEDULE=1 (default algo: rau)
                # TRITON_USE_MODULO_SCHEDULE=sms|exhaustive|random
                nvidia.passes.hopper.add_modulo_schedule(pm)
            elif knobs.nvidia.use_list_schedule:
                # Acyclic list schedule (no software pipelining): a single-stage
                # per-loop reorder that writes loop.stage/loop.cluster like the
                # default scheduler. Emits top-K variants for autotuning
                # (TRITON_LIST_SCHEDULE_TOPK / _BEAM / _TOPK_DUMP) and applies
                # the picked one (TRITON_LIST_SCHEDULE_PICK, default best).
                nvidia.passes.hopper.add_list_schedule(pm)
            nvidia.passes.hopper.add_data_partitioning(pm, 1)
            # The modulo / LLM / list scheduler above already produced the full
            # loop schedule (loop.stage / loop.cluster). Re-running
            # assign_latencies + schedule_loops here would recompute and OVERRIDE
            # it, so only run them on the default path where no custom scheduler
            # set the schedule.
            uses_custom_schedule = (knobs.nvidia.use_llm_schedule or knobs.nvidia.use_modulo_schedule is not None
                                    or knobs.nvidia.use_list_schedule)
            if not uses_custom_schedule:
                passes.ttgpuir.add_assign_latencies(pm, opt.num_stages, knobs.nvidia.use_meta_ws)
                passes.ttgpuir.add_schedule_loops(pm, opt.num_stages, knobs.nvidia.use_meta_ws)
            if knobs.nvidia.use_list_schedule:
                # List scheduling is a no-warp-specialization transform: it
                # writes only loop.stage/loop.cluster (+ tt.modulo_ii marker) and
                # feeds the pipeliner directly. Running either WS path here would
                # trip PartitionSchedulingMeta (it treats the tt.modulo_ii marker
                # as a modulo schedule and demands partition attrs the list
                # scheduler never emits). So skip WS entirely.
                pass
            elif not knobs.nvidia.use_meta_ws:
                # 2-CTA + upstream WS is not supported
                if opt.cluster_dims is None or max(opt.cluster_dims) < 2:
                    passes.ttgpuir.add_warp_specialize(pm, opt.num_stages)
            else:
                # use Meta's WS internally which supports both hopper and blackwell
                nvidia.passes.hopper.add_tma_store_lowering(pm)
                nvidia.passes.hopper.add_sink_broadcast(pm)
                nvidia.passes.hopper.add_partition_scheduling_meta(pm)
                smem_budget = _max_shared_mem_for_capability(capability)
                generate_subtiled = (opt.generate_subtiled_region or knobs.nvidia.generate_subtiled_region)
                nvidia.passes.hopper.add_hopper_warpspec(
                    pm,
                    opt.num_stages,
                    capability,
                    opt.pingpongAutoWS,
                    dump_enabled,
                    smem_budget,
                    generate_subtiled,
                    knobs.nvidia.ws_tile_prefetch_depth,
                )
            passes.ttgpuir.add_pipeline(pm, opt.num_stages, dump_enabled)
            passes.ttgpuir.add_optimize_partition_warps(pm)
            passes.ttgpuir.add_combine_tensor_select_and_if(pm)
            # hoist again and allow hoisting out of if statements
            passes.ttgpuir.add_hoist_tmem_alloc(pm, True)
            # CLC tile scheduler (Stage 4): materialize the async-token form into
            # the response buffer + completion mbarrier (single-CTA only). Runs
            # after warp specialization.
            nvidia.passes.ttnvgpuir.add_clc_materialize(pm)
            nvidia.passes.ttnvgpuir.add_remove_tmem_tokens(pm)
            # 2-CTA: Insert cross-CTA sync AFTER all WS passes.
            # Only for Meta WS path — non-WS 2-CTA sync is handled by
            # MMAv5.cpp's inline ClusterArriveOp.
            if (opt.cluster_dims is not None and max(opt.cluster_dims) >= 2 and knobs.nvidia.use_meta_ws):
                nvidia.passes.hopper.add_insert_2cta_sync(pm)
        else:
            passes.ttir.add_triton_licm(pm)
        passes.common.add_canonicalizer(pm)
        passes.ttir.add_loop_aware_cse(pm)
        if capability // 10 == 8:
            passes.ttgpuir.add_prefetch(pm)
        passes.ttgpuir.add_optimize_dot_operands(pm, capability >= 80)
        passes.ttgpuir.add_coalesce_async_copy(pm)
        nvidia.passes.ttnvgpuir.add_optimize_tmem_layouts(pm)
        if capability // 10 >= 9:
            nvidia.passes.ttnvgpuir.add_tma_lowering(pm)
            nvidia.passes.ttnvgpuir.add_tma_store_buffer_reuse(pm)
        smem_budget = _max_shared_mem_for_capability(capability)
        passes.ttgpuir.add_remove_layout_conversions(pm, 0)
        nvidia.passes.hopper.add_multi_cta_reduction(pm)
        # TODO: Find the optimal place in the pipeline for this pass.
        nvidia.passes.ttnvgpuir.add_prune_unused_barriers(pm)
        if knobs.nvidia.enable_interleave_tmem:
            nvidia.passes.ttnvgpuir.add_interleave_tmem(pm)
        passes.ttgpuir.add_reduce_data_duplication(pm)
        passes.ttgpuir.add_reorder_instructions(pm)
        passes.ttir.add_loop_aware_cse(pm)
        passes.common.add_symbol_dce(pm)
        # Optimize the number of warps and registers after TMA lowering, so
        # that any local loads eliminated by TMA lowering do not inflate them.
        if capability // 10 >= 9 and knobs.nvidia.use_meta_ws:
            passes.ttgpuir.add_optimize_partition_warps(pm)
        nvidia.passes.ttnvgpuir.add_fence_insertion(pm, capability)
        nvidia.passes.ttnvgpuir.add_lower_mma(pm)
        passes.common.add_sccp(pm)
        passes.common.add_cse(pm)
        passes.common.add_canonicalizer(pm)
        if "fpsan" in opt.instrumentation_mode:
            passes.ttgpuir.add_fp_sanitizer(pm)
            passes.ttgpuir.add_remove_layout_conversions(pm, 0)
            passes.common.add_canonicalizer(pm)
            passes.common.add_cse(pm)
        # Budget-aware layout conversion elimination — runs last to ensure
        # converts whose scratch would exceed SMEM budget are eliminated
        # after all other passes that may introduce layout conversions.
        terminal_smem_budget = (0 if knobs.nvidia.disable_budget_aware_layout_conversion else smem_budget)
        passes.ttgpuir.add_remove_layout_conversions(pm, terminal_smem_budget)
        # Retire user-pinned register layout markers (#tlx.user_layout) only after
        # ALL layout-rewriting passes have run (optimize_tmem_layouts reads the
        # marker; every remove_layout_conversions / reduce_data_duplication above
        # would otherwise be free to rewrite the unwrapped pinned layout). Placing
        # it here keeps the pin an anchor through the whole pipeline.
        tlx.tlx_passes.add_tlx_finalize_user_layouts(pm)

        # Print final TTGIR layouts for tlx.dump_layout diagnostics, then erase
        # the ops. Runs last so the reported layouts reflect all optimizations.
        tlx.tlx_passes.add_tlx_dump_layout(pm)

        pm.run(mod, "make_ttgir")
        metadata["tensordesc_meta"] = mod.get_tensordesc_metadata()
        # Capture compiler-synthesized auto-TMA descriptors (PromoteLoadToTMA)
        # here, AFTER WS / 2-CTA / data-partitioning, so each recipe's
        # block_shape reflects the final (possibly halved) descriptor arg type
        # rather than the TTIR-time value. get_auto_tma_recipes reads the live
        # FuncOp arg type for block_shape (see ir.cc).
        metadata["auto_tma_recipes"] = mod.get_auto_tma_recipes()
        # Track whether ctas_per_cga was explicitly set to distinguish between
        # Triton's way (num_ctas > 1) and TLX/CUDA way (ctas_per_cga set).
        metadata["ctas_per_cga"] = opt.ctas_per_cga
        metadata["preferred_ctas_per_cga"] = (tuple(opt.preferred_ctas_per_cga)
                                              if opt.preferred_ctas_per_cga is not None else None)
        metadata["tensordesc_meta"] = mod.get_tensordesc_metadata()
        return mod

    def gluon_to_ttgir(self, src, metadata, options, capability):
        mod = src
        pm = ir.pass_manager(mod.context)
        pm.enable_debug()

        passes.gluon.add_inliner(pm)
        passes.gluon.add_infer_coalesced_encodings(pm)
        passes.gluon.add_resolve_auto_encodings(pm)
        nvidia.passes.ttnvgpuir.add_tma_lowering(pm)
        passes.gluon.add_canonicalizer(pm)
        passes.common.add_sccp(pm)
        passes.ttir.add_loop_aware_cse(pm)
        passes.gluon.add_canonicalizer(pm)
        passes.ttgpuir.add_combine_tensor_select_and_if(pm)

        if "fpsan" in options.instrumentation_mode:
            passes.ttgpuir.add_fp_sanitizer(pm)
        if any(mode in options.instrumentation_mode for mode in ["consan", "fpsan"]):
            passes.ttgpuir.add_remove_layout_conversions(pm, 0)
            passes.common.add_canonicalizer(pm)
            passes.common.add_cse(pm)

        pm.run(mod, "gluon_to_ttgir")
        metadata["tensordesc_meta"] = mod.get_tensordesc_metadata()
        return mod

    def make_llir(self, src, metadata, options, capability):
        ptx_version = get_ptx_version_from_options(options, self.target.arch)

        mod = src
        # TritonGPU -> LLVM-IR (MLIR)
        pm = ir.pass_manager(mod.context)
        pm.enable_debug()

        if "gsan" in options.instrumentation_mode:
            # GSan introduces layout conversions, so must come before shared memory allocation
            passes.ttgpuir.add_global_sanitizer(pm)

        passes.ttgpuir.add_combine_tensor_select_and_if(pm)
        passes.ttgpuir.add_allocate_warp_groups(pm)
        passes.convert.add_scf_to_cf(pm)
        passes.gluon.add_inliner(pm)
        nvidia.passes.ttnvgpuir.add_allocate_tensor_memory(pm)
        nvidia.passes.ttgpuir.add_allocate_shared_memory_nv(pm, capability, ptx_version)
        nvidia.passes.ttnvgpuir.add_check_matmul_two_cta(pm)
        if "consan" in options.instrumentation_mode:
            # Call ConcurrencySanitizerPass here, before allocating global scratch memory but after allocating tensor and shared
            passes.ttgpuir.add_concurrency_sanitizer(pm)
            passes.gluon.add_canonicalizer(pm)
            passes.common.add_cse(pm)
        if "gsan" in options.instrumentation_mode:
            passes.ttgpuir.add_global_sanitizer(pm)
        # Print TTGIR to TLX mapping before final emission (for debugging/analysis)
        tlx_dump_dir = None
        tlx_saved_fd = None
        tlx_capture_file = None
        if knobs.nvidia.dump_tlx_benchmark:
            from triton.tools.tlx_benchmark_gen import setup_tlx_dump

            tlx_dump_dir, tlx_saved_fd, tlx_capture_file = setup_tlx_dump(pm, tlx.tlx_passes)
        elif knobs.nvidia.dump_ttgir_to_tlx:
            tlx.tlx_passes.add_tlx_print_ttgir_to_tlx(pm)
        # instrumentation point here so we can override IRs above (e.g., ttir and ttgir)
        if CUDABackend.instrumentation:
            CUDABackend.instrumentation.patch("ttgpuir_to_llvmir", pm, mod.context)
        passes.ttgpuir.add_allocate_global_scratch_memory(pm)
        nvidia.passes.ttnvgpuir.add_proxy_fence_insertion(pm, capability)
        nvidia.passes.hopper.add_tma_store_token_wait_lowering(pm)
        nvidia.passes.ttgpuir.add_to_llvmir(pm, capability, ptx_version)
        passes.ttgpuir.add_canonicalize_llvm_ir(pm)
        passes.common.add_cse(pm)
        # FB/beta divergence: upstream #9535 ("Re-order WS lowering and NVGPU
        # lowering") is fully reverted for beta. #9535 moved warp-id
        # relativization out of NVGPUToLLVM into the WS pass and ran WS-to-llvm
        # before nvgpu-to-llvm. On beta's diverged NVGPU/WS lowering that (a)
        # crashes ConvertNVGPUToLLVM with "operand #0 does not dominate this use"
        # on every Blackwell warp-specialized/TLX/autows kernel, and (b) leaves
        # the NVGPU WarpIdOp lowering using an absolute (non-relative) tid inside
        # warp-specialize regions, which silently miscompiles warpgroup reductions
        # (e.g. test_warpgroup_reduction returns 0). Beta keeps the pre-#9535
        # behavior: NVGPUToLLVM relativizes the warp-group tid and runs before WS
        # lowering.
        nvidia.passes.ttnvgpuir.add_nvgpu_to_llvm(pm)
        nvidia.passes.ttnvgpuir.add_warp_specialize_to_llvm(pm)
        passes.common.add_canonicalizer(pm)
        passes.common.add_cse(pm)
        passes.common.add_symbol_dce(pm)

        passes.convert.add_nvvm_to_llvm(pm)
        if (not knobs.compilation.disable_line_info and not knobs.compilation.dump_ir_extract_di_local_variables):
            passes.llvmir.add_di_scope(pm)

        if CUDABackend.instrumentation:
            CUDABackend.instrumentation.patch("llvmir_to_llvm", pm, mod.context)

        pm.run(mod, "make_llir")

        # After pm.run(), restore stdout and generate TLX benchmark artifacts
        if tlx_dump_dir is not None:
            from triton.tools.tlx_benchmark_gen import finalize_tlx_dump

            finalize_tlx_dump(tlx_dump_dir, tlx_saved_fd, tlx_capture_file, metadata)

        if knobs.compilation.dump_ir_extract_di_local_variables:
            # comments below on why separate it
            if not knobs.compilation.disable_line_info:
                pm = ir.pass_manager(mod.context)
                pm.enable_debug()
                passes.llvmir.add_di_scope(pm)
                pm.run(mod, "make_llir.disable_line_info")

            # insert dbg intrinsic with several DI Attribute including source
            # var name and type info note: unknown reason for now, but this
            # pass and add_di_scope has to be run separately, otherwise if we
            # put them into previous pipline, it trigger a segmentfault without
            # any error message; could be due to a bug in mlir or pybind11
            pm = ir.pass_manager(mod.context)
            pm.enable_debug()
            passes.llvmir.add_di_local_variable(pm)
            pm.run(mod, "make_llir.dump_ir_extract_di_local_variables")

        # LLVM-IR (MLIR) -> LLVM-IR (LLVM)
        llvm.init_targets()
        context = llvm.context()
        if knobs.compilation.enable_asan:
            raise RuntimeError(
                "Address Sanitizer Error: Address sanitizer is currently only supported on the AMD backend")
        llvm_mod = llvm.to_module(mod, context)
        proc = sm_arch_from_capability(capability)
        features = get_features(options, self.target.arch)
        triple = "nvptx64-nvidia-cuda"
        nvidia.set_short_ptr()
        llvm.attach_datalayout(llvm_mod, triple, proc, features)
        if options.enable_reflect_ftz:
            nvidia.set_nvvm_reflect_ftz(llvm_mod)

        if options.extern_libs and nvidia.has_extern_deps(llvm_mod):
            paths = [path for (name, path) in options.extern_libs]
            llvm.link_extern_libs(llvm_mod, paths)

        llvm.optimize_module(llvm_mod, llvm.OPTIMIZE_O3)

        # Get some metadata
        # warp-specialization mutates num_warps
        total_num_warps = src.get_int_attr("ttg.total-num-warps")
        if total_num_warps is not None:
            metadata["num_warps"] = total_num_warps
        metadata["shared"] = src.get_int_attr("ttg.shared")
        metadata["tmem_size"] = src.get_int_attr("ttg.tensor_memory_size")
        metadata["global_scratch_size"] = src.get_int_attr("ttg.global_scratch_memory_size")
        metadata["global_scratch_align"] = src.get_int_attr("ttg.global_scratch_memory_alignment")
        metadata["profile_scratch_size"] = (src.get_int_attr("ttg.profile_scratch_memory_size") or 0)
        metadata["profile_scratch_align"] = (src.get_int_attr("ttg.profile_scratch_memory_alignment") or 1)
        ret = str(llvm_mod)
        del llvm_mod
        del context
        return ret

    def make_ptx(self, src, metadata, opt, capability):
        ptx_version = get_ptx_version_from_options(opt, self.target.arch)

        triple = "nvptx64-nvidia-cuda"
        proc = sm_arch_from_capability(capability)
        features = get_features(opt, self.target.arch)
        flags = ["nvptx-mad-wide-opt"]
        ret = llvm.translate_to_asm(src, triple, proc, features, flags, opt.enable_fp_fusion, False)
        # Find kernel names (there should only be one)
        names = re.findall(r".visible .entry ([a-zA-Z_][a-zA-Z0-9_]*)", ret)
        assert len(names) == 1
        metadata["name"] = names[0]
        # post-process
        ptx_version = f"{ptx_version // 10}.{ptx_version % 10}"
        ret = re.sub(r"\.version \d+\.\d+", f".version {ptx_version}", ret, flags=re.MULTILINE)
        ret = re.sub(r"\.target sm_\d+", f".target sm_{capability}", ret, flags=re.MULTILINE)
        if not knobs.compilation.dump_ir_extract_di_local_variables:
            # Remove the debug flag that prevents ptxas from optimizing the code
            # Note: if this flag is removed, the source var name and type info will be lost when ptx was compiled into cubin
            #           and we may not be able to see them in cuda-gdb
            ret = re.sub(r",\s*debug|debug,\s*", "", ret)
        if knobs.nvidia.dump_nvptx:
            print("// -----// NVPTX Dump //----- //")
            print(ret)
        return ret

    def make_cubin(self, src, metadata, opt, capability):
        # compile_iq: keep Triton's compile cache canonical -- make_cubin always assembles the plain
        # (no-ACF) cubin. A tuned ACF is applied in-memory at load time via apply_compile_iq_acf
        # (see core compiler.py _maybe_apply_compile_iq), never baked into the cached cubin.
        return self._ptxas_compile(src, opt, capability)

    def _ptxas_compile(self, src, opt, capability, apply_controls=None):
        ptxas = get_ptxas(self.target.arch).path
        with (
                tempfile.NamedTemporaryFile(delete=False, mode="w", suffix=".ptx") as fsrc,
                tempfile.NamedTemporaryFile(delete=False, mode="r", suffix=".log") as flog,
        ):
            fsrc.write(src)
            fsrc.flush()
            fbin = fsrc.name + ".o"

            debug_info = []
            if knobs.compilation.disable_line_info:
                # This option is ignored if used without -lineinfo
                debug_info += ["-lineinfo", "-suppress-debug-info"]
            elif knobs.nvidia.disable_ptxas_opt:
                # Synthesize complete debug info
                debug_info += ["-g"]
            else:
                # Only emit line info
                debug_info += ["-lineinfo"]

            fmad = [] if opt.enable_fp_fusion else ["--fmad=false"]
            arch = sm_arch_from_capability(capability)

            # Disable ptxas optimizations if requested
            disable_opt = ["--opt-level", "0"] if knobs.nvidia.disable_ptxas_opt else []

            # Accept more ptxas options if provided
            ptx_extra_options = opt.ptx_options.split(" ") if opt.ptx_options else []

            # Use -Ofc mid to compile ConSan code, if nothing else is specified.
            if any(mode in knobs.compilation.instrumentation_mode for mode in ["consan", "fpsan"]):
                ptx_extra_options += ["-Ofc", "mid"]

            # Add --regAllocOptLevel=2 to work around ptxas 13.x bug
            reg_alloc = ["--regAllocOptLevel=2"]

            # compile_iq Stage-3 consumption (gated, default off; fail-open): if the PTX hash hits
            # the ACF store, append --apply-controls (version check + lookup live in the helper).
            if os.environ.get("TRITON_COMPILE_IQ_APPLY"):
                try:
                    from triton.magnon.consume import acf_args_for

                    ptx_extra_options += acf_args_for(src, arch, get_ptxas(self.target.arch).version)
                except Exception:
                    pass

            ptxas_cmd = [
                ptxas,
                *debug_info,
                *fmad,
                "-v",
                *disable_opt,
                *reg_alloc,
                *ptx_extra_options,
                f"--gpu-name={arch}",
                fsrc.name,
                "-o",
                fbin,
            ]
            try:
                subprocess.run(ptxas_cmd, check=True, close_fds=False, stderr=flog)
                if knobs.nvidia.dump_ptxas_log:
                    with open(flog.name) as log_file:
                        print(log_file.read())

                if os.path.exists(fsrc.name):
                    os.remove(fsrc.name)
                if os.path.exists(flog.name):
                    os.remove(flog.name)
            except subprocess.CalledProcessError as e:
                with open(flog.name) as log_file:
                    log = log_file.read()
                if os.path.exists(flog.name):
                    os.remove(flog.name)

                if e.returncode == 255:
                    error = "Internal Triton PTX codegen error"
                elif e.returncode == 128 + signal.SIGSEGV:
                    error = "`ptxas` raised SIGSEGV"
                else:
                    error = f"`ptxas` failed with error code {e.returncode}"

                error = f"{error}\n`ptxas` stderr:\n{log}\nRepro command: {' '.join(ptxas_cmd)}\n"

                print(f"""

================================================================
{error}

{src}
================================================================
please share the reproducer above with Triton project.
""")
                raise PTXASError(error)

            with open(fbin, "rb") as f:
                cubin = f.read()
            if os.path.exists(fbin):
                os.remove(fbin)
        return cubin

    def apply_compile_iq_acf(self, ck):
        """compile_iq consumption (gated by TRITON_COMPILE_IQ_APPLY).

        If the PTX hits the ACF store, obtain the assembled ACF cubin -- loaded from the ACF store if
        already cached there, else ptxas --apply-controls'd once and persisted back to the store
        (skips re-ptxas on later processes) -- and stash it as a pending candidate. The first launch
        runs a plain-vs-ACF A/B and keeps the winner. Cubins live in the compile_iq ACF store + in
        memory only; Triton's compile cache stays plain. ACF makes no difference to the launch ABI."""
        if not os.environ.get("TRITON_COMPILE_IQ_APPLY"):
            return
        try:
            ptx = ck.asm.get("ptx")
            if not ptx:
                return
            from triton.magnon import store
            from triton.magnon.consume import acf_args_for
            arch = sm_arch_from_capability(self.target.arch)
            ver = get_ptxas(self.target.arch).version
            sha = store.ptx_sha256(ptx)
            # Reuse the assembled ACF cubin from the (separate) ACF store if present -- skips re-running
            # ptxas --apply-controls on every process. Version-tagged: the cached cubin is only valid for
            # the ptxas that produced it. Only the assembly is reused cross-process; the launch-time
            # plain-vs-ACF A/B still re-runs per process (the win decision stays in-memory). This never
            # touches Triton's compile cache (which stays plain) -- only the compile_iq ACF store.
            cubin = store.read_acf_cubin(sha, arch, ver)
            if cubin is None:
                controls = acf_args_for(ptx, arch, ver)  # ACF-store hit + ptxas version gate
                if not controls:
                    return
                # opt fields used by _ptxas_compile (enable_fp_fusion, ptx_options) live on ck.metadata
                # (it is built from {**options.__dict__}); capability matches make_cubin (self.target.arch).
                cubin = self._ptxas_compile(ptx, ck.metadata, self.target.arch, apply_controls=controls)
                store.write_acf_cubin(sha, arch, ver, cubin)  # persist assembly -> skip ptxas next time
                store.dlog("consume", f"assembled+cached ACF cubin {sha[:16]} {arch} ptxas={ver}")
            else:
                store.dlog("consume", f"loaded ACF cubin from store {sha[:16]} {arch} ptxas={ver}")
            ck._compile_iq_acf_cubin = cubin  # pending candidate; the launch-time A/B decides
        except Exception as e:
            # Fail-open: APPLY never breaks compilation. Warn ONCE under DEBUG so the common
            # "APPLY set but the optional compile_iq package is stripped/missing" case (e.g. an OSS
            # build) is observable instead of silently running plain.
            if os.environ.get("TRITON_COMPILE_IQ_DEBUG") and not getattr(type(self), "_compile_iq_apply_warned", False):
                type(self)._compile_iq_apply_warned = True
                kind = "compile_iq module not found" if isinstance(e, ImportError) else f"{type(e).__name__}: {e}"
                print(
                    f"[compile_iq] TRITON_COMPILE_IQ_APPLY set but consume unavailable ({kind}) "
                    "-- running plain SASS", flush=True)

    def add_stages(self, stages, options, language):
        capability = self._parse_arch(options.arch)
        if language == Language.TRITON:
            stages["ttir"] = lambda src, metadata: self.make_ttir(src, metadata, options, capability)
            stages["ttgir"] = lambda src, metadata: self.make_ttgir(src, metadata, options, capability)
        elif language == Language.GLUON:
            stages["ttgir"] = lambda src, metadata: self.gluon_to_ttgir(src, metadata, options, capability)
        stages["llir"] = lambda src, metadata: self.make_llir(src, metadata, options, capability)
        stages["ptx"] = lambda src, metadata: self.make_ptx(src, metadata, options, self.target.arch)
        stages["cubin"] = lambda src, metadata: self.make_cubin(src, metadata, options, self.target.arch)
        if knobs.runtime.add_stages_inspection_hook is not None:
            knobs.runtime.add_stages_inspection_hook(self, stages, options, language, capability)

    @functools.lru_cache()
    def hash(self):
        version = get_ptxas_version(self.target.arch)
        return f"{version}-{self.target.arch}"
