Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Victor Espinoza/Documents/Long Beach/Victor's Projects To Upload/Fall 2015/CECS 460/Lab 4 - Full UART/Full_UART_Engine/receive_engine_tb_isim_beh.exe -prj C:/Users/Victor Espinoza/Documents/Long Beach/Victor's Projects To Upload/Fall 2015/CECS 460/Lab 4 - Full UART/Full_UART_Engine/receive_engine_tb_beh.prj work.receive_engine_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Victor Espinoza/Documents/Long Beach/Victor's Projects To Upload/Fall 2015/CECS 460/Lab 4 - Full UART/Full_UART_Engine/src/receive_engine.v" into library work
Analyzing Verilog file "C:/Users/Victor Espinoza/Documents/Long Beach/Victor's Projects To Upload/Fall 2015/CECS 460/Lab 4 - Full UART/Full_UART_Engine/src/receive_engine_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module receive_engine
Compiling module receive_engine_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Victor Espinoza/Documents/Long Beach/Victor's Projects To Upload/Fall 2015/CECS 460/Lab 4 - Full UART/Full_UART_Engine/receive_engine_tb_isim_beh.exe
Fuse Memory Usage: 30324 KB
Fuse CPU Usage: 732 ms
