[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F469NIH6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. May 2021 DS11189 Rev 7 1/220STM32F469xx\nArm®Cortex®-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/384+4KB RAM, USB OTG HS/FS,\nEthernet, FMC, dual Quad-SPI, Graphical accelerator, Camera IF, LCD-TFT & MIPI DSI\nDatasheet - production data\nFeatures\n\uf0b7Core: Arm® 32-bit Cortex®-M4 CPU with FPU, \nadaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution \nfrom Flash memory, frequency up to 180 MHz, \nMPU, 225 DMIPS/1.25 DMIPS/MHz  (Dhrystone \n2.1), and DSP instructions\n\uf0b7Memories\n– Up to 2 MB of Flash memory organized into \ntwo banks allowing read-while-write\n– Up to 384+4 KB of SRAM including 64 KB of \nCCM (core coupled memory) data RAM\n– Flexible external memory controller with up \nto 32-bit data bus: SRAM, PSRAM, \nSDRAM/LPSDR, SDRAM, Flash NOR/NAND memories\n– Dual-flash mode Quad-SPI interface\n\uf0b7Graphics\n– Chrom-ART Accelerator™ (DMA2D), \ngraphical hardware accelerator enabling \nenhanced graphical user interface with \nminimum CPU load\n– LCD parallel interface, 8080/6800 modes\n– LCD TFT controller supporting up to XGA \nresolution\n–M I P I\n® DSI host controller supporting up to \n720p 30 Hz resolution\n\uf0b7Clock, reset and supply management\n– 1.7 V to 3.6 V application supply and I/Os\n– POR, PDR, PVD and BOR\n– 4-to-26 MHz crystal oscillator– Internal 16 MHz factory-trimmed RC \n(1% accuracy)\n– 32 kHz oscillator for RTC with calibration\n– Internal 32 kHz RC with calibration\n\uf0b7Low power\n– Sleep, Stop and Standby modes–V\nBAT supply for RTC, 20×32 bit backup \nregisters + optional 4 KB backup SRAM\n\uf0b73× 12-bit, 2.4 MSPS ADC: up to 24 channels and \n7.2 MSPS in triple interleaved mode\n\uf0b72× 12-bit D/A converters\n\uf0b7General-purpose DMA: 16-stream DMA \ncontroller with FIFOs and burst support\n\uf0b7Up to 17 timers: up to twelve 16-bit and two \n32-bit timers up to 180 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature \n(incremental) encoder input. 2x watchdogs and \nSysTick timer\uf0b7Debug mode\n– SWD and JTAG interfaces–C o r t e x\n®-M4 Trace Macrocell™\n\uf0b7Up to 161 I/O ports with interrupt capability\n– Up to 157 fast I/Os up to 90 MHz– Up to 159 5 V-tolerant I/Os\n\uf0b7Up to 21 communication interfaces\n– Up to three I2C interfaces (SMBus/PMBus)\n– Up to four USARTs and four UARTs \n(11.25 Mbit/s, ISO7816 interface, LIN, IrDA, \nmodem control)\n– Up to six SPIs (45 Mbits/s), two with muxed \nfull-duplex I2S for  audio class accuracy via \ninternal audio PLL or external clock\n– 1x SAI (serial audio interface)\n– 2× CAN (2.0B Active)\n–S D I O  i n t e r f a c e\n\uf0b7Advanced connectivity\n– USB 2.0 full-speed device/host/OTG \ncontroller with on-chip PHY\n– USB 2.0 high-speed/full-speed \ndevice/host/OTG controller with dedicated \nDMA, on-chip full-speed PHY and ULPI\n– Dedicated USB power rail enabling on-chip \nPHYs operation throughout the entire MCU \npower supply range\n– 10/100 Ethernet MAC with dedicated DMA: \nsupports IEEE 1588v2 hardware, MII/RMII\n\uf0b78- to 14-bit parallel camera interface up to \n54 Mbytes/s\n\uf0b7True random number generator\n\uf0b7CRC calculation unit\n\uf0b7RTC: subsecond accuracy, hardware calendar\n\uf0b796-bit unique ID\n         Table 1. Device summary\nReference Part numbers\nSTM32F469xxSTM32F469AE, STM32F469AG, STM32F469AI \nSTM32F469BE, STM32F469BG, STM32F469BISTM32F469IE, STM32F469IG, STM32F469IISTM32F469NE, STM32F469NG, STM32F469NISTM32F469VE, STM32469VG, STM32469VISTM32F469ZE, STM32469ZG, STM32469ZIWLCSP168 UFBGA176 (10 x 10 mm)\nTFBGA216 (13 x 13 mm)LQFP100 (14 × 14 mm)\nLQFP144 (20 × 20 mm)\nLQFP176 (24 × 24 mm)\nLQFP208 (28 × 28 mm)UFBGA169 (7 × 7 mm)\nwww.st.com\nContents STM32F469xx\n2/220 DS11189 Rev 7Contents\n1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n1.1 Compatibility throughout the family  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n1.1.1 LQFP176 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n1.1.2 LQFP208 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n1.1.3 UFBGA176 package  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181.1.4 TFBGA216 package  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n2 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n2.1 Arm® Cortex®-M4 with FPU and embedded Flash and SRAM  . . . . . . . . 21\n2.2 Adaptive real-time memory accelerator (ART Accelerator™)  . . . . . . . . . 21\n2.3 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212.4 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n2.5 CRC (cyclic redundancy check) calculation unit  . . . . . . . . . . . . . . . . . . . 22\n2.6 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222.7 Multi-AHB bus matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n2.8 DMA controller (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n2.9 Flexible memory controller (FMC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 242.10 Quad-SPI memory interface (QUADSPI) . . . . . . . . . . . . . . . . . . . . . . . . . 25\n2.11 LCD-TFT controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n2.12 DSI Host (DSIHOST)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 252.13 Chrom-ART Accelerator™ (DMA2D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272.14 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . . 27\n2.15 External interrupt/event controller (EXTI) . . . . . . . . . . . . . . . . . . . . . . . . . 27\n2.16 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282.17 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n2.18 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n2.19 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n2.19.1 Internal reset ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n2.19.2 Internal reset OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n2.20 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n2.20.1 Regulator ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n2.20.2 Regulator OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nDS11189 Rev 7 3/220STM32F469xx Contents\n52.20.3 Regulator ON/OFF and inte rnal reset ON/OFF availability  . . . . . . . . . . 35\n2.21 Real-time clock (RTC), backup SRAM and backup registers . . . . . . . . . . 35\n2.22 Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n2.23 VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n2.24 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n2.24.1 Advanced-control timers (TIM1, TIM8)  . . . . . . . . . . . . . . . . . . . . . . . . . 38\n2.24.2 General-purpose timers (TIMx)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n2.24.3 Basic timers TIM6 and TIM7  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n2.24.4 Independent watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 392.24.5 Window watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n2.24.6 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n2.25 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n2.26 Universal synchronous/asynchronous re ceiver transmitters (USART)  . . 40\n2.27 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 412.28 Inter-integrated sound (I\n2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n2.29 Serial Audio interface (SAI1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n2.30 Audio PLL (PLLI2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 422.31 Audio and LCD PLL(PLLSAI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n2.32 Secure digital input/output interface (SDIO) . . . . . . . . . . . . . . . . . . . . . . . 42\n2.33 Ethernet MAC interface with dedicated DMA and IEEE 1588 support . . . 432.34 Controller area network (bxCAN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n2.35 Universal serial bus on-the-go full-speed (OTG_FS) . . . . . . . . . . . . . . . . 44\n2.36 Universal serial bus on-the-go high-speed (OTG_HS) . . . . . . . . . . . . . . . 442.37 Digital camera interface (DCMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 452.38 Random number generator (RNG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n2.39 General-purpose input/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n2.40 Analog-to-digital converters (ADCs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 452.41 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n2.42 Digital-to-analog converter (DAC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n2.43 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . 462.44 Embedded Trace Macrocell™  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n3 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nContents STM32F469xx\n4/220 DS11189 Rev 74 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n5 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n5.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n5.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n5.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 895.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n5.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n5.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 895.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\n5.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n5.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n5.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\n5.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\n5.3.2 VCAP1/VCAP2 external capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\n5.3.3 Operating conditions at power-up / power-down (regulator ON) . . . . . . 965.3.4 Operating conditions at power-up / power-down (regulator OFF) . . . . . 96\n5.3.5 Reset and power control block characterist ics  . . . . . . . . . . . . . . . . . . . 96\n5.3.6 Over-drive switching characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 985.3.7 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\n5.3.8 Wakeup time from low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . 114\n5.3.9 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 1155.3.10 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . 119\n5.3.11 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\n5.3.12 PLL spread spectrum clock generatio n (SSCG) characteristics  . . . . . 123\n5.3.13 MIPI D-PHY characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\n5.3.14 MIPI D-PHY PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\n5.3.15 MIPI D-PHY regulator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 1285.3.16 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\n5.3.17 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\n5.3.18 Absolute maximum ratings (electrical sensitivity)  . . . . . . . . . . . . . . . . 132\n5.3.19 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 133\n5.3.20 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\n5.3.21 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140\n5.3.22 TIM timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141\n5.3.23 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1415.3.24 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nDS11189 Rev 7 5/220STM32F469xx Contents\n55.3.25 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\n5.3.26 VBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\n5.3.27 Reference voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\n5.3.28 DAC electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\n5.3.29 FMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165\n5.3.30 Quad-SPI interface characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\n5.3.31 Camera interface (DCMI) timing specifications . . . . . . . . . . . . . . . . . . 1865.3.32 LCD-TFT controller (LTDC) characteristics  . . . . . . . . . . . . . . . . . . . . . 187\n5.3.33 SD/SDIO MMC card host interface (SDIO) characteristics  . . . . . . . . . 189\n5.3.34 RTC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\n6 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192\n6.1 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192\n6.2 LQFP144 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1956.3 WLCSP168 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198\n6.4 UFBGA169 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200\n6.5 LQFP176 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2036.6 UFBGA(176+25) package information . . . . . . . . . . . . . . . . . . . . . . . . . . 207\n6.7 LQFP208 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208\n6.8 TFBGA216 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2126.9 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215\n7 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 216\nAppendix A Recommendations when using inte rnal reset OFF  . . . . . . . . . . . 217\nA.1 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217\nRevision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 218\nList of tables STM32F469xx\n6/220 DS11189 Rev 7List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32F469xx features and peripheral counts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13Table 3. Voltage regulator configuration mode versus device operating mode . . . . . . . . . . . . . . . . 32Table 4. Regulator ON/OFF and internal reset ON/OFF availability. . . . . . . . . . . . . . . . . . . . . . . . . 35\nTable 5. Voltage regulator modes in stop mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37Table 6. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 38\nTable 7. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40Table 8. USART feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 9. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56Table 10. STM32F469xx pin and ball definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 7\nTable 11. FMC pin definition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 12. Alternate function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 74\nTable 13. STM32F469xx register boundary addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nTable 14. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 15. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 16. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 92\nTable 17. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 93\nTable 18. Limitations depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 19. VCAP1/VCAP2 operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nTable 20. Operating conditions at power-up / power-down (r egulator ON)  . . . . . . . . . . . . . . . . . . . . 96\nTable 21. Operating conditions at power-up / power-down (r egulator OFF). . . . . . . . . . . . . . . . . . . . 96\nTable 22.  Reset and power control block characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nTable 23. Over-drive switching characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 24. Typical and maximum current consumption in Run mode, code with data processing\nrunning from Flash memory (ART accelerator enabled except prefetch) or RAM,regulator ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 100\nTable 25. Typical and maximum current consumption in Run mode, code with data processing\nrunning from Flash memory (ART accelerator disabl ed), regulator ON . . . . . . . . . . . . . . 101\nTable 26. Typical and maximum current consumption in Run mode, code with data\nprocessing running from Flash memory (ART accelerator enabled except prefetch),regulator OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nTable 27. Typical and maximum current consumption in  Sleep mode, regulator ON . . . . . . . . . . . . 103\nTable 28. Typical and maximum current consumption in  Sleep mode, regulator OF F. . . . . . . . . . . 104\nTable 29. Typical and maximum current consumption in Stop  mode . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 30. Typical and maximum current consumption in St andby mode . . . . . . . . . . . . . . . . . . . . . 106\nTable 31. Typical and maximum current consumption in V\nBAT mode. . . . . . . . . . . . . . . . . . . . . . . . 107\nTable 32. Switching output I/O current consumption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nTable 33. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  111\nTable 34. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114Table 35. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 36. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 37. HSE 4-26 MHz oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117Table 38. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nTable 39. HSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 40. LSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 41. Main PLL characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 42. PLLI2S (audio PLL) characteristic s  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 21\nTable 43. PLLSAI (audio and LCD-TFT PLL) characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122\nDS11189 Rev 7 7/220STM32F469xx List of tables\n8Table 44. SSCG parameters constraint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  123\nTable 45. MIPI D-PHY characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 124\nTable 46. MIPI D-PHY AC characteristics LP mode and HS /LP transitions . . . . . . . . . . . . . . . . . . . 126\nTable 47. DSI-PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\nTable 48. DSI regulator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 128\nTable 49. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\nTable 50. Flash memory programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\nTable 51. Flash memory programming with VPP  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\nTable 52. Flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nTable 53. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nTable 54. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 132\nTable 55. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3\nTable 56. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 133\nTable 57. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\nTable 58. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 134\nTable 59. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 137\nTable 60. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nTable 61. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 140\nTable 62. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 141\nTable 63. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 141\nTable 64. SPI dynamic characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142\nTable 65. I2S dynamic characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nTable 66. SAI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148\nTable 67. USB OTG full speed startup time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 50\nTable 68. USB OTG full speed DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150Table 69. USB OTG full speed electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151\nTable 70. USB HS DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 1\nTable 71. USB HS clock timing parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2\nTable 72. Dynamic characteristics: USB ULPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153\nTable 73. Dynamics characteristics: Ethe rnet MAC signals for SMI. . . . . . . . . . . . . . . . . . . . . . . . . 154\nTable 74. Dynamics characteristics: Ethe rnet MAC signals for RMII . . . . . . . . . . . . . . . . . . . . . . . . 155\nTable 75. Dynamics characteristics: Ethe rnet MAC signals for MII  . . . . . . . . . . . . . . . . . . . . . . . . . 155\nTable 76. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nTable 77. ADC static accuracy at f\nADC = 18 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nTable 78. ADC static accuracy at fADC = 30 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nTable 79. ADC static accuracy at fADC = 36 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nTable 80. ADC dynamic accuracy at fADC = 18 MHz - limited test conditions  . . . . . . . . . . . . . . . . . 159\nTable 81. ADC dynamic accuracy at fADC = 36 MHz - limited test conditions  . . . . . . . . . . . . . . . . . 159\nTable 82. Temperature sensor characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2\nTable 83. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\nTable 84. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\nTable 85.  internal reference voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\nTable 86. Internal reference voltage calibration values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\nTable 87. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\nTable 88. Asynchronous non-multiplexed SRAM/PSRAM/NOR  - read timings . . . . . . . . . . . . . . . . 167\nTable 89. Asynchronous non-multiplexed SRAM/PSRAM /NOR read - NWAIT timings . . . . . . . . . . 167\nTable 90. Asynchronous non-multiplexed SRAM/PSRAM/NOR  write timings . . . . . . . . . . . . . . . . . 168\nTable 91. Asynchronous non-multiplexed SRAM/PSRAM/N OR write - NWAIT timings. . . . . . . . . . 169\nTable 92. Asynchronous multiplexed PSRAM/NOR read timings.  . . . . . . . . . . . . . . . . . . . . . . . . . . 170\nTable 93. Asynchronous multiplexed PSRAM/NOR read-NWAI T timings . . . . . . . . . . . . . . . . . . . . 170\nTable 94. Asynchronous multiplexed PSRAM/NOR write timings  . . . . . . . . . . . . . . . . . . . . . . . . . . 171\nTable 95. Asynchronous multiplexed PSRAM/NOR write-NWAI T timings . . . . . . . . . . . . . . . . . . . . 172\nList of tables STM32F469xx\n8/220 DS11189 Rev 7Table 96. Synchronous multiplexed NOR/ PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 174\nTable 97. Synchronous multiplexed PSRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176\nTable 98. Synchronous non-multiplexed NOR/PSRAM read ti mings . . . . . . . . . . . . . . . . . . . . . . . . 177\nTable 99. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178\nTable 100. Switching characteristics for NAND Flash read cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . 181Table 101. Switching characteristics for NAND Flash write cycl es. . . . . . . . . . . . . . . . . . . . . . . . . . . 181\nTable 102. SDRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182\nTable 103. LPSDR SDRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 83\nTable 104. SDRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 184\nTable 105. LPSDR SDRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184\nTable 106. Quad-SPI characteristics in SDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185Table 107. Quad-SPI characteristics in DDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186Table 108. DCMI characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 187\nTable 109. LTDC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188\nTable 110. Dynamic characteristics: SD / MMC characteri stics, VDD = 2.7 to 3.6 V . . . . . . . . . . . . . 190\nTable 111. Dynamic characteristics: SD / MMC characteri stics, VDD = 1.71 to 1.9 V . . . . . . . . . . . . 191\nTable 112. RTC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 191\nTable 113. LQFP100 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192\nTable 114. LQFP144 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196\nTable 115. WLCSP168 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199\nTable 116. UFBGA169 - Mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200\nTable 117. UFBGA169 - Recommended PCB design rules (0.5 mm pitch BGA). . . . . . . . . . . . . . . . 201\nTable 118. LQFP176 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203\nTable 119. UFBGA(176+25) - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207Table 120. UFBGA(176+25) - Recommended PCB design rules (0.65 mm  pitch BGA) . . . . . . . . . . 208Table 121. LQFP208 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209\nTable 122. TFBGA216 - Mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212\nTable 123. TFBGA216 - Recommended PCB design rules (0.8  mm pitch) . . . . . . . . . . . . . . . . . . . . 213\nTable 124. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215\nTable 125. Limitations depending on the operating power su pply range . . . . . . . . . . . . . . . . . . . . . . 217\nTable 126. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 218\nDS11189 Rev 7 9/220STM32F469xx List of figures\n11List of figures\nFigure 1. Incompatible board design for LQFP176 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nFigure 2. Incompatible board design for LQFP208 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\nFigure 3. UFBGA176 port-to-terminal assignment differences  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 4. TFBGA216 port-to-terminal assignment differences. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nFigure 5. STM32F469xx block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  20\nFigure 6. STM32F469xx Multi-AHB matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 3\nFigure 7. VDDUSB connected to an external independent po wer supply . . . . . . . . . . . . . . . . . . . . . 29\nFigure 8. Power supply supervisor interconnection with in ternal reset OFF . . . . . . . . . . . . . . . . . . . 30\nFigure 9. PDR_ON control with internal re set OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nFigure 10. Regulator OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 33\nFigure 11. Startup in regulator OFF: slow VDD slope \n- power-down reset risen after VCAP_1 , VCAP_2 stabilization  . . . . . . . . . . . . . . . . . . . . . . . 34\nFigure 12. Startup in re gulator OFF mode: fast VDD slope \n- power-down reset risen before VCAP_1 , VCAP_2 stabilization . . . . . . . . . . . . . . . . . . . . . . 35\nFigure 13. STM32F46x LQFP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48\nFigure 14. STM32F46x LQFP144 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49\nFigure 15. STM32F46x WLCSP168 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 0\nFigure 16. STM32F46x UFBGA169 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1\nFigure 17. STM32F46x UFBGA176 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2\nFigure 18. STM32F46x LQFP176 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53\nFigure 19. STM32F46x LQFP208 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54\nFigure 20. STM32F46x TFBGA216 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nFigure 21. Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 84\nFigure 22. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 89\nFigure 23. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\nFigure 24. Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nFigure 25. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nFigure 26. External capacitor CEXT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nFigure 27. Typical VBAT current consumption\n(RTC ON / backup SRAM ON and LSE in Low drive mo de)  . . . . . . . . . . . . . . . . . . . . . . 107\nFigure 28. Typical VBAT current consumption\n(RTC ON / backup SRAM ON and LSE in High drive mode) . . . . . . . . . . . . . . . . . . . . . . 108\nFigure 29. High-speed external clock source AC timing diag ram  . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nFigure 30. Low-speed external clock source AC timing diagra m. . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nFigure 31. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 7\nFigure 32. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nFigure 33. ACCHSI vs. temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nFigure 34. ACCLSI versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nFigure 35. PLL output clock waveforms in center spread mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nFigure 36. PLL output clock waveforms in down spread mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nFigure 37. MIPI D-PHY HS/LP clock lane transition timing di agram . . . . . . . . . . . . . . . . . . . . . . . . . 127\nFigure 38. MIPI D-PHY HS/LP data lane transition timing di agram. . . . . . . . . . . . . . . . . . . . . . . . . . 127\nFigure 39. FT I/O input ch aracteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 136\nFigure 40. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 139\nFigure 41. Recommended NRST pin protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140\nFigure 42. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144Figure 43. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\nFigure 44. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nList of figures STM32F469xx\n10/220 DS11189 Rev 7Figure 45. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nFigure 46. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nFigure 47. SAI master timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149\nFigure 48. SAI slave timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149\nFigure 49. USB OTG full speed timings: definition of data  signal rise and fall time. . . . . . . . . . . . . . 151\nFigure 50. ULPI timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\nFigure 51. Ethernet SMI timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 153\nFigure 52. Ethernet RMII timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 154\nFigure 53. Ethernet MII timing di agram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 155\nFigure 54. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 160\nFigure 55. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160Figure 56. Power supply and reference decoupling (V\nREF+ not connected to VDDA). . . . . . . . . . . . . 161\nFigure 57. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . 161\nFigure 58. 12-bit buffered/non-buffered DAC.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  165\nFigure 59. Asynchronous non-multip lexed SRAM/PSRAM/NOR read waveforms . . . . . . . . . . . . . . 166\nFigure 60. Asynchronous non-multip lexed SRAM/PSRAM/NOR write wavefo rms . . . . . . . . . . . . . . 168\nFigure 61. Asynchronous multiplexed PSRAM/NOR read wavefo rms. . . . . . . . . . . . . . . . . . . . . . . . 169\nFigure 62. Asynchronous multiplexed PSRAM/NOR write wave forms  . . . . . . . . . . . . . . . . . . . . . . . 171\nFigure 63. Synchronous multiplexed NOR/ PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 173\nFigure 64. Synchronous multiplexed PSRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175\nFigure 65. Synchronous non-multiplexed NOR/PSRAM read ti mings . . . . . . . . . . . . . . . . . . . . . . . . 177\nFigure 66. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178\nFigure 67. NAND controller waveforms for read access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179\nFigure 68. NAND controller waveforms for wr ite access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180\nFigure 69. NAND controller waveforms for common memory read access . . . . . . . . . . . . . . . . . . . . 180\nFigure 70. NAND controller waveforms for common memory write access. . . . . . . . . . . . . . . . . . . . 181\nFigure 71. SDRAM read access waveforms (C L = 1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182\nFigure 72. SDRAM write access waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 3\nFigure 73. Quad-SPI SDR timing diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\nFigure 74. Quad-SPI DDR timing diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186\nFigure 75. DCMI timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 187\nFigure 76. LCD-TFT horizontal timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 88\nFigure 77. LCD-TFT vertical timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  189\nFigure 78. SDIO high-speed mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189\nFigure 79. SD default mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190\nFigure 80. LQFP100 - Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 192\nFigure 81. LQFP100 - Recommended footprint.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193\nFigure 82. LQFP100 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194Figure 83. LQFP144 - Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 195\nFigure 84. LQFP144 - Recommended footprint.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197\nFigure 85. LQFP144 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197Figure 86. WLCSP168 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198\nFigure 87. UFBGA169 - Outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 200\nFigure 88. UFBGA169 - Recommended footprin t . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201\nFigure 89. UFBGA169 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202\nFigure 90. LQFP176 - Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 203\nFigure 91. LQFP176 - Recommended footprint.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205\nFigure 92. LQFP176 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206Figure 93. UFBGA(176+25) - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 207\nFigure 94. UFBGA(176+25) - Recommended fo otprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208\nFigure 95. LQFP208 - Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 209\nFigure 96. LQFP208 - Recommended footprint.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210\nDS11189 Rev 7 11/220STM32F469xx List of figures\n11Figure 97. LQFP208 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211\nFigure 98. TFBGA216 - Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 212\nFigure 99. TFBGA216 - Recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213\nFigure 100. TFBGA216 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214\nDescription STM32F469xx\n12/220 DS11189 Rev 71 Description\nThe STM32F469xx devices are based on the high-performance Arm®(a) Cortex®-M4 32-bit \nRISC core operating at a frequency of up to 180 MHz. The Cortex®-M4 core features a \nFloating point unit (FPU) single precision which supports all Arm® single-precision data-\nprocessing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.\nThe STM32F469xx devices incorporate high-speed embedded memories (Flash memory \nup to 2 Mbytes, up to 384 Kbytes of SRAM ), up to 4 Kbytes of backup SRAM, and an \nextensive range of enhanced I/ Os and peripherals connected to two APB buses, two AHB \nbuses and a 32-bit multi-AHB bus matrix.\nAll devices offer three 12-bit  ADCs, two DACs, a low-power RTC, twelve general-purpose \n16-bit timers including two PWM timers for mo tor control, two general-purpose 32-bit timers, \nand a true random number generator (RNG). They also feature standard and advanced \ncommunication interfaces:\n\uf0b7 Up to three I\n2Cs\n\uf0b7 Six SPIs, two I2Ss full duplex. To achieve audio class accuracy, the I2S peripherals can \nbe clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.\n\uf0b7 Four USARTs plus four UARTs\n\uf0b7 An USB OTG full-speed and a USB OTG high-s peed with full-speed capability (with the \nULPI)\n\uf0b7 Two CANs\n\uf0b7 One SAI serial audio interface\n\uf0b7 An SDMMC host interface\n\uf0b7 Ethernet and camera interface\n\uf0b7 LCD-TFT display controller\n\uf0b7 Chrom-ART Accelerator™\n\uf0b7 DSI Host.\nAdvanced peripherals include an SDMMC inte rface, a flexible memory control (FMC) \ninterface, a Quad-SPI Flash memory, and camera interface for CMOS sensors. Refer to Table 2  for the list of peripherals available on each part number.\nThe STM32F469xx devices operate in the –40 to +105 °C temperature range from a 1.7 to \n3.6 V power supply. A dedicated supply inpu t for USB (OTG_FS and OTG_HS) only in full \nspeed mode, is available on all packages.\nThe supply voltage can drop to 1.7 V (refer to Section 2.19.2 ). A comprehensive set of \npower-saving mode allows the design of low-power applications.\nThe STM32F469xx devices are offered in eight packages, ranging from 100 to 216 pins. \nThe set of included peripherals changes with the device chosen, according to Table 2 .\na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDS11189 Rev 7 13/220STM32F469xx Description\n47These features make the STM32F469xx micr ocontrollers suitable for a wide range of \napplications:\n\uf0b7 Motor drive and application control\n\uf0b7 Medical equipment\n\uf0b7 Industrial applications: PLC,  inverters, circuit breakers\n\uf0b7 Printers, and scanners\n\uf0b7 Alarm systems, video intercom, and HVAC\n\uf0b7 Home audio appliances\nFigure 5  shows the general block diagram of the device family.\n         Table 2. STM32F469xx features and peripheral counts\nPeripherals\nSTM32F469Vx\nSTM32F469Zx\nSTM32F469Ax\nSTM32F469Ix\nSTM32F469Bx\nSTM32F469Nx\nFlash memory in Kbytes512\n1024\n2048512\n1024\n2048512\n1024\n2048512\n1024\n2048512\n1024\n2048512\n1024\n2048\nSRAM in \nKbytesSystem 384 (160+32+128+64)\nBackup 4\nFMC memory controller Yes\nQuad-SPI YesEthernet No Yes\nTimersGeneral-\npurpose10\nAdvanced-\ncontrol2\nBasic 2\nRandom number generator Yes\nCommunication \ninterfacesSPI / I\n2S 4/2(full duplex)(1)6/2(full duplex)(1)\nI2C3\nUSART/UART 4/3 4/4\nUSB OTG FS Yes\nUSB OTG HS YesCAN 2\nSAI 1\nSDIO Yes\nCamera interface Yes\nMIPI-DSI Host Yes\nDescription STM32F469xx\n14/220 DS11189 Rev 7For information on the device errata with respect to the datasheet and reference manual \nrefer to the errata sheet (ES0321), available from the STMicroelectronics website www.st.com .LCD-TFT Yes\nChrom-ART Accelerator™ \n(DMA2D) Yes\nGPIOs 71 106 114 131 161 161\n12-bit ADC\nNumber of channels3\n14 20 24 16 24 24\n12-bit DAC\nNumber of channelsYes\n2\nMaximum CPU frequency 180 MHz\nOperating voltage 1.7 to 3.6V(2)\nOperating temperaturesAmbient operating temperature: −40 to 85 °C / −40 to 105 °C\nJunction temperature: −40 to 105 °C / −40 to 125 °C\nPackage LQFP100 LQPF144UFBGA169\nWLCSP168LQFP176 \nUFBGA176LQFP208 TFBGA216\n1. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.\n2. VDD/VDDA minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 2.19.2 ).Table 2. STM32F469xx features and peripheral counts (continued)\nPeripherals\nSTM32F469Vx\nSTM32F469Zx\nSTM32F469Ax\nSTM32F469Ix\nSTM32F469Bx\nSTM32F469Nx\nDS11189 Rev 7 15/220STM32F469xx Description\n471.1 Compatibility thro ughout the family\nSTM32F469xx devices are not compat ible with other STM32F4xx devices.\nFigure 1  and Figure 2  show incompatible board designs, respectively, for LQFP176 and \nLQFP208 packages (highlighted pins).\nThe UFBGA176 and TFBGA216 ballouts are compatible with other STM32F4xx devices, \nonly few IO port pins are substituted, as shown in Figure 3  and Figure 4 .\nThe LQFP100, LQFP144 and UFBGA169 pa ckages are incompatible with other \nSTM32F4xx devices.\nDescription STM32F469xx\n16/220 DS11189 Rev 71.1.1 LQFP176 package\nFigure 1. Incompatible board design for LQFP176 package\n1. Pins from 85 to 133 are not compatible.MS38294V2VSS\nPI3PI1\n135 134 133\n132 PI0\n131 VDD\n130 VSS\n129 VCAP2\n128 PA13\n127 PA12\n126 PA11\n125 PA10\n124 PA9\n123 PA8\n122 PC9\n121 PC8\n120 PC7\n119 PC6\nVDDUSB\n117 VSS\n116 PG8\n115 PG7\n114 PG6\n113 PG5\n112 PG4\n111 PG3\n110 PG2\n109 VSSDSI\n108 DSIHOST_D1N\n107 DSIHOST_D1P\n106 VDD12DSI\n105 DSIHOST_CKN\n104 DSIHOST_CKP\n103 VSSDSI\n102 DSIHOST_D0N\n101 DSIHOST_D0P\n100 VCAPDSI\n99 VDDSI\n98 PD15\n97 PD14\n96 VDD\n95 VSS\n94 PD13\n93 PD12\n92 PD11\n91 PD10\n90 PD9\n89 PD8\n84 85 86 87 88STM32F469xx/479xx\nLQFP176 PH7\nPB12\nPB13\nPB14\nPB15118\nVSS\nPI3\nPI2\n135 134 133\n132 PI1\n131 PI0\n130 PH15\n129 PH14\n128 PH13\n127 VDD\n126 VSS\n125 VCAP2\n124 PA13\n123 PA12\n122 PA11\n121 PA10\n120 PA9\n119 PA8\n118 PC9\n117 PC8\n116 PC7\n115 PC6\n114 VDD\n113 VSS\n112 PG8\n111 PG7\n110 PG6\n109 PG5\n108 PG4\n107 PG3\n106 PG2\n105 PD15\n104 PD14\n103 VDD\n102 VSS\n101 PD13\n100 PD12\n99 PD11\n98 PD10\n97 PD9\n96 PD8\n95 PB15\n94 PB14\n93 PB13\n92 PB12\n91 VDD\n90 VSS\n89 PH12\n84858687 88PH8\nPH9\nPH10\nPH11STM32F4xx\nLQFP176 PH7\nDS11189 Rev 7 17/220STM32F469xx Description\n471.1.2 LQFP208 package\nFigure 2. Incompatible board design for LQFP208 package\n1. Pins from 118 to 128 and pin 137 are not compatibleMS38295V1138 PC6 PC6\n137 VDDUSB VDD\n136 VSS VSS\n135 PG8 PG8\n134 PG7 PG7\n133 PG6 PG6\n132 PG5 PG5\n131 PG4 PG4\n130 PG3 PG3\n129 PG2 PG2\n128 VSSDSI PK2\n127 DSIHOST_D1N PK1\n126 DSIHOST_D1P PK0\n125 VDD12DSI VSS\n124 DSIHOST_CKN VDD\n123 DSIHOST_CKP PJ11\n122 VSSDSI PJ10\n121 DSIHOST_D0N PJ9\n120 DSIHOST_D0P PJ8\n119 VCAPDSI PJ7\n118 VDDDSI PJ6\n117 PD15 PD15\n116 PD14 PD14STM32F42x/STM32F43x\nLQFP208STM32F469xx/479xx\nLQFP208138\n137\n136\n135\n134\n133\n132\n131\n130\n129\n128\n127\n126\n125\n124\n123\n122\n121\n120\n119\n118\n117\n116\nDescription STM32F469xx\n18/220 DS11189 Rev 71.1.3 UFBGA176 package\nFigure 3. UFBGA176 port-to-terminal assignment differences\n1. The highlighted pins are substi tuted with dedicated DSI IO pi ns on STM32F469xx/479xx devices.DSI\nHOST_\nD0PDSI\nHOST_\nD0NDSI\nHOST_\nCKNDSI\nHOST_\nCKPVCAP\nDSIVDD\nDSIVDD_\nUSBVSS\nDSIDSI\nHOST_\nD1PDSI\nHOST_\nD1NVDD12\nDSINC\nMS39403V11 2 3 9 10 11 12 13 14 15\nAP E 3 P E 2 PE1 PE0 PB8 PB5 PG14 PG13 PB4 PB3 PD7 PC12 PA15 PA14 PA13\nBP E 4 P E 5PE6 PB9 PB7 PB6 PG15 PG12 PG11 PG10 PD6 PD0 PC11 PC10 PA12\nCVBAT PI7 PI6 PI5PDR\n_ONVDDPG9 PD5 PD1 PI3 PA11\nD PC13 PI8 PI9 PI4 BOOT0 VSS VSS VSS PD4 PD3 PD2 PI1 PA10\nE PC14 PF0 PI10 PI11PI0 P A9\nFP C 1 5 VSS VDD PH2 VSS VCAP2 PC9 P A8\nGPH0VSS VDD PH3VSS VDD PC8 PC7\nH PH1 PF2 PF1 PH4 PG8 PC6\nJ NR ST PF3 PH5 PG7 PG6\nKPF7PF6PF4\nVDD VSS PG5 PG4 PG3\nLPF10BYPASS\n_REGPD15 PG2\nMV S S A P C 0PF8\nPC1 PC2 PC3 PB2 PG1VCAP\n_1PH6 PD14 PD13\nNV R E F -PA0 PA4 PC4 PF13 PG0 VDD VDD VDD PE13 PH7 PD12 PD11 PD10\nPPA2 PA6 PA5 PC5 PF12 PF15 PE8 PE9 PE11 PE14 PB12 PB13 PD9 PD8\nRPA3 PB1 PF11 PE7 PE12 PE15 PB10 PB11 PB14 PB15VSS45 6 7 8\nPA1VDDVDD VDD VDD\nVREF+\nVDDA PA7 PB0 PF14 PF10VSS VSS VSS VSSVSS VSS VSS VSS VSSVSS VSS VSS VSS VSSVSS VSS VSS VSS VSS\nVSS VSS VSS VSS VSS\nVSS VSSPF9PF5\nPD1 PI3 PI2\nPD2 PI1\nPH13 PI0\nVSS VCAP2 PC9\nVSS VDD PC8\nVSS VDD PG8\nPG7\nPG5 PG4\nPD15\nPD14PH15\nPH14\nVDD\nPH12\nPH11\nPH8 PH9PH10VDDPD1 PI3 NC\nPD2 PI1\nDSI\nHOST_\nD1PPI0\nVSS VCAP2 PC9\nVSS VDD PC8\nVSS\nDSIVDD_\nUSBPG8\nPG7\nPG5 PG4\nPD15\nPD14VDD12\nDSI\nDSI\nHOST_\nD1N\nVDD\nDSI\nVCAP\nDSI\nDSI\nHOST_\nCKP\nDSI\nHOST_\nD0PDSI\nHOST_\nD0NDSI\nHOST_\nCKNVDDSTM32F42xx/3xx\nSTM32F40xx/41xxSTM32F469xx\nSTM32F479xx\nDS11189 Rev 7 19/220STM32F469xx Description\n471.1.4 TFBGA216 package\nFigure 4. TFBGA216 port-to-te rminal assignment differences\n1. The highlighted pins are substi tuted with dedicated DSI IO pi ns on STM32F469xx/479xx devices.MSv39404V1123 4 5678 9 1 01 1 1 2 1 31 4 1 5\nA PG14 PE1 PE0 PB8 PB5 PB4 PB3 PD7 PC12 PA15 PA14 PA13\nBPE5 PE6 PG13 PB9 PB7 PB6 PG15 PG11 PJ13 PJ12 PD6 PD0 PC11 PC10 PA12\nC VBAT PI8 PI4 PK7 PK6 PK5 PG12 PG10 PJ14 PD5 PD1 PI3 PI2 PA11\nD PC13 PF0 PI5 PI7 PI10 PI6 PK4 PK3 PG9 PJ15 PD4 PD2 PH15 PI1 PA10\nEPC14 PF1 PI12 PI9 BOOT0 VDD VDD VDD VDD VCAP2 PH13 PH14 PI0 PA9\nF PC15 VSS PI11 VDD PC9 PA8\nG PH0 PF2 PI13 PI15 VDD PC8 PC7\nH PH1  PI14 PH4 VSS PG8 PC6\nJ NRST PF4  PH5 PH3 VSS VDD PG7 PG6\nK PF7 PF6 PF5  PH2 VDD VSS VSS VSS VSS VSS VDD PD15 PB13 PD10\nLPF10 PC3BYPASS\n-REGPB12 PD9 PD8\nM VSSA PG1 PD12 PD13 PG3 PG2 PJ5 PH12\nN VREF- PA1 PA0 PA4 PC4 PF13 PG0 PJ3 PE8 PD11 PG5 PG4 PH7 PH9 PH11\nVREF+ PA2 PA6 PA5 PC5 PF14 PJ2 PF11 PE9 PE11 PE14 PB10 PH6 PH8 PH10\nPA3 PA7 PB1 PB0 PJ0 PJ1 PE7 PE10 PE12 PE15 PE13 PB11 PB14  PB15  PF3\nP\nRVDDAPDR\nONPE4 PE3 PE2\nVDDVDD\nVSSVSSVSSVSS VSS VSS VSS VSS\nVSSVDD\nPJ4 PF15VDD VDD VDD VCAP1 PD14VDD\nPF8 PF9\nPC0 PC1 PC2 PB2 PF12VDD VSSPD3\nSTM32F42xx/3xx\nSTM32F40xx/41xxSTM32F469xx\nSTM32F479xx\nVDD\nVDD PD15VDD\nVDD\nVDD PD15VDD\nVDD\nDSIDSI\nHOST_\nCKPVDDD\nUSBVSS\nDSIVDD12\nDSI\nDSI\nHOST_\nCKN\nDSI\nHOST_\nD0P\nVCAP\nDSIDSI\nHOST_\nD0NDSI\nHOST_\nD1PDSI\nHOST_ \nD1N\nPJ8VDD PJ11 PK0\nPJ10\nPJ7\nPJ6PJ9PK1 PL2\nVDD\nDescription STM32F469xx\n20/220 DS11189 Rev 7Figure 5. STM32F469xx block diagram \n1. The timers connected to APB2 are clocked from TI MxCLK up to 180 MHz, while the timers connected to \nAPB1 are clocked from TIMxCLK either up to 90 MHz or 180 MHz depending on TIMPRE bit configuration \nin the RCC_DCKCFGR register. Quad-SPI\nMS38288V1\nUSART 2MBpsGPIO PORT A\nAHB/APB2USART 2MBpsEXT IT. WKUP 168 AFPA[15:0]\nUSART 2MBpsGPIO PORT BPB[15:0]\nUSART 2MBpsTIMER 1 / PWM4 compl. chan. (TIM1_CH1[1:4]N),\n4 chan. (TIM8_CH1[1:4]ETR), \nBKIN as AF  \nUSART 2MBpsTIMER 8 / PWMUSART 2MBpsGPIO PORT CPC[15:0]\nUSART 2MBps USART 1RX, TX, SCK,\nCTS, RTS as AFUSART 2MBpsGPIO PORT DPD[15:0]\nUSART 2MBpsGPIO PORT EPE[15:0]\nUSART 2MBpsGPIO PORT FPF[15:0]\nUSART 2MBpsGPIO PORT GPG[15:0]\nUSART 2MBps SPI1/I2S\nAPB 2 60M H z\n8 analog inputs common\nto the 3 ADCs\n8 analog inputs common\nto the ADC1 & 2VDDREF_ADC\n8 analog inputs to ADC34 Channels, ETR as AF TIM2\nTIM3\nTIM4\n4 Channels TIM5\nRX, TX, SCK,    USART2\nRX, TX, SCKUSART3\nRX, TX as AF UART4\nRX, TX as AF UART5\nMOSI, MISO, SCK\n  NSS/WS, MCK as AFSPI2/I2S\nMOSI, MISO, SCKSPI3/I2SNSS/WS, MCK as AF\nSCL, SDA, SMBA as AFI2C1/SMBUS\nSCL, SDA, SMBA as AFI2C2/SMBUS\nTX, RX bxCAN1\nTX, RX bxCAN2\nDAC1 as AFDAC1\nDAC2 as AFDAC2ITFTIMER6\nTIMER7WWDG4KB BKPRAMRTC_TAMP1\nRTC_TAMP2\nRTC_OUTRTC_REFINRTC_TSOSC32_IN\nOSC32_OUTOSCIN\nOSCOUTVDDA, VSSA,\nNRST\nUSART 2MBps USART 6RX, TX, SCK,\nCTS, RTS as AFsmcard\nirDA\nsmcard\nirDA\nsmcard\nirDA\nsmcard\nirDA16b\n16b32b\n16b\n16b\n32b\n16b\n16bCTS, RTS as AF\nCTS, RTS as AFSDIO / MMCD[7:0]\nCMD, CK as AFVBAT = 1.8 to 3.6 V\nDMA1\nAHB/APB1DMA2\nSCL, SDA, SMBA as AFI2C3/SMBUSUSART 2MBpsGPIO PORT H PH[15:0]JTAG & SW\nARM\nCortex M4\n180MHz    I-BUS\nS-BUSD-BUSNVIC ETMMPUFPUJTRST, JTDI,\nJTCK/SWCLK\nJTDO/SWD, JTDO    \nTRACECK\nTRACED(3:0)\nUSB DMA/\nFIFO OTG HSD+, D-\nVDDUSB = 3.0 to 3.6 V\nULPI : CLK, D(7:0),\nDIR, STP, NXT\nSCL/SDA, INT, ID, VBUS    GP-DMA28 Streams\nFIFO\nGP-DMA18 Streams\nFIFOFlash 1MB    ACCEL/\nCACHE\nSRAM1 160KB\nSRAM2 32KBEXT MEM CTRL (FMC)\nSRAM, PSRAM, NOR Flash\nNAND Flash, SDRAM   CLK, NE[3:0], A[23:0], D[31:0],\nNOE, NWEN, NBL[3:0], SDCLKE[1:0], SDNE[1:0],NRAS, NCAS, NADV,NWAIT, INTR\nCAMERAHSYNC, VSYNC\nPIXCK, D(13:0)\nITF\nUSB\nPHYOTG FSD+, D-,\nVDDUSB = 3.0 to 3.6 V,SCL, SDA, INT, ID, VBUSFIFOPHY\nFIFO\nUSART 2MBpsTEMP SENSOR\nADC1\nADC2\nADC 3IFIF@VDDA\n@VDDA\nPOR/PDR/SUPPLY    \nSUPERVISION\nPVDReset\nIntPOR\nXTAL OSC    \n4-26MHz\nXTAL 32kHzMANAGT\nRTCRC HS\nRC LS\nStandbyinterfaceIWDG\n@VBAT@VDDA\nAWURESET&\nCLOCK\nCTRL    PLL1,2,3\n@VDDA @VDD\nBackup RegisterAHB2    180MHz\nLS LS\n2 Channels  as AF TIM12\n1 Channels as AF TIM13\n1 CH as AF TIM1416b\n16b\n16b\nUSART 2MBpsTIMER 92 channels as AF\nUSART 2MBpsTIMER101 channel as AF16b\n16b\nUSART 2MBpsTIMER11 1 channel as AF16bBOR\nFIFOUART7\nUART8\nUSART 2MBps SPI 4\nSD, SCK, FS\nMCLK as AFCRC\nUSART 2MBps SAI    1\nDig. FilterFIF OCLK,\nBK1_NCS, BK2_NCS, D[7:0]\nUSART 2MBps SPI6\nFIFOFlash 1MB    \nSRAM3 128KBRNG\nAHB2 180 MHz\n4 Channels, ETR as AF\n4 Channels, ETR as AFUSART 2MBpsGPIO PORT I PI[15:0]\nUSART 2MBpsGPIO PORT J PJ[15:0]\nUSART 2MBpsGPIO PORT KPK[7:0]AHB1 180MHz    \nHCLKxPCLKx\nUSART 2MBps SPI5MOSI, MISO, SCK, \nNSS as AF\nMOSI, MISO, SCK, \nNSS as AFMOSI, MISO, SCK, \nNSS as AFMOSI, MISO, SCK, \nNSS as AFCCM data RAM 64 KB\nLCD-TFT FIFO\nDMA-2D FIFO\nDSI HostDSI PHIDSIHOST_D0 P/NDSIHOST_D1 P/N\nDSIHOST_CK P/N\nVDD12DSI, VDDSI, VSSDSI\nVCAPDSI\nDSIHOST_TE\n4 compl. chan. (TIM1_CH1[1:4]N),\n4 chan. (TIM8_CH1[1:4]ETR), \nBKIN as AF  \nRX, TX as AF\nRX, TX as AFAHB BUS  MATRIX\nAPB1 45 MHzAPB2 90 MHz\nDS11189 Rev 7 21/220STM32F469xx Functional overview\n472 Functional overview\n2.1 Arm® Cortex®-M4 with FPU and embe dded Flash and SRAM\nThe Arm® Cortex®-M4 with FPU processor is the latest generation of Arm® processors for \nembedded systems, developed to provide a low-co st platform that meets the needs of MCU \nimplementation, with a reduced pin count a nd low-power consumption, while delivering \noutstanding computational performance and an advanced response to interrupts.\nThe Arm® Cortex®-M4 with FPU core is a 32-bit RISC processor that features exceptional \ncode-efficiency, delivering the high-performance expected from an Arm® core in the \nmemory size usually associated with 8- and 16-bit devices.\nThe processor supports a set of DSP instructions that allow efficient signal processing and \ncomplex algorithm execution. Its single prec ision FPU (floating point unit) speeds up \nsoftware development by using metalanguage development tools, while avoiding saturation.\nThe STM32F46x line is co mpatible with all Arm® tools and software.\nFigure 5  shows the general block diagram of the STM32F46x line.\nNote: Cortex®-M4 with FPU core is binary compatible with the Cortex®-M3 core.\n2.2 Adaptive real-time memory accelerator (ART Accelerator™)\nThe ART Accelerator™ is a memory accelerator optimized for STM32 industry-standard \nArm® Cortex®-M4 with FPU processors. It balances the inherent performance advantage of \nthe Arm® Cortex®-M4 with FPU over Flash memory technologies, which normally require \nthe processor to wait for the Flash memory at higher frequencies.\nTo release the processor full 225 DMIPS performance at this frequency, the accelerator \nimplements an instruction prefetch queue and branch cache, which increases program \nexecution speed from the 128-bit Flash memory. Based on CoreMark® benchmark, the \nperformance achieved thanks to the ART Accele rator is equivalent to 0 wait state program \nexecution from Flash memory at a CPU frequency up to 180 MHz.\n2.3 Memory protection unit\nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the me mory or resources used by any other active \ntask. This memory area is organized into up to  8 protected areas that can in turn be divided \nup into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 Gbytes of addressable memory.\nThe MPU is especially helpful for applications where some critical or certified code has to be \nprotected against the misbehavior of other task s. It is usually managed by an RTOS (real-\ntime operating system). If a prog ram accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and take action . In an RTOS environment, the kernel can \ndynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypasse d for applications that do not need it.\nFunctional overview STM32F469xx\n22/220 DS11189 Rev 72.4 Embedded Flash memory\nThe devices embed a Flash memory of up to 2 Mbytes available for storing programs and \ndata.\n2.5 CRC (cyclic redundancy  check) calculation unit\nThe CRC (cyclic redundancy check) calculation unit  is used to get a CRC code from a 32-bit \ndata word and a fixed generator polynomial.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The C RC calculation unit help s compute a software \nsignature during runtime, to be compared wit h a reference signature generated at link-time \nand stored at a given memory location.\n2.6 Embedded SRAM\nAll devices embed:\n\uf0b7 Up to 384Kbytes of system SRAM includin g 64 Kbytes of CCM (core coupled memory) \ndata RAM\nRAM is accessed (read/write) at CPU clock speed with 0 wait states.\n\uf0b7 4 Kbytes of backup SRAM \nThis area is accessible only from the CP U. Its content is protected against possible \nunwanted write accesses, and is retained in Standby or V BAT mode.\n2.7 Multi-AHB bus matrix\nThe 32-bit multi-AHB bu s matrix interconnect s all the masters (CPU, DMAs, Ethernet, USB \nHS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, QUADSPI, AHB \nand APB peripherals) and ensures  a seamless and efficient operation even when several \nhigh-speed peripherals work simultaneously.\nDS11189 Rev 7 23/220STM32F469xx Functional overview\n47Figure 6. STM32F469xx Multi-AHB matrix\n2.8 DMA controller (DMA)\nThe devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 \nstreams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They featur e dedicated FIFOs for APB/AHB peripherals, \nsupport burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).\nThe two DMA controllers support circular buffe r management, so that no specific code is \nneeded when the controller reaches the end of  the buffer. The two DMA controllers also \nhave a double buffering feature, which autom ates the use and switching of two memory \nbuffers without requiring any special code.\nEach stream is connected to dedicated har dware DMA requests, with support for software \ntrigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.ARM\nCortex-M4GP\nDMA1GP\nDMA2MAC\nEthernetUSB OTG\nHS\nBus matrix-SICODE\nDCODE\nACCELFlash\nmemory\nSRAM1  \n160 Kbyte\nSRAM2\n32 Kbyte\nAHB2\nperipherals\nAHB1\nperipherals\nFMC external\nMemCtlI-bus\nD-bus\nS-bus\nDMA_PI\nDMA_MEM1\nDMA_MEM2\nDMA_P2\nETHERNET_M\nUSB_HS_M\nMS33862V1CCM data RAM  64-Kbyte\nAPB1\nAPB2SRAM3  \n128 KbyteLCD-TFTChrom ART \nAccelerator(DMA2D)LCD-TFT_M\nDMA2D\nQuadSPI\nFunctional overview STM32F469xx\n24/220 DS11189 Rev 7The DMA can be used with the main peripherals: \n\uf0b7 SPI and I2S\n\uf0b7 I2C\n\uf0b7 USART\n\uf0b7 General-purpose, basic and advanced-control timers TIMx\n\uf0b7 DAC\n\uf0b7 SDIO\n\uf0b7 Camera interface (DCMI)\n\uf0b7 ADC\n\uf0b7 SAI1\n\uf0b7 QUADSPI.\n2.9 Flexible memory  controller (FMC)\nThe Flexible memory controller (FMC) includes three memory controllers:\n\uf0b7 The NOR/PSRAM memory controller\n\uf0b7 The NAND/memory controller\n\uf0b7 The Synchronous DRAM (SDRAM/M obile LPSDR SDRAM) controller\nThe main features of the FMC controller are the following:\n\uf0b7 Interface with static-memory mapped devices including:\n– Static random access memory (SRAM)– NOR Flash memory/OneNAND Flash memory– PSRAM– NAND Flash memory with E CC hardware to check up to 8 Kbytes of data\n\uf0b7 Interface with synchronous DRAM (SDR AM/Mobile LPSDR SDRAM) memories\n\uf0b7 8-,16-,32-bit data bus width\n\uf0b7 Independent Chip Select control for each memory bank\n\uf0b7 Independent configuration for each memory bank\n\uf0b7 Write FIFO\n\uf0b7 Read FIFO for SDRAM controller\n\uf0b7 The Maximum FMC_CLK/FMC_SDCLK frequen cy for synchronous accesses is \nHCLK/2.\nLCD parallel interface\nThe FMC can be configured to interface seam lessly with most grap hic LCD controllers. It\nsupports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to\nspecific LCD interfaces. This LCD parallel in terface capability makes it  easy to build cost \neffective graphic applications using LCD modules with embedded controllers or high\nperformance solutions using external controllers with dedicated acceleration.\nDS11189 Rev 7 25/220STM32F469xx Functional overview\n472.10 Quad-SPI memory interface (QUADSPI)\nAll STM32F469xx devices embed a Quad-SPI memory interface, which is a specialized \ncommunication interface targeting Single, Dual , Quad or Dual-flash SPI memories. It can \nwork in direct mode through registers, external flash stat us register polling mode and \nmemory mapped mode. Up to 256 Mbytes external Flash memory are mapped, supporting 8, 16 and 32-bit access. Code execution is supported.\nThe opcode and the frame format are fully pr ogrammable. Communication can be either in \nSingle Data Rate or Dual Data Rate.\n2.11 LCD-TFT controller\nThe LCD-TFT display controller provides a 24-b it parallel digital RGB (Red, Green, Blue) \nand delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:\n\uf0b7 2 displays layers with dedicated FIFO (64x32-bit)\n\uf0b7 Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer\n\uf0b7 Up to 8 Input color formats selectable per layer\n\uf0b7 Flexible blending between two layers using alpha value (per pixel or constant)\n\uf0b7 Flexible programmable parameters for each layer \n\uf0b7 Color keying (transparency color)\n\uf0b7 Up to 4 programmable interrupt events.\n2.12 DSI Host (DSIHOST)\nThe DSI Host is a dedicated per ipheral for inte rfacing with MIPI\uf0e2 DSI compliant displays. It \nincludes a dedicated video interface interna lly connected to the LTDC and a generic APB \ninterface that can be used to transmit information to the display.\nThese interfaces are as follows:\n\uf0b7 LTDC interface: \n– Used to transmit information in Video Mode, in which the transfers from the host \nprocessor to the peripheral take the fo rm of a real-time pixel stream (DPI).\n– Through a customized for mode, this interf ace can be used to transmit information \nin full bandwidth in the Ad apted Command Mode (DBI).\n\uf0b7 APB slave interface: \n– Allows the transmission of generic information in Command mode, and follows a \nproprietary register interface. \n– Can operate concurrently with either LT DC interface in either Video Mode or \nAdapted Command Mode.\n\uf0b7 Video mode pattern generator:\n– Allows the transmission of horizontal/ver tical color bar and D-PHY BER testing \npattern without any kind of stimuli.\nFunctional overview STM32F469xx\n26/220 DS11189 Rev 7The DSI Host main features:\n\uf0b7 Compliant with MIPI\uf0e2 Alliance standards \n\uf0b7 Interface with MIPI\uf0e2 D-PHY\n\uf0b7 Supports all commands defined in the MIPI\uf0e2 Alliance specification for DCS:\n– Transmission of all Co mmand mode packets th rough the APB interface\n– Transmission of commands in low-power and high-speed during Video Mode\n\uf0b7 Supports up to two D-PHY data lanes\n\uf0b7 Bidirectional communication and escape mode support through data lane 0\n\uf0b7 Supports non-continuous clock in D-PH Y clock lane for additional power saving\n\uf0b7 Supports Ultra Low-Power mode with PLL disabled\n\uf0b7 ECC and Checksum capabilities\n\uf0b7 Support for End of Transmission Packet (EoTp)\n\uf0b7 Fault recovery schemes\n\uf0b7 3D transmission support\n\uf0b7 Configurable selection of system interfaces:\n– AMBA APB for control and optional su pport for Generic and DCS commands\n– Video Mode interface through LTDC– Adapted Command Mode interface through LTDC\n\uf0b7 Independently programmable Virtual Channel ID in \n– Video Mode– Adapted Command Mode– APB Slave\nVideo Mode interfaces features\n\uf0b7 LTDC interface color coding mappings into 24-bit interface:\n– 16-bit RGB, configurations 1, 2, and 3– 18-bit RGB, configurations 1 and 2– 24-bit RGB\n\uf0b7 Programmable polarity of all LTDC interface signals\n\uf0b7 Maximum resolution is limited by available DSI physical link bandwidth:\n– Number of lanes: 2 – Maximum speed per lane: 500 Mbps\nAdapted interface features\n\uf0b7 Support for sending large amounts of data through the memory_write_start  (WMS) and \nmemory_write_continue  (WMC) DCS commands\n\uf0b7 LTDC interface color coding mappings into 24-bit interface:\n– 16-bit RGB, configurations 1, 2, and 3– 18-bit RGB, configurations 1 and 2– 24-bit RGB\nDS11189 Rev 7 27/220STM32F469xx Functional overview\n47Video mode pattern generator\n\uf0b7 Vertical and horizontal color bar generation without LTDC stimuli\n\uf0b7 BER pattern without LTDC stimuli\n2.13 Chrom-ART Accelerator™ (DMA2D)\nThe Chrom-Art Accelerator™ (DMA2D) is a graphic accelerator which offers advanced bit \nblitting, row data copy and pixel format conversion. It supports the following functions:\n\uf0b7 Rectangle filling wit h a fixed color\n\uf0b7 Rectangle copy\n\uf0b7 Rectangle copy with pixel format conversion\n\uf0b7 Rectangle composition with blending and pixel format conversion.\nVarious image format coding are supported, from indirect 4bpp color mode up to 32bpp \ndirect color. It embeds dedicated memory to store color lookup tables.\nAn interrupt can be generated when an operation is complete or at a programmed \nwatermark.\nAll the operations are fully automatized and are running independently from the CPU or the \nDMAs. \n2.14 Nested vectored inter rupt controller (NVIC)\nThe devices embed a nested vectored interrupt controller able to manage 16 priority levels, \nand handle up to 93 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-\nM4 with FPU core.\n\uf0b7 Closely coupled NVIC gives low-latency interrupt processing\n\uf0b7 Interrupt entry vector table address passed directly to the core\n\uf0b7 Allows early processing of interrupts\n\uf0b7 Processing of late arriving, higher-priority interrupts\n\uf0b7 Support tail chaining\n\uf0b7 Processor state automatically saved on interrupt entry, and restored on interrupt exit, \nwith no instruction overhead\nThis hardware block provides flexible interrupt management features with minimum interrupt \nlatency.\n2.15 External interrupt/ event controller (EXTI)\nThe external interrupt/event controller consists of 23 edge-detector lines used to generate \ninterrupt/event requests. Each line can be ind ependently configured to select the trigger \nevent (rising edge, falling edge, both) and can be masked inde pendently. A pending register \nmaintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the In ternal APB2 clock period. Up to 159 GPIOs can be connected \nto the 16 external interrupt lines.\nFunctional overview STM32F469xx\n28/220 DS11189 Rev 72.16 Clocks and startup\nOn reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The \n16 MHz internal RC oscillator is factory-tr immed to offer 1% accuracy over the full \ntemperature range. The ap plication can then select as syst em clock either the RC oscillator \nor an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches  back to the internal  RC oscillator and a \nsoftware interrupt is generated (if enabled). This clock source is input to a PLL thus allowing \nto increase the frequency up to 180 MHz. Simila rly, full interrupt ma nagement of the PLL \nclock entry is available when necessary (for ex ample if an indirectly us ed external oscillator \nfails).\nSeveral prescalers allow the configuration of the two AHB buses, the high-speed APB \n(APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 180 MHz while th e maximum frequency of the high-speed APB domains is \n90 MHz. The maximum allowe d frequency of the low-speed APB domain is 45 MHz.\nThe devices embed a dedicated PLL (PLLI2S) and PLLSAI which allows to achieve audio \nclass performance. In this case, the I\n2S master clock can generate all standard sampling \nfrequencies from 8 kHz to 192 kHz.\n2.17 Boot modes\nAt startup, boot pins are used to se lect one out of three boot options:\n\uf0b7 Boot from user Flash\n\uf0b7 Boot from system memory\n\uf0b7 Boot from embedded SRAM\nThe boot loader is located in system memory. It is used to reprogram the Flash memory \nthrough a serial interface. Refer to application note AN2606 for details. \n2.18 Power supply schemes\n\uf0b7 VDD = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when \nenabled), provided externally through VDD pins. \n\uf0b7 VSSA, VDDA = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset \nblocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.\nNote: VDD/VDDA minimum value of 1.7 V is obtained when the internal reset is OFF (refer to \nSection 2.19.2 ). Refer to Table 3  to identify the packages supporting this option.\n\uf0b7 VBAT = 1.65 to 3.6 V: power supply for RTC,  external clock 32  kHz oscillator and \nbackup registers (through power switch) when VDD is not present.\n\uf0b7 VDDUSB  can be connected either to VDD or an external independent power supply (3.0 \nto 3.6 V) for USB transceivers. For example, when device is powered at 1.8V, an independent power supply 3.3 V can \nbe connected to V\nDDUSB . When the VDDUSB  is connected to a separated power supply, \nit is independent from VDD or VDDA but it must be the last supply to be provided and the \nfirst to disappear.\nDS11189 Rev 7 29/220STM32F469xx Functional overview\n47The following conditions must be respected:\n– During power-on phase (VDD < VDD_MIN ), VDDUSB  should be always lower than \nVDD\n– During power-down phase (VDD < VDD_MIN ), VDDUSB  should be a lways lower than \nVDD\n–VDDUSB  rising and falling time rate sp ecifications must  be respected.\n– In operating mode phase, VDDUSB  could be lower or higher than VDD:\n– If USB (USB OTG_HS/OTG_FS) is used, the associated GPIOs powered by \nVDDUSB  are operating between VDDUSB_MIN and VDDUSB_MAX .The VDDUSB  \nsupplies both USB transceivers (USB OTG_HS and USB OTG_FS).\n– If only one USB transceiver is used in  the application, the GPIOs associated to \nthe other USB transceiver are still supplied by VDDUSB .\n– If USB (USB OTG_HS/OTG_FS) is not used, the associated GPIOs powered \nby VDDUSB  are operating between VDD_MIN  and VDD_MAX .\n– If USB (USB OTG_HS/OTG_FS) is not used and the associated GPIOs \npowered by VDDUSB  are not used, then VDDUSB  should be tied to VSS or VDD \n(VDDUSB  must not be floating).\nFigure 7. VDDUSB  connected to an external independent power supply\nThe DSI (Display Serial Interface) sub-system  uses several power supply pins that are \nindependent from the other supply pins:\n\uf0b7 VDDDSI is an independent DSI power supply  dedicated for DSI Regulator and MIPI \nD-PHY. This supply must be connected to global VDD.\n\uf0b7 VCAPDSI pin is the output of DSI Regula tor (1.2 V), which must be connected \nexternally to VDD12DSI.\n\uf0b7 VDD12DSI pin is used to supply the MIPI D-PHY, and to supply clock and data lanes \npins. An external capacitor of 2.2 µF  must be connected on VDD12DSI pin.\n\uf0b7 VSSDSI pin is an isolated supply ground used for DSI sub-system.\n\uf0b7 If DSI functionality is not used at all, then:\n– VDDDSI pin must be connected to global VDD.MS37590V1VDDUSB_MIN\nVDD_MIN\ntimeVDDUSB_MAX\nUSB functional area\nVDD=VDDAUSB non\nfunctional\nareaVDDUSB\nPower-on Power-down Operating modeUSB non\nfunctional\narea\nFunctional overview STM32F469xx\n30/220 DS11189 Rev 7– VCAPDSI pin must be connected extern ally to VDD12DSI but the external \ncapacitor is no more needed.\n– VSSDSI pin must be grounded.\n2.19 Power supply supervisor\n2.19.1 Internal reset ON\nOn packages embedding the PDR_ON pin, the power supply supervisor is enabled by \nholding PDR_ON high. On other packages the power supply supervisor is always enabled.\nThe device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry \ncoupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and \nensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through \noption bytes. The device remains in reset mode when V\nDD is below a specified threshold, \nVPOR/PDR  or VBOR, without the need for an external reset circuit.\nThe device also features an embedded progra mmable voltage detector (PVD) that monitors \nthe VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be \ngenerated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is \nhigher than the VPVD threshold. The interrupt service routine can then generate a warning \nmessage and/or put the MCU into a safe state. The PVD is enabled by software.\n2.19.2 Internal reset OFF\nThis feature is available only on packages feat uring the PDR_ON pin. The internal power-on \nreset (POR) / power-down reset (PDR) circui try is disabled through the PDR_ON pin.\nAn external power supply supervisor should monitor VDD and NRST and should maintain \nthe device in reset mode as long as VDD is below a specified threshold. PDR_ON must be \nconnected to VSS, as shown in Figure 8 .\nFigure 8. Power supply supervisor interconnection with internal reset OFF\nPDR_ONSTM32F469xx\nVSS\nPDR not active: 1.7 V <  VDD < 3.6 VVBATVDD\nApplication reset\nsignal (optional)\nMS38296V1\nDS11189 Rev 7 31/220STM32F469xx Functional overview\n47The VDD specified threshold, below which the device must be maintained under reset, is \n1.7 V (see Figure 9 ). \nA comprehensive set of power-saving mode allows to design low-power applications. When the internal reset is OFF, the following integrated features are no more supported:\n\uf0b7 The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled\n\uf0b7 The brownout reset (BOR) circuitry must be disabled\n\uf0b7 The embedded programmable voltage detector (PVD) is disabled\n\uf0b7 V\nBAT functionality is no more available and VBAT pin should be connected to VDD.\nAll packages allow to disable the internal reset through the PDR_ON signal when connected \nto VSS.\nFigure 9. PDR_ON control with internal reset OFF \n1. PDR_ON signal to be kept always low.\n2.20 Voltage regulator\nThe regulator has four operating modes: \n\uf0b7 Regulator ON\n– Main regulator mode (MR)– Low power regulator (LPR)– Power-down\n\uf0b7 Regulator OFFMS19009V7VDD\ntimePDR = 1.7 V  \ntimeNRST\nPDR_ON PDR_ONReset by other source than \npower supply supervisor  \nFunctional overview STM32F469xx\n32/220 DS11189 Rev 72.20.1 Regulator ON\nOn packages embedding the BYPASS_REG pin, the regulator is en abled by holding \nBYPASS_REG low. On all ot her packages, the regula tor is always enabled.\nThere are three power modes configured by software when the regulator is ON: \n\uf0b7 MR mode used in Run/sleep modes or in Stop modes \n– In Run/Sleep mode\nThe MR mode is used either in the normal mode (default mode) or the over-drive \nmode (enabled by software). Different voltages scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode \nfor a given voltage scaling.\n– In Stop modes\nThe MR can be configured in two ways during stop mode: MR operates in normal mode (default mode of MR in stop mode) MR operates in under-drive mode (reduced leakage mode).\n\uf0b7 LPR is used in the Stop modes:\nThe LP regulator mode is configured by software when entering Stop mode.Like the MR mode, the LPR can be configured in two ways during stop mode:– LPR operates in normal mode (default mode when LPR is ON)– LPR operates in under-drive mode (reduced leakage mode). \n\uf0b7 Power-down is used in Standby mode.\nThe Power-down mode is activated only when entering in Standby mode. The regulator \noutput is in high impedance and the kernel  circuitry is powered down, inducing zero \nconsumption. The contents of th e registers and SRAM are lost.\nRefer to Table 3  for a summary of voltage regulator modes versus device operating modes.\nTwo external ceramic capacitors should be connected on V\nCAP_1  and VCAP_2  pin. Refer to \nSection 2.18  and Table 125 .\nAll packages have the regulator ON feature.\n         Table 3. Voltage regulator configuration mode versus device operating mode(1)\nVoltage regulator \nconfigurationRun mode Sleep mode Stop mode Standby mode\nNormal mode MR MR MR or LPR -\nOver-drive mode(2)MR MR - -\nUnder-drive mode - - MR or LPR -\nPower-down mode - - - Yes\n1. ‘-’ means that the corresponding c onfiguration is not available. \n2. The over-drive mode is not available when VDD = 1.7 to 2.1 V.\nDS11189 Rev 7 33/220STM32F469xx Functional overview\n472.20.2 Regulator OFF\nThis feature is available on ly on packages featuring the BYP ASS_REG pin. The regulator is \ndisabled by holding BYPASS_REG high. The regulator OFF mode allows to supply \nexternally a V12 voltage source through VCAP_1  and VCAP_2  pins.\nSince the internal voltage scaling is not managed internally, the external voltage value must \nbe aligned with the targeted maximum frequency. Refer to Operating conditions .The two \n2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer \nto Section 2.18 .\nWhen the regulator is OFF, there is no more internal monitoring on V12. An external power \nsupply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin \nshould be used for this purpose, and act as power-on reset on V12 power domain.\nIn regulator OFF mode, the following features are no more supported:\n\uf0b7 PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power \ndomain which is not reset by the NRST pin.\n\uf0b7 As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As \na consequence, PA0 and NRST pins must  be managed separately if the debug \nconnection under reset or pre-reset is required.\n\uf0b7 The over-drive and under-drive modes are not available.\n\uf0b7 The Standby mode is not available.\nFigure 10. Regulator OFF\nai18498V3BYPASS_REG\nVCAP_1\nVCAP_2PA0\nV12VDDNRST  \nVDDApplication reset \nsignal (optional)  External V CAP_1/2  power \nsupply supervisor\nExt. reset controller active \nwhen V CAP_1/2   < Min V 12  V12\nFunctional overview STM32F469xx\n34/220 DS11189 Rev 7The following conditions must be respected:\n\uf0b7 VDD must always be higher than VCAP_1  and VCAP_2 to avoid current injection between \npower domains. \n\uf0b7 If the time for VCAP_1  and VCAP_2 to reach V12 minimum value is faster than the time for \nVDD to reach 1.7 V, then PA0 must be kept low to cover both conditions: until VCAP_1  \nand VCAP_2 reach V12 minimum value and until VDD reaches 1.7 V (see Figure 11 ).\n\uf0b7 Otherwise, if the time for VCAP_1  and VCAP_2 to reach V12 minimum value is slower \nthan the time for VDD to reach 1.7 V, then PA0 can be asserted low externally (see \nFigure 12 ).\n\uf0b7 If VCAP_1  and VCAP_2  go below V12 minimum value and VDD is higher than 1.7 V, then a \nreset must be asserted on PA0 pin.\nNote: The minimum value of V12 depends on the maximum frequency targeted in the application \n(see Operating conditions ).\nFigure 11. Startup in regulator OFF: slow VDD slope \n- power-down reset risen after VCAP_1 , VCAP_2 stabilization\n1. This figure is valid whatever the internal reset mode (ON or OFF). ai18491gVDD\ntimeMin V 12PDR = 1.7 or 1.8 VVCAP_1, VCAP_2V12\nNRST\ntimePA0\nDS11189 Rev 7 35/220STM32F469xx Functional overview\n47Figure 12. Startup in regulator OFF mode: fast VDD slope \n- power-down reset risen before VCAP_1 , VCAP_2 stabilization\n1. This figure is valid whatever the internal reset mode (ON or OFF). \n2.20.3 Regulator ON/OFF and inte rnal reset ON/OFF availability\n         \n2.21 Real-time clock (RTC), back up SRAM and backup registers\nThe backup domain includes:\n\uf0b7 The real-time clock (RTC) \n\uf0b7 4 Kbytes of backup SRAM\n\uf0b7 20 backup registers\nThe real-time clock (RTC) is an independent B CD timer/counter. Dedicated registers contain \nthe second, minute, hour (in 12/24 hour), we ek day, date, month, year, in BCD (binary-\ncoded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.\nIt is clocked by a 32.768 kHz external crystal, resonator or osc illator, the internal low-power \nRC oscillator or the high -speed external clock divided by 128. The internal low-speed RC VDD\ntimeMin V 12VCAP_1, VCAP_2\nV12\nPA0  NRST\ntimeai18492fPDR = 1.7 or 1.8 V (2)\nTable 4. Regulator ON/OFF and in ternal reset ON/OFF availability\nPackage Regulator ON Regulator OFF Internal reset ON Internal reset OFF\nWLCSP168\nUFBGA169\nLQFP144\nLQFP208Yes No\nYes\nPDR_ON set to VDDYes\nPDR_ON set to VSSLQFP176\nUFBGA176\nTFBGA216Yes\nBYPASS_REG set \nto VSSYes\nBYPASS_REG set \nto VDD\nLQFP100 Yes No Yes No\nFunctional overview STM32F469xx\n36/220 DS11189 Rev 7has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz \noutput to compensa te for any natural quartz deviation.\nTwo alarm registers are used to generate an alar m at a specific time and calendar fields can \nbe independently masked for alarm comparison.  To generate a periodic interrupt, a 16-bit \nprogrammable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.\nA 20-bit prescaler is used for the time base cloc k. It is by default configured to generate a \ntime base of 1 second from a clock at 32.768 kHz.\nThe 4-Kbyte backup SRAM is an  EEPROM-like memory area. It can be used to  store data \nwhich need to be retained in VBAT and standby  mode. This memory area is disabled by \ndefault to minimize power consumption (see Section 2.22 ). It can be enabled by software.\nThe backup registers are 32-bit registers used to store 80 bytes of user application data \nwhen V\nDD power is not present. Backup registers are not reset by a system, a power reset, \nor when the device wakes up from the Standby mode (see Section 2.22 ).\nAdditional 32-bit registers contain the progra mmable alarm subseconds, seconds, minutes, \nhours, day, and date.\nLike backup SRAM, the RTC and backup registers are supplied through a switch that is \npowered either from the VDD supply when present or from the VBAT pin.\n2.22 Low-power modes\nThe devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:\n\uf0b7 Sleep mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n\uf0b7 Stop mode\nThe Stop mode achieves the lowest power co nsumption while retaining the contents of \nSRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal os cillators are disabled.\nThe voltage regulator can be put either in main regulator mode (MR) or in low-power \nmode (LPR). Both modes can be configured as follows (see Table 5 ): \n– Normal mode (default mode when MR or LPR is enabled)– Under-drive mode.The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line \nsource can be one of the 16 external lines , the PVD output, the RTC alarm / wakeup / \ntamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup).\nDS11189 Rev 7 37/220STM32F469xx Functional overview\n47         \n\uf0b7 Standby mode\nThe Standby mode is used to achieve the lo west power consumpt ion. The internal \nvoltage regulator is s witched off so that the entire 1.2 V domain is powered off. The \nPLL, the HSI RC and the HSE crystal oscillators  are also switched off. After entering \nStandby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.\nThe device exits the Standby mode when an ex ternal reset (NRST pin), an IWDG reset, \na rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs. \nThe standby mode is not supported when th e embedded voltage regulator is bypassed \nand the 1.2 V domain is controlled by an external power. \n2.23 VBAT operation\nThe VBAT pin allows to power the device VBAT domain from an external battery, an external \nsupercapacitor, or from VDD when no external battery neither an external supercapacitor are \npresent.\nVBAT operation is activated when VDD is not present.\nThe VBAT pin supplies the RTC, the backup registers and the backup SRAM. \nNote: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events \ndo not exit it from VBAT operation. \nWhen PDR_ON pin is connected to VSS (Internal Reset OFF), the VBAT functionality is no \nmore available and VBAT pin should be connected to V DD.\n2.24 Timers and watchdogs\nThe devices include two advanced-control time rs, eight general-purpose timers, two basic \ntimers and two watchdog timers.\nAll timer counters can be frozen in debug mode.Table 6  compares the features of the advanced-c ontrol, general-purpose and basic timers.Table 5. Voltage regulator modes in stop mode\nVoltage regulator \nconfigurationMain regulator (MR) Low-power regulator (LPR)\nNormal mode MR ON LPR ON \nUnder-drive mode MR in under-dri ve mode LPR in under-drive mode\nFunctional overview STM32F469xx\n38/220 DS11189 Rev 7         \n2.24.1 Advanced-control timers (TIM1, TIM8)\nThe advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators \nmultiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:\n\uf0b7 Input capture\n\uf0b7 Output compare\n\uf0b7 PWM generation (edge- or center-aligned modes)\n\uf0b7 One-pulse mode output\nIf configured as standard 16-bit timers, they ha ve the same features as the general-purpose \nTIMx timers. If configured as 16 -bit PWM generators, they have  full modulation capability (0-\n100%).\nThe advanced-control timer can work togethe r with the TIMx timers via the Timer Link \nfeature for synchronizat ion or event chaining.\nTIM1 and TIM8 support independent DMA request generation.Table 6. Timer feature comparison\nTimer \ntypeTimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputMax \ninterface \nclock \n(MHz)Max \ntimer \nclock \n(MHz)(1)\nAdvanced \ncontrolTIM1, \nTIM816-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 Yes 90 180\nGeneral \npurposeTIM2, \nTIM532-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No 45 90/180\nTIM3, \nTIM416-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No 45 90/180\nTIM9 16-bit UpAny integer \nbetween 1 \nand 65536No 2 No 90 180\nTIM10\n, \nTIM1116-bit UpAny integer \nbetween 1 \nand 65536No 1 No 90 180\nTIM12 16-bit UpAny integer \nbetween 1 \nand 65536No 2 No 45 90/180\nTIM13\n, \nTIM1416-bit UpAny integer \nbetween 1 \nand 65536No 1 No 45 90/180\nBasicTIM6, \nTIM716-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No 45 90/180\n1. The maximum timer clock is either 90 or 180 MHz depending on TIMPRE bit configuration in the \nRCC_DCKCFGR register.\nDS11189 Rev 7 39/220STM32F469xx Functional overview\n472.24.2 General-purpose timers (TIMx)\nThere are ten synchronizable general-purpose timers embedded in the STM32F46x devices \n(see Table 6  for differences).\n\uf0b7 TIM2, TIM3, TIM4, TIM5\nThe STM32F46x include 4 full-featured g eneral-purpose timers: TIM2, TIM5, TIM3, \nand TIM4.The TIM2 and TIM5 timers ar e based on a 32-bit auto-reload up/down \ncounter and a 16-bit prescaler. The TIM3 an d TIM4 timers are based on a 16-bit auto-\nreload up/down counter and a 16-bit pres caler. They all feature 4 independent \nchannels for input capture/ou tput compare, PWM or one-pulse mode output. This gives \nup to 16 input capture/output compare/PWMs on the largest packages.\nThe TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the \nother general-purpose timers and the advanc ed-control timers TIM1 and TIM8 via the \nTimer Link feature for synchronization or event chaining.\nAny of these general-purpose timers can be used to generate PWM outputs.\nTIM2, TIM3, TIM4, TIM5 all have indepen dent DMA request generation. They are \ncapable of handling quadrature (incremental ) encoder signals and the digital outputs \nfrom 1 to 4 hall-effect sensors.\n\uf0b7 TIM9, TIM10, TIM11, TI M12, TIM13, and TIM14\nThese timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. \nTIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 \nand TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.\n2.24.3 Basic timers  TIM6 and TIM7\nThese timers are mainly used for DAC trigger and waveform generation. They can also be \nused as a generic 16-bit time base.\nTIM6 and TIM7 support independent DMA request generation.\n2.24.4 Independent watchdog\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is \nclocked from an independent 32 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and Standby  modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.\n2.24.5 Window watchdog\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capabilit y and the counter c an be frozen in \ndebug mode.\nFunctional overview STM32F469xx\n40/220 DS11189 Rev 72.24.6 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndowncounter. It features:\n\uf0b7 a 24-bit downcounter\n\uf0b7 autoreload  capability\n\uf0b7 maskable system interrupt generation when the counter reaches 0\n\uf0b7 programmable clock source.\n2.25 Inter-integrated circuit interface (I2C) \nUp to three I²C bus interfaces can operate in multimaster and slave modes. They can \nsupport the standard (up to 100 KHz), and fa st (up to 400 KHz) modes. They support the \n7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.\nThe I²C bus interfaces can be served by DMA and support SMBus 2.0/PMBus.The devices also include programmable analog and digital noise filters (see Table 7 ).\n         \n2.26 Universal synchronous/asynch ronous receiver transmitters \n(USART)\nThe devices embed four universal synchronous/asynchronous receiver transmitters \n(USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, UART 5, UART7, and UART8).\nThese six interfaces provide asynchronous  communication, IrDA SIR ENDEC support, \nmultiprocessor communication  mode, single-wire half-duplex communication mode and \nhave LIN Master/Slave capab ility. The USART1 and USART6  interfaces are able to \ncommunicate at speeds of up to 11.25 Mbit/s . The other available in terfaces communicate \nat up to 5.62 bit/s.\nUSART1, USART2, USART3 and USART6 also provide hardware management of the CTS \nand RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.Table 7. Comparison of I2C analog and digital filters\nFilter Analog Digital\nPulse width of suppressed spikes \uf0b3 50 ns Programmable length, from one to fifteen I2C peripheral clocks\nDS11189 Rev 7 41/220STM32F469xx Functional overview\n47         \n2.27 Serial peripheral interface (SPI)\nThe devices feature up to six SPIs in slave and master modes in full-duplex and simplex \ncommunication modes. SPI1, SPI4, SPI5, and SPI6 can communicate at up to 45 Mbits/s, SPI2 and SPI3 can communicate at up to 22.5 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card /MMC modes. All SPIs ca n be served by the \nDMA controller.\nThe SPI interface can be configured to operat e in TI mode for comm unications in master \nmode and slave mode.\n2.28 Inter-integr ated sound (I2S)\nTwo standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can be \noperated in master or slave mode, in full duplex and simplex communication modes, and can be configured to operate with a 16-/32-bit  resolution as an input or output channel. Table 8. USART feature comparison\n(1)\nNameStandard \nfeaturesModem \n(RTS/CTS)LINSPI \nmasterirDASmartcard \n(ISO 7816)Max. baud rate in Mbit/s\nAPB \nmapping Oversampling \nby 16Oversampling \nby 8\nUSART1 X X X X X X 5.62 11.25APB2 \n(max. \n90 MHz)\nUSART2 X X X X X X 2.81 5.62APB1 \n(max. \n45 MHz)\nUSART3 X X X X X X 2.81 5.62APB1 \n(max. \n45 MHz)\nUART4 X - X - X - 2.81 5.62APB1 \n(max. \n45 MHz)\nUART5 X - X - X - 2.81 5.62APB1 \n(max. \n45 MHz)\nUSART6 X X X X X X 5.62 11.25APB2 \n(max. \n90 MHz)\nUART7 X - X - X - 2.81 5.62APB1 \n(max. \n45 MHz)\nUART8 X - X - X - 2.81 5.62APB1 \n(max. \n45 MHz)\n1. X = feature supported.\nFunctional overview STM32F469xx\n42/220 DS11189 Rev 7Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of \nthe I2S interfaces is/are configured in master mo de, the master clock can be output to the \nexternal DAC/CODEC at 256 ti mes the sampling frequency. \nAll I2Sx can be served by the DMA controller.\nNote: For I2S2 full-duplex mode, I2S2_CK and I2S2_WS signals can be used only on GPIO Port \nB and GPIO Port D.\n2.29 Serial Audio interface (SAI1)\nThe serial audio interface ( SAI1) is based on two independe nt audio sub-blocks which can \noperate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I2S standards, LSB or MSB-ju stified, PCM/DSP, TDM, AC’97 and SPDIF \noutput, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both sub-blocks can be configured in master or in slave mode.\nIn master mode, the master clock can be output to the external DAC/CODEC at 256 times of \nthe sampling frequency.\nThe two sub-blocks can be configured in synchronous mode when full-duplex mode is \nrequired.\nSAI1 can be served by the DMA controller.\n2.30 Audio PLL (PLLI2S)\nThe devices feature an additional dedicated PLL for audio I2S and SAI applications. It allows \nto achieve error-free I2S sampling clock accuracy witho ut compromising on the CPU \nperformance, while using USB peripherals. \nThe PLLI2S configuration can be modified to manage an I2S/SAI sample rate change \nwithout disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.\nThe audio PLL can be programmed with very low error to obtain sampling rates ranging \nfrom 8 KHz to 192 KHz. \nIn addition to the audio PLL, a master clock input pin can be used to synchronize the \nI2S/SAI flow with an external  PLL (or Codec output). \n2.31 Audio and LCD PLL(PLLSAI)\nAn additional PLL dedicated to audio and LCD-TFT is used for SAI1 peripheral in case the \nPLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.\nThe PLLSAI is also used to generate the LCD-TFT clock.\n2.32 Secure digital inpu t/output interface (SDIO)\nAn SD/SDIO/MMC host interface is availabl e, that supports MultiMediaCard System \nSpecification Version 4.2 in three different da tabus modes: 1-bit (default), 4-bit and 8-bit.\nDS11189 Rev 7 43/220STM32F469xx Functional overview\n47The interface allows data transfer at up to 48 MHz, and is compliant with the SD Memory \nCard Specificat ion Version 2.0.\nThe SDIO Card Specification Version 2.0 is  also supported with two different databus \nmodes: 1-bit (default) and 4-bit.\nThe current version supports only one SD/SDI O/MMC4.2 card at any one time and a stack \nof MMC4.1 or previous.\nIn addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital \nprotocol Rev1.1.\n2.33 Ethernet MAC interface with  dedicated DMA and IEEE 1588 \nsupport\nThe devices provide an IEEE- 802.3-2002-compliant  media access controller (MAC) for \nethernet LAN communications through an indu stry-standard medium-independent interface \n(MII) or a reduced medium-independent interfac e (RMII). The microcontroller requires an \nexternal physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connec ted to the device MII port using 17 signals for MII or 9 signals \nfor RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.\nThe devices include the following features:\n\uf0b7 Supports 10 and 100 Mbit/s rates\n\uf0b7 Dedicated DMA controller allowing high-sp eed transfers between the dedicated SRAM \nand the descriptors (see the STM32F4xx reference manual for details)\n\uf0b7 Tagged MAC frame support (VLAN support)\n\uf0b7 Half-duplex (CSMA/CD) and full-duplex operation\n\uf0b7 MAC control sublayer (control frames) support\n\uf0b7 32-bit CRC generation and removal\n\uf0b7 Several address filtering modes for physic al and multicast address (multicast and \ngroup addresses)\n\uf0b7 32-bit status code for each transmitted or received frame\n\uf0b7 Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the \nreceive FIFO are both 2 Kbytes.\n\uf0b7 Supports hardware  PTP (precision time protocol ) in accordance with IEEE 1588 2008 \n(PTP V2) with the time stamp comparator connected to the TIM2 input\n\uf0b7 Triggers interrupt when system time becomes greater than target time\n2.34 Controller area network (bxCAN)\nThe two CANs are compliant with the 2.0A and B (a ctive) specifications with a bitrate up to 1 \nMbit/s. They can receive and transmit standard  frames with 11-bit id entifiers as well as \nextended frames with 29-bit identifiers. Each  CAN has three transmit mailboxes, two receive \nFIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one \nCAN is used). 256 bytes of SRAM are allocated for each CAN.\nFunctional overview STM32F469xx\n44/220 DS11189 Rev 72.35 Universal serial bus on -the-go full-speed (OTG_FS)\nThe device embeds an USB OTG full-speed de vice/host/OTG peripher al with integrated \ntransceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and \nwith the OTG 2.0 specification. It has software-configurable endpoint setting and supports \nsuspend/resume. The USB OTG controller requires a dedicat ed 48 MHz clock that is \ngenerated by a PL L connected to the HSE oscillator. \nThe main features are:\n\uf0b7 Combined Rx and Tx FIFO size of  1.28 KB with dynamic FIFO sizing\n\uf0b7 Supports the session request protocol (SRP ) and host negotiation protocol (HNP)\n\uf0b7 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints\n\uf0b7 12 host channels with periodic OUT support\n\uf0b7 Software configurable to OTG1.3 and OTG2.0 modes of operation\n\uf0b7 USB 2.0 LPM (Link Power Management) support\n\uf0b7 Internal FS OTG PHY support \n\uf0b7 HNP/SNP/IP inside (no need for any external resistor) \nFor OTG/Host modes, a power switch is needed in case bus-powered devices are \nconnected\n2.36 Universal serial bus on -the-go high-speed (OTG_HS)\nThe device embeds a USB OTG high-speed (u p to 480 Mb/s) device/host/OTG peripheral. \nThe USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 MB/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 MB/s). When using the USB OTG HS in HS mode, an external PHY device connecte d to the ULPI is required.\nThe USB OTG HS peripheral is compliant wit h the USB 2.0 specification and with the OTG \n2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedic ated 48 MHz clock that is \ngenerated by a PL L connected to the HSE oscillator. \nThe main features are:\n\uf0b7 Combined Rx and Tx FIFO size of 4 KB with dynamic FIFO sizing\n\uf0b7 Supports the session request protocol (SRP ) and host negotiation protocol (HNP)\n\uf0b7 8 bidirectional endpoints\n\uf0b7 16 host channels with periodic OUT support\n\uf0b7 Software configurable to OTG1.3 and OTG2.0 modes of operation\n\uf0b7 USB 2.0 LPM (Link Power Management) support\n\uf0b7 Internal FS OTG PHY support \n\uf0b7 External HS or HS OTG operation suppor ting ULPI in SDR mode. The OTG PHY is \nconnected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.\n\uf0b7 Internal USB DMA\n\uf0b7 HNP/SNP/IP inside (no need for any external resistor)\n\uf0b7 for OTG/Host modes, a power switch is needed in case bus-powered devices are \nconnected\nDS11189 Rev 7 45/220STM32F469xx Functional overview\n472.37 Digital camer a interface (DCMI)\nThe devices embed a camera interface that can connect with camera modules and CMOS \nsensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up to 54 Mbyte/s at 54 MHz. It features:\n\uf0b7 Programmable polarity for the input pixel clock and synchronization signals\n\uf0b7 Parallel data communication can be 8-, 10-, 12- or 14-bit\n\uf0b7 Supports 8-bit progressive video monochr ome or raw bayer format, YCbCr 4:2:2 \nprogressive video, RGB 565 progressive video or compressed data (like JPEG)\n\uf0b7 Supports continuous mode or snapshot (a single frame) mode\n\uf0b7 Capability to automatically cr op the image black & white.\n2.38 Random number generator (RNG)\nAll devices embed an RNG that delivers 32-bi t random numbers generated by an integrated \nanalog circuit.\n2.39 General-purpose in put/outputs (GPIOs)\nEach of the GPIO pins can be configured by software as output (push-pull or open-drain, \nwith or without pull-up or pull-down), as input (f loating, with or  without pull-up or pull-down) \nor as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current -capable and have speed selection to better \nmanage internal noise, power consumption and electromagnetic emission.\nThe I/O configuration can be locked if needed by  following a specific sequence in order to \navoid spurious writing to the I/Os registers.\nFast I/O handling a llowing maximum I/O toggling up to 90 MHz.\n2.40 Analog-to-digital converters (ADCs)\nThree 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 \nexternal channels, performing conversions in the single-shot or scan mode. In scan mode, \nautomatic conversion is performed on a selected group of analog inputs.\nAdditional logic functions embedded in the ADC interface allow:\n\uf0b7 Simultaneous sample and hold\n\uf0b7 Interleaved sample and hold\nThe ADC can be served by the DMA controller. An analog watchdog feature allows very \nprecise monitoring of the converted voltage of  one, some or all selected channels. An \ninterrupt is generated when the converted vo ltage is outside the programmed thresholds.\nTo synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, \nTIM2, TIM3, TIM4, TIM5, or TIM8 timer. \nFunctional overview STM32F469xx\n46/220 DS11189 Rev 72.41 Temperature sensor\nThe temperature sensor has to generate a volta ge that varies linearly with temperature. The \nconversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V\nBAT, ADC1_IN18, which is used to convert the \nsensor output voltage into a digital value. When the temperature sensor and VBAT \nconversion are enabled at the same time, only VBAT conversion is performed.\nAs the offset of the temperature sensor varies fr om chip to chip due to process variation, the \ninternal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, \nthen an external temperature sensor part should be used.\n2.42 Digital-to-analog converter (DAC)\nThe two 12-bit buffered DAC channels can be used to convert two digital signals into two \nanalog voltage signal outputs. \nThis dual digital Interface su pports the following features:\n\uf0b7 two DAC converters: one for each output channel\n\uf0b7 8-bit or 10-bit monotonic output\n\uf0b7 left or right data alignment in 12-bit mode\n\uf0b7 synchronized update capability\n\uf0b7 noise-wave generation\n\uf0b7 triangular-wave generation\n\uf0b7 dual DAC channel independen t or simultaneous conversions\n\uf0b7 DMA capability for each channel\n\uf0b7 external triggers for conversion\n\uf0b7 input voltage reference VREF+\nEight DAC trigger inputs are used in the device. The DAC channels are triggered through \nthe timer update outputs that are also connected to different DMA streams.\n2.43 Serial wire JTAG debug port (SWJ-DP)\nThe Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or  a JTAG probe to be connected to the target.\nDebug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could \nbe re-use as GPIO with alternate function):  the JTAG TMS and TCK pins are shared with \nSWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.\n2.44 Embedded Trace Macrocell™\nThe Arm Embedded Trace Macrocell provides a grea ter visibility of the instruction and data \nflow inside the CPU core by streaming compressed data at a very high rate from the STM32F46x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to  a host computer using USB, Ethernet, or \nDS11189 Rev 7 47/220STM32F469xx Functional overview\n47any other high-speed channel. Real-time instru ction and data flow activity can be recorded \nand then formatted for display on the host co mputer that runs the debugger software. TPA \nhardware is commercially available from common development tool vendors.\nThe Embedded Trace Macrocell operates with third party debugger software tools.\nPinouts and pin description STM32F469xx\n48/220 DS11189 Rev 73 Pinouts and pin description\nFigure 13. STM32F46x LQFP100 pinout\n1. The above figure shows the package top view.MS40560V1LQFP10010\n12\n13141516\n17\n181920212223\n24\n259\n114\n6\n81\n23\n5\n7\nPH1  \nPC0\nPC1PC2PC3\nVSSA\nVREF+\nVDDA\nPA0PA1PA2PA3\nVSS  \nVDD\nPA4PH0\nNRSTPC13\nPC15\nVDDPE2\nVSS  \nVBAT\nPC14\nVSS  \n6664\n63626160\n59\n585756555453\n52\n5167\n6572\n70\n6875\n7473\n71\n6991\n89\n8887\n86\n858483828180\n79\n78777692\n9097\n9593100\n9998\n96\n94\n35\n37\n3839\n40\n414243444546\n47\n48495034\n3629\n313326\n2728\n30\n32\nPA5\nPA6\nPB1\nPE8\nPE12PA7\nPB0\nPE9\nPE14\nPB11PB2\nPE7\nPE15\nVCAP1\nPB12PE10\nPE11\nVSS\nPB13\nPB15PE13\nPB10\nVDD\nPB14\nPD8PC6\nDSIHOST_D1N\nDSIHOST_D1PVDD12DSIDSIHOST_CKNDSIHOST_CKP\nVSSDSI\nDSIHOST_D0NDSIHOST_D0PVCAPDSIVDDDSIPD15PD14\nPD10\nPD9PC7\nVDDUSBPA10\nPA8\nPC8PA13\nPA12PA11\nPA9\nPC9VDD\nPB9\nPB7\nPB4\nPD5PB8\nBOOT0\nPB3\nPD3\nPD0PB6\nPB5\nPD2\nPC12PA15PD7\nPD6\nPC11\nPA14\nVDDPD4\nPD1\nPC10\nVSS\nVCAP2\nDS11189 Rev 7 49/220STM32F469xx Pinouts and pin description\n83Figure 14. STM32F46x LQFP144 pinout\n1. The above figure shows the package top view.MS40561V2LQFP144\n21\n23\n2425\n26\n27282930\n31\n323334\n35\n3620\n2215\n171913\n14\n16\n18\nPC0\nPC2\nPC3\nVDD\nVSSA\nVREF+\nVDDA\nPA0PA1\nPA2\nPA3\nVSS\nVDD\nPA4\nPA5NRST\nPC1VSS\nPF10\nPH1  PF4\nPF5\nVDD\nPH0\n8886\n8584\n83\n82818079\n78\n777675\n74\n7389\n8794\n929097\n9695\n93\n91135133\n132\n131130129128127\n126\n125124123122\n121136\n134141\n139\n137144\n143\n142\n140138\n47\n49\n50\n51\n5253\n54\n55\n56\n5758\n59\n60\n61\n7246\n4841\n43\n4538\n3940\n42\n44\nPA7\nPC4\nPB1\nPF12\nPF15PC5\nPB0\nVDD\nPG1\nPE9PB2\nPF11\nPE7\nVSS\nPE11PF13\nPF14\nVDD\nPE12\nPE14PG0\nPE8\nPE10\nPE13\nPD9DSIHOST_D1P\nDSIHOST_CKN\nDSIHOST_CKPVSSDSI\nDSIHOST_D0N\nDSIHOST_D0PVCAPDSIVDDDSIPD15\nPD14\nVDDVSSPD12\nPD11\nPD10DSIHOST_D1N\nVDD12DSIPG6\nPG4PG2VDDUSB\nPG8PG7\nPG5\nPG3PE2\nVDD\nPE0BOOT0\nPB4PDR_ON\nPE1\nPB7PG15\nPG12PB9\nPB8\nVDD\nPG11\nPD6PB6\nPB5\nPG10\nVDD\nPD5PB3\nVSS\nPG9\nVSS\n120 PD4\n119 PD3\n118 PD2\n117 PD1\n116 PD0\n115 PC12\n114 PC11\n113 PC10\n112 PA15\n111 PA14\n110 VDD\n109 VSS\n108 VCAP2\n104107\n106105\n103PA10PA13\nPA12PA11\nPA9\n99\n98PC7\nPC6101\n100PC9\nPC8102 PA86869\n7071PB13\nPB14\nPD8PB1564\n65\n66\n67PB11\nVCAP1\nPB12VDD62\n63PE15\nPB1037 PA612116\n8\n104\n5\n79\nPF3PF2PC13\nPC15\nPF1PE6\nVBAT\nPC14\nPF03 PE52 PE41 PE3\nPinouts and pin description STM32F469xx\n50/220 DS11189 Rev 7Figure 15. STM32F46x WLCSP168 pinout\n1. The above figure shows the package bottom view.MSv35729V21 2 1 1 1 0 987654321\nPI7 VDD PE0 PB7 PB3 VDD PG12 PD7 VSS PD1 PA15 PI2\nPE5A\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPPI6 VSS PB8 PB5 VSS PG11 VDD PD4 PC11 PI3 PH13\nVBAT PE4 PI5 PE1 PB4 PG10 PD5 PD2 PC12 PI1 VDD VSS\nPC13 PE6 PI4PDR_\nONPG15 PG9 PD3 PC10 PA14 PH14 VCAP2 PA13\nPC15 PC14 PE3 PB9 PG13 PD6 PD0 PI0 PH15 PA10 PA9 PA8\nVSS PI11 PI10 PE2 BOOT0 PA11 PA12 PC9 PC8 PC6 VSSVDD\nUSB\nPF2 VDD PF0 PI9 PB6 PC7 PG8 PG2 PG3 PG6 PG4 PG5\nPF5 PF3 PF1 NRST PF15 VSS PG7 PB12 PD13DSI\nHOST\n_D1PDSI\nHOST\n_D1NVSS\nDSI\nVDD VSS PF4 PC0 PA7 PF13 PG0 PE14 PD11DSI\nHOST\n_D0NDSI\nHOST\n_CKNDSI\nHOST\n_CKP\nPH1 PH0 PF10 PA1 PH5 PF11 PE9 PB11 PB13DSI\nHOST\n_D0PVDD12\nDSIVCAP\nDSI\nPC1 VSSA PA0 PA2 PA5 PF14 PE13 PH9 PD8 PD14 PD15VDD\nDSI\nVDDA PH2 PH4 PA4 PF12 PE8 PE12 PH8 PH10 PD10 PD12 VSS\nPH3 VSS PA3 PB1 VSS PE7 PE11 VCAP1 PH11 PB15 PD9 PB10\nVDD PA6 PB0 PB2 VDD PG1 PE10 PE15 VSS VDD PH12 PB14\nDS11189 Rev 7 51/220STM32F469xx Pinouts and pin description\n83Figure 16. STM32F46x UFBGA169 ballout\n1. The above figure shows the package top view.MSv35730V2PI6 PA11 A PI5  BOOT0 PG12 PC12  PG13 PD7 PA14 PE1  PE0  PA13 PA12\nPI7 PI0 BPE2  PB3 PD5 PC11 PG11 PD2 PAI3 PI4  PB7 PA15 PI2\nPE3 PH14 CPE4 PB6 PD1 PD0 PD4 PD3 PC10PDR_\nONPB9 PI1 PH15\nPE5 PG8 DPE6 PB5 PD6 PH13 PB4 PA8 VDD VDD PB8 VSS VCAP2\nPC14 PG4 EPI9 VBAT PG10 PA10 PG9 PA9 PC8 VSS PI10 PG7 PG5\nPC15 PG2 F PI11 VSS VDD PC6 PG15 VSS PC7 PF0 VDD PG6 PG3\nPH1DSI\nHOST_\nD1NG PH0 PF2 VSS VSS PE8 VDD PC9 PF1 PC13VDD\nUSBDSI\nHOST_\nD1P\nDSI_\nHOST\nCKNH NRST PF14 PE10 PH9 PE9 PH8 PH12 PF5 PF3 VSSDSIDSI\nHOST_\nCKPPF10\nVSSDSI\nHOST_\nD0NVSSA PA0 VSS PH10 VSS PE13 VSS VDDA VDDVDD12\nDSIDSI\nHOST_\nD0P\nPA1VDD\nDSIK PA2 PB1 PE11 PH11 VDD PE14 VDD PA3 PA7 VSSDSIVCAP\nDSI\nPH3 PD15 L PH2 PB2 PE12 VDD VDD PE15 PD8 PH5 PF4 PD10 PD14\nPC1 PB15 N PA4 PF12 PE7 VCAP1 PG0 PB11 PB12 PA6 PB0 PB13 PB14PC0 PD12 M PH4 PF11 PG1 VSS PF15 PB10 PD9 PA5 PF13 PD11 PD13J123456789 1 0 1 1 1 2 1 3\nPinouts and pin description STM32F469xx\n52/220 DS11189 Rev 7Figure 17. STM32F46x UFBGA176 ballout\n1. The above figure shows the package top view.MS39400V212 3 91 0 1 1 1 2 1 3 1 4 1 5\nAP E 3 P E 2 PE 1 P E 0 P B 8 PB5PG14 PG13 P B 4 PB3 PD7 PC12 PA15 PA14 PA1 3\nBP E 4 P E 5 PE6 PB9 PB7 PB6 PG15 PG12 PG11 PG10 PD6 PD0 PC11 PC10 PA12\nCVBAT PI 7 PI6 PI5PDR\n_ONPG9 PD5 PD1 PI3 NC\nD PC1 3 PI8 PI9 PI4BOOT0 VSS VSS VSS PD4 PD3 PD2 PI1 PA10\nE PC1 4 P F 0 PI10 PI 11DSI\nHOST_\nD1PPI 0 P A 9\nFP C 1 5 VSS VDD PH2 V SS VCAP2 P C 9 PA 8\nG PH0 VSS VD D PH3VS S VDD PC8 PC7\nH PH1 PF2 PF1 PH4VSS\nDSIVDD_\nUSBPG8 PC6\nJ NRST PF3 PH5 PG7 PG6\nKPF7PF6PF 4\nVD D VSSPG5 PG4 PG3\nLPF10BYPASS\n_REGPG2\nMV S S A P C 0PF8\nPC1 P C 2 P C 3 PB2 PG1VCAP\n_1PH6PD14\nNV R E F -PA0 PA4 PC4PF13 P G 0 V DD V DD V DD P H 7 P D 1 2 P D 1 1 P D 10\nPP A 2 PA6 P A 5 PC5 PF12 PF15 P E 8 P E 9 PE11 P B 12 PB13 PD9 PD8\nRPA3 PB1 PF11 PE7 PE12 P B 1 1 P B 14 P B 15VSS45 6 7 8\nPA1VDD12\nDSI\nDSI\nHOST_\nD1N\nVDD\nDSI\nVCAP\nDSI\nDSI\nHOST_\nCKP\nDSI\nHOST_\nD0PDSI\nHOST_\nD0NDSI\nHOST_\nCKNVDDVDD VDD VDD\nVREF+\nVDDA PA7 PB0 PF14 PE10VSS VSS VSS VSSVSS VSS VSS VSS VSSVSS VSS VSS VSS VSSVSS VSS VSS VSS VSS\nVSS VSS VSS VSS VSS\nVSS VSSPF9PF5\nPD13PD15VDD PA11\nPE13\nPE14\nPE15 PB10\nDS11189 Rev 7 53/220STM32F469xx Pinouts and pin description\n83Figure 18. STM32F46x LQFP176 pinout\n1. The above figure shows the package top view.MS33870V4PDR_ONVDD\nPE1\nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPG15\nVDD\nVSS\nPG14\nPG13\nPG12\nPG11\nPG10PG9\nPD7\nPD6\nVDD\nVSS\nPD5\nPD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11PC10PI7\nPI6\nPE2\nPA12PE3\nPA11PE4\nPE5\nPA9PE6\nPA8VBAT\nPC9PI8\nPC8PC14\nPC7PC15\nPC6\nPF0VDDUSB\nPF1VSS\nPF2PG8\nPF3PG7\nPF4PG6\nPF5PG5\nPG4PG3\nPF6PG2\nPF7VSSDSI\nPF8DSIHOST_D1N\nPF9DSIHOST_D1P\nPF10VDD12DSI\nPH0DSIHOST_CKN\nPH1DSIHOST_CKP\nNRSTVSSDSI\nPC0DSIHOST_D0N\nPC1DSIHOST_D0P\nPC2VCAPDSI\nPC3VDDDSI\nPD15  PD14\nVREF+VDD\nVSS\nPA0PD13\nPA1PD12\nPA2PD11PA3\nBYPASS_REG\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4PC5\nPB0\nPB1PB2\nPF11\nPF12\nVSS\nPF13\nPF14\nPF15\nPG0\nPG1\nPE7\nPE8PE9\nPE10\nPE11PE12PE13PE14PE15PB10\nPB11\nVCAP_1176\n175\n174\n173\n172\n171\n170169\n168\n167\n166\n165\n164\n163\n162\n161\n160\n159\n158\n157\n156\n155\n154\n153\n141\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1213\n14\n15\n16\n17\n18\n19\n20\n2122\n23\n24\n25132\n131\n130\n129\n128\n127\n126\n125\n124\n123\n122\n121120\n119\n118\n117\n116\n115\n114\n113\n112111\n110\n109\n10845\n46\n47\n48\n49\n50\n51\n52\n53\n54\n55\n56\n57\n5859\n60\n61\n62\n63\n64\n65\n66\n67\n68\n80LQFP176\n152\n151\n150\n149\n148\n147\n146\n145\n144\n143\n14269\n70\n71\n72\n73\n74\n75\n76\n77\n78\n7926\n27\n28\n2930\n31\n32\n33\n34\n35\n36107\n106\n105\n104\n103\n102\n101\n100\n99\n98\n89PA10PI4\nPA15\nPA14\nVDD\nVSS\nPI3\nPI1PI5\n140\n139\n138\n137\n136\n135\n134\n133PH4\nPH5\nPH6\nPH7\nPB12\nPB13\nPB14\nPB15 8881\n82\n8384\n85\n86\n87PI0\nVDDVSSVCAP2PA13  \nPD10\nPD9PD896\n95\n94\n93\n92\n91\n9097\n37\n38\n39\n4041\n42\n43\n44PC13\nPI9\nPI10\nPI11\nVSS\nPH2\nPH3VDD\nVSS\nVDD\nVDD\nVSSA\nVDDA\nVDD\nVSS\nVDD\nVDD\nPinouts and pin description STM32F469xx\n54/220 DS11189 Rev 7Figure 19. STM32F46x LQFP208 pinout\n1. The above figure shows the package top view.MSv33876V5LQFP208PI7\nPI6\nPI5PI4VDDPDR_ONVSSPE1PE0PB9PB8BOOT0PB7PB6PB5PB4PB3PG15PK7PK6PK5\nPK4\nPK3VDDVSSPG14PG13\nPG12\nPG11\nPG10\nPG9\nPJ15\nPJ14\nPJ13PJ12\nPD7\nPD6\nVDD\nVSS\nPD5\nPD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11\nPC10\nPA15\nPA14\nVDD\nPI3208\n207206205204203202201200199198197196195194193192\n191\n190189\n188\n187186185184183\n182\n181180\n179\n178177\n176\n175\n174\n173\n172\n171\n170\n169\n168\n167\n166\n165\n164\n163\n162\n161160\n159\n158\n157PE2 1 156 PI2\nPE3 2 155 PI1\nPE4 3 154 PI0\nPE5 4 153 PH15\nPE6 5 152 PH14\nVBAT 6 151 PH13\nPI8 7 150 VDD\nPC13 8 149 VSS\nPC14 9 148 VCAP2  \nPC15 10 147 PA13\nPI9 11 146 PA12\nPI10 12 145 PA11\nPI11 13 144 PA10\nVSS 14 143 PA9\nVDD 15 142 PA8\nPF0 16 141 PC9\nPF1 17 140 PC8\nPF2 18 139 PC7\nPI12 19 138 PC6\nPI13 20 137 VDDUSB\nPI14 21 136 VSS\nPF3 22 135 PG8\nPF4 23 134 PG7\nPF5 24 133 PG6\nVSS 25 132 PG5\nVDD 26 131 PG4\nPF6 27 130 PG3\nPF7 28 129 PG2\nPF8 29 128 VSSDSI\nPF9 30 127 DSIHOST_D1N\nPF10 31 126 DSIHOST_D1P\nPH0 32 125 VDD12DSI\nPH1 33 124 DSIHOST_CKN\nNRST 34 123 DSIHOST_CKP\nPC0 35 122 VSSDSI\nPC1 36 121 DSIHOST_D0N\nPC2 37 120 DSIHOST_D0P\nPC3 38 119 VCAPDSI\nVDD 39 118 VDDDSI\nVSSA 40 117 PD15\nVREF+ 41 116 PD14\nVDDA 42 115 VDD\nPA0 43 114 VSS\nPA1 44 113 PD13\nPA2 45 112 PD12\nPH2 46 111 PD11\nPH3 47 110 PD10\nPH4 48 109 PD9\nPH5 49 108 PD8\nPA3 50 107 PB15\nVSS 51 106 PB14\nVDD 52 105 PB1353\n54555657585960616263646566676869\n70\n7172\n73\n7475767778\n79\n8081\n82\n8384\n85\n86\n87\n88\n89\n90\n91\n92\n93\n94\n95\n96\n97\n98\n99\n100101\n102\n103\n104PA4\nPA5PA6PA7\nPC4PC5\nVDD\nVSS\nPB0PB1PB2\nPI15\nPJ0PJ1\nPJ2\nPJ3PJ4\nPF11\nPF12\nVSS\nVDD\nPF13PF14PF15\nPG0PG1\nPE7\nPE8PE9\nVSS\nVDD\nPE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nPB11\nVCAP1\nVSS\nVDD\nPJ5\nPH6\nPH7\nPH8\nPH9\nPH10PH11\nPH12\nVDD\nPB12\nDS11189 Rev 7 55/220STM32F469xx Pinouts and pin description\n83Figure 20. STM32F46x TFBGA216 ballout\n1. The above figure shows the package top view.MSv33871V4123 4 5678 9 1 01 1 1 2 1 31 4 1 5\nA PG14 PE1 PE0 PB8 PB5 PB4 PB3 PD7 PC12 PA15 PA14 PA13\nBPE5 PE6 PG13 PB9 PB7 PB6 PG15 PG11 PJ13 PJ12 PD6 PD0 PC11 PC10 PA12\nC VBAT PI8 PI4 PK7 PK6 PK5 PG12 PG10 PJ14 PD5 PD1 PI3 PI2 PA11\nD PC13 PF0 PI5 PI7 PI10 PI6 PK4 PK3 PG9 PJ15 PD4 PD2 PH15 PI1 PA10\nEPC14 PF1 PI12 PI9 BOOT0 VDD VDD VDD VDD VCAP2 PH13 PH14 PI0 PA9\nF PC15 VSS PI11 VDD PC9 PA8\nG PH0 PF2 PI13 PI15 VDD PC8 PC7\nH PH1  PI14 PH4 VSS PG8 PC6\nJ NRST PF4  PH5 PH3 VSS VDD PG7 PG6\nK PF7 PF6 PF5  PH2 VDD VSS VSS VSS VSS VSS VDD PD15 PB13 PD10\nLPF10 PC3BYPASS-\nREGPB12 PD9 PD8\nM VSSA PG1 PD12 PD13 PG3 PG2 PJ5 PH12\nNVREF- PA1 PA0 PA4 PC4 PF13 PG0 PJ3 PE8 PD11 PG5 PG4 PH7 PH9 PH11\nVREF+ PA2 PA6 PA5 PC5 PF14 PJ2 PF11 PE9 PE11 PE14 PB10 PH6 PH8 PH10\nPA3 PA7 PB1 PB0 PJ0 PJ1 PE7 PE10 PE12 PE15 PE13 PB11 PB14  PB15  PF3\nP\nRVDDAVDD\nDSIDSI\nHOST_\nCKPVDDD\nUSBVSS\nDSIVDD12\nDSI\nDSI\nHOST_\nCKN\nDSI\nHOST_\nD0PPDR\nON\nVCAP\nDSIDSI\nHOST_\nD0NDSI\nHOST_\nD1PDSI\nHOST_ \nD1NPE4 PE3 PE2\nVDDVDD\nVSSVSSVSSVSS VSS VSS VSS VSS\nVSSVDD\nPJ4 PF15VDD VDD VDD VCAP1 PD14VDD\nPF8 PF9\nPC0 PC1 PC2 PB2 PF12VDD VSSPD3\nPinouts and pin description STM32F469xx\n56/220 DS11189 Rev 7         Table 9. Legend/abbreviations used in the pinout table\nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below th e pin name, the pin function during and after \nreset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nTTa 3.3 V tolerant I/O directly connected to analog parts\nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with weak pull-up resistor\nNotes Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset\nAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabl ed through peripheral registers\nDS11189 Rev 7 57/220STM32F469xx Pinouts and pin description\n83         Table 10. STM32F469xx pin and ball definitions\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\n1 144 B2 F9 A2 1 1 A3 PE2 I/O FT -TRACECLK, SPI4_SCK, \nSAI1_MCLK_A, \nQUADSPI_BK1_IO2, \nETH_MII_TXD3, FMC_A23, \nEVENTOUT-\nNC\n(2) 1 C1 E10 A1 2 2 A2 PE3 I/O FT -TRACED0, SAI1_SD_B, \nFMC_A19, EVENTOUT-\nNC\n(2) 2 C2 C11 B1 3 3 A1 PE4 I/O FT -TRACED1, SPI4_NSS, \nSAI1_FS_A, FMC_A20, \nDCMI_D4, LCD_B0, \nEVENTOUT-\nNC\n(2) 3 D1 B12 B2 4 4 B1 PE5 I/O FT -TRACED2, TIM9_CH1, \nSPI4_MISO, SAI1_SCK_A, \nFMC_A21, DCMI_D6, \nLCD_G0, EVENTOUT-\nNC\n(2) 4 D2 D11 B3 5 5 B2 PE6 I/O FT -TRACED3, TIM9_CH2, \nSPI4_MOSI, SAI1_SD_A, \nFMC_A22, DCMI_D7, \nLCD_G1, EVENTOUT-\n2 ------ G 6 V S S S - - - -\n------- F 5 V D D S- - - -\n3 5 E5 C12 C1 6 6 C1 VBAT S - - - -\n- - - - D2 7 7 C2 PI8 I/O FT(3) \n(4) EVENTOUTRTC_TAMP1/\nRTC_TAMP2/\nRTC_TS\n4 6G 4 D 1 2 D 18 8D 1 P C 1 3 I / O F T(3)\n(4) EVENTOUTRTC_TAMP1/\nRTC_TS/\nRTC_OUT\n5 7 E1 E11 E1 9 9 E1PC14-OSC32_IN\n(PC14)I/O FT(3)\n(4) EVENTOUT OSC32_IN\n68 F 1 E 1 2 F 1 1 0 1 0 F 1PC15-\nOSC32_OUT\n(PC15)I/O FT(3)\n(4) EVENTOUT OSC32_OUT\n------- G 5 V D D S- - - -\n- - E2 G9 D3 11 11 E4 PI9 I/O FTCAN1_RX, FMC_D30, \nLCD_VSYNC, EVENTOUT-\n- - E4 F10 E3 12 12 D5 PI10 I/O FTETH_MII_RX_ER, \nFMC_D31, LCD_HSYNC, \nEVENTOUT-\n- - F2 F11 E4 13 13 F3 PI11 I/O FTLCD_G6, \nOTG_HS_ULPI_DIR, \nEVENTOUT-\n- - F5 F12 F2 14 14 F2 VSS S - - - -\n-- F 4 G 1 1 F 3 1 5 1 5 F 4 V D D S- - - -\nPinouts and pin description STM32F469xx\n58/220 DS11189 Rev 7- 9 F3 G10 E2 16 16 D2 PF0 I/O FTI2C2_SDA, FMC_A0, \nEVENTOUT-\n- 10 G3 H10 H3 17 17 E2 PF1 I/O FTI2C2_SCL, FMC_A1, \nEVENTOUT-\n- 11 G5 G12 H2 18 18 G2 PF2 I/O FTI2C2_SMBA, FMC_A2, \nEVENTOUT-\n- - - - - - 19 E3 PI12 I/O FT LCD_HSYNC, EVENTOUT -\n- - - - - - 20 G3 PI13 I/O FT LCD_VSYNC, EVENTOUT -\n- - - - - - 21 H3 PI14 I/O FT LCD_CLK, EVENTOUT -- 12 H4 H11 J2 19 22 H2 PF3 I/O FT\n(5)FMC_A3, EVENTOUT ADC3_IN9\n- 13 L4 J10 J3 20 23 J2 PF4 I/O FT(5)FMC_A4, EVENTOUT ADC3_IN14\n- 14 H3 H12 K3 21 24 K3 PF5 I/O FT(5)FMC_A5, EVENTOUT ADC3_IN15\n7 15 G7 J11 G2 22 25 H6 VSS S - - - -\n8 16 G8 J12 G3 23 26 H5 VDD S - - - -\n- - - - K2 24 27 K2 PF6 I/O FT(5)TIM10_CH1, SPI5_NSS, \nSAI1_SD_B, UART7_Rx, \nQUADSPI_BK1_IO3, \nEVENTOUTADC3_IN4\n- - - - K1 25 28 K1 PF7 I/O FT(5)TIM11_CH1, SPI5_SCK, \nSAI1_MCLK_B, UART7_Tx, \nQUADSPI_BK1_IO2, \nEVENTOUTADC3_IN5\n- - - - L3 26 29 L3 PF8 I/O FT(5)SPI5_MISO, SAI1_SCK_B, \nTIM13_CH1, \nQUADSPI_BK1_IO0, \nEVENTOUTADC3_IN6\n- - - - L2 27 30 L2 PF9 I/O FT(5)SPI5_MOSI, SAI1_FS_B, \nTIM14_CH1, \nQUADSPI_BK1_IO1, \nEVENTOUTADC3_IN7\n- 17 H1 K10 L1 28 31 L1 PF10 I/O FT(5)QUADSPI_CLK, \nDCMI_D11, LCD_DE, \nEVENTOUTADC3_IN8\n9 18 G2 K11 G1 29 32 G1PH0-OSC_IN\n(PH0)I/O FT - EVENTOUT OSC_IN\n10 19 G1 K12 H1 30 33 H1PH1-OSC_OUT\n(PH1)I/O FT - EVENTOUT OSC_OUT\n11 20 H2 H9 J1 31 34 J1 NRST I/O RST -\n12 21 M1 J9 M2 32 35 M2 PC0 I/O FT(5)OTG_HS_ULPI_STP, \nFMC_SDNWE, LCD_R5, \nEVENTOUTADC123_\nIN10Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nDS11189 Rev 7 59/220STM32F469xx Pinouts and pin description\n8313 22 N1 L12 M3 33 36 M3 PC1 I/O FT(5)TRACED0, \nSPI2_MOSI/I2S2_SD, \nSAI1_SD_A, ETH_MDC, \nEVENTOUTADC123_\nIN11\n14 23 - - M4 34 37 M4 PC2 I/O FT(5)SPI2_MISO, I2S2ext_SD, \nOTG_HS_ULPI_DIR, \nETH_MII_TXD2, \nFMC_SDNE0, EVENTOUTADC123_\nIN12\n15 24 - - M5 35 38 L4 PC3 I/O FT(5)SPI2_MOSI/I2S2_SD, \nOTG_HS_ULPI_NXT, \nETH_MII_TX_CLK, \nFMC_SDCKE0, \nEVENTOUTADC123_\nIN13\n- 25 - - - 36 39 J5 VDD S - - - -\n------- J 6 V S S S- - - -\n16 26 J2 L11 M1 37 40 M1 VSSA S - - - -\n---- N 1 -- N 1 V R E F - S- - - -\n17 27 - - P1 38 41 P1 VREF+ S - - - -18 28 J3 M12 R1 39 42 R1 VDDA S - - - -\n19 29 J5 L10 N3 40 43 N3 PA0-WKUP(PA0) I/O FT\n(6)TIM2_CH1/TIM2_ETR, \nTIM5_CH1, TIM8_ETR, \nUSART2_CTS, UART4_TX, \nETH_MII_CRS, \nEVENTOUTADC123_IN0, \nWKUP\n20 30 K1 K9 N2 41 44 N2 PA1 I/O FT(5)TIM2_CH2, TIM5_CH2, \nUSART2_RTS, UART4_RX, \nQUADSPI_BK1_IO3, \nETH_MII_RX_CLK/ETH_R\nMII_REF_CLK, LCD_R2, \nEVENTOUTADC123_IN1\n21 31 K2 L9 P2 42 45 P2 PA2 I/O FT(5)TIM2_CH3, TIM5_CH3, \nTIM9_CH1, USART2_TX, \nETH_MDIO, LCD_R1, \nEVENTOUTADC123_IN2\n- - L2 M11 F4 43 46 K4 PH2 I/O FT -QUADSPI_BK2_IO0, \nETH_MII_CRS, \nFMC_SDCKE0, LCD_R0, \nEVENTOUT-\n- - L1 N12 G4 44 47 J4 PH3 I/O FT -QUADSPI_BK2_IO1, \nETH_MII_COL, \nFMC_SDNE0, LCD_R1, \nEVENTOUT-\n- - M2 M10 H4 45 48 H4 PH4 I/O FT -I2C2_SCL, LCD_G5, \nOTG_HS_ULPI_NXT, \nLCD_G4, EVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nPinouts and pin description STM32F469xx\n60/220 DS11189 Rev 7- - L3 K8 J4 46 49 J3 PH5 I/O FT -I2C2_SDA, SPI5_NSS, \nFMC_SDNWE, EVENTOUT-\n22 32 K3 N10 R2 47 50 R2 PA3 I/O FT(5)TIM2_CH4, TIM5_CH4, \nTIM9_CH2, USART2_RX, \nLCD_B2, \nOTG_HS_ULPI_D0, \nETH_MII_COL, LCD_B5, \nEVENTOUTADC123_IN3\n23 33 J1 N11 - - 51 K6 VSS S - - - -\n- - - - L4 48 - L5 BYPASS_REG I FT - - -\n24 34 J4 P12 K4 49 52 K5 VDD S - - - -\n25 35 N2 M9 N4 50 53 N4 PA4 I/O TTa -SPI1_NSS, \nSPI3_NSS/I2S3_WS, \nUSART2_CK, \nOTG_HS_SOF, \nDCMI_HSYNC, \nLCD_VSYNC, EVENTOUTADC12_IN4, \nDAC_OUT1\n26 36 M3 L8 P4 51 54 P4 PA5 I/O TTa -TIM2_CH1/TIM2_ETR, \nTIM8_CH1N, SPI1_SCK, \nOTG_HS_ULPI_CK, \nLCD_R4, EVENTOUTADC12_IN5, \nDAC_OUT2\n27 37 N3 P11 P3 52 55 P3 PA6 I/O FT(5)TIM1_BKIN, TIM3_CH1, \nTIM8_BKIN, SPI1_MISO, \nTIM13_CH1, \nDCMI_PIXCLK, LCD_G2, \nEVENTOUTADC12_IN6\n28 38 K4 J8 R3 53 56 R3 PA7 I/O FT(5)TIM1_CH1N, TIM3_CH2, \nTIM8_CH1N, SPI1_MOSI, \nTIM14_CH1, \nQUADSPI_CLK, \nETH_MII_RX_DV/ETH_RMI\nI_CRS_DV, FMC_SDNWE, \nEVENTOUTADC12_IN7\nNC\n(2) 39 - - N5 54 57 N5 PC4 I/O FT(5)ETH_MII_RXD0/ETH_RMII\n_RXD0, FMC_SDNE0, \nEVENTOUTADC12_IN14\nNC\n(2) 40 - - P5 55 58 P5 PC5 I/O FT(5)ETH_MII_RXD1/ETH_RMII\n_RXD1, FMC_SDCKE0, \nEVENTOUTADC12_IN15\n------ 5 9 L 7 V D D S - - - -\n------ 6 0 L 6 V S S S - - - -\n29 41 N4 P10 R5 56 61 R5 PB0 I/O FT(5)TIM1_CH2N, TIM3_CH3, \nTIM8_CH2N, LCD_R3, \nOTG_HS_ULPI_D1, \nETH_MII_RXD2, LCD_G1, \nEVENTOUTADC12_IN8Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nDS11189 Rev 7 61/220STM32F469xx Pinouts and pin description\n8330 42 K5 N9 R4 57 62 R4 PB1 I/O FT(5)TIM1_CH3N, TIM3_CH4, \nTIM8_CH3N, LCD_R6, \nOTG_HS_ULPI_D2, \nETH_MII_RXD3, LCD_G0, \nEVENTOUTADC12_IN9\n31 43 L5 P9 M6 58 63 M5PB2-\nBOOT1(PB2)I/O FT - EVENTOUT -\n- - - - - - 64 G4 PI15 I/O FT -LCD_G2, LCD_R0, \nEVENTOUT-\n------ 6 5 R 6 P J 0 I / O F T -LCD_R7, LCD_R1, \nEVENTOUT-\n- - - - - - 66 R7 PJ1 I/O FT - LCD_R2, EVENTOUT ------- 6 7 P 7 P J 2 I / O F T -DSIHOST_TE, LCD_R3, \nEVENTOUT-\n- - - - - - 68 N8 PJ3 I/O FT - LCD_R4, EVENTOUT -\n- - - - - - 69 M9 PJ4 I/O FT - LCD_R5, EVENTOUT -\n- 4 4M 5K 7R 65 97 0P 8 P F 1 1 I / OF T -SPI5_MOSI, \nFMC_SDNRAS, \nDCMI_D12, EVENTOUT-\n- 45 N5 M8 P6 60 71 M6 PF12 I/O FT - FMC_A6, EVENTOUT -\n- - J6 N8 M8 61 72 K7 VSS S - - - -- 4 6K 6P 8N 86 27 3L 8 V D D S - - - -\n- 4 7M 4J 7N 66 37 4N 6 P F 1 3 I / OF T - F M C _ A 7 ,  E V E N T O U T -\n- 4 8H 5L 7R 76 47 5P 6 P F 1 4 I / OF T - F M C _ A 8 ,  E V E N T O U T -- 4 9M 6H 8P 76 57 6M 8 P F 1 5 I / OF T - F M C _ A 9 ,  E V E N T O U T -- 5 0N 6J 6N 76 67 7N 7 P G 0 I / OF T - F M C _ A 1 0 ,  E V E N T O U T -\n- 5 1M 7P 7M 76 77 8M 7 P G 1 I / OF T - F M C _ A 1 1 ,  E V E N T O U T -\n32 52 N7 N7 R8 68 79 R8 PE7 I/O FT -TIM1_ETR, UART7_Rx, \nQUADSPI_BK2_IO0, \nFMC_D4, EVENTOUT-\n33 53 G6 M7 P8 69 80 N9 PE8 I/O FT -TIM1_CH1N, UART7_Tx, \nQUADSPI_BK2_IO1, \nFMC_D5, EVENTOUT-\n34 54 H6 K6 P9 70 81 P9 PE9 I/O FT -TIM1_CH1, \nQUADSPI_BK2_IO2, \nFMC_D6, EVENTOUT-\n- 55 J7 - M9 71 82 K8 VSS S - - - -\n- 56 L6 - N9 72 83 L9 VDD S - - - -\n35 57 H7 P6 R9 73 84 R9 PE10 I/O FT -TIM1_CH2N, \nQUADSPI_BK2_IO3, \nFMC_D7, EVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nPinouts and pin description STM32F469xx\n62/220 DS11189 Rev 736 58 K7 N6 P10 74 85 P10 PE11 I/O FT -TIM1_CH2, SPI4_NSS, \nFMC_D8, LCD_G3, \nEVENTOUT-\n37 59 L7 M6 R10 75 86 R10 PE12 I/O FT -TIM1_CH3N, SPI4_SCK, \nFMC_D9, LCD_B4, \nEVENTOUT-\n38 60 J8 L6 N11 76 87 R12 PE13 I/O FT -TIM1_CH3, SPI4_MISO, \nFMC_D10, LCD_DE, \nEVENTOUT-\n39 61 K8 J5 P11 77 88 P11 PE14 I/O FT -TIM1_CH4, SPI4_MOSI, \nFMC_D11, LCD_CLK, \nEVENTOUT-\n40 62 L8 P5 R11 78 89 R11 PE15 I/O FT -TIM1_BKIN, FMC_D12, \nLCD_R7, EVENTOUT-\n41 63 M8 N5 R12 79 90 P12 PB10 I/O FT -TIM2_CH3, I2C2_SCL, \nSPI2_SCK/I2S2_CK, \nUSART3_TX, \nQUADSPI_BK1_NCS, \nOTG_HS_ULPI_D3, \nETH_MII_RX_ER, LCD_G4, \nEVENTOUT-\n42 64 N8 K5 R13 80 91 R13 PB11 I/O FT -TIM2_CH4, I2C2_SDA, \nUSART3_RX, \nOTG_HS_ULPI_D4, \nETH_MII_TX_EN/ETH_RMI\nI_TX_EN, DSIHOST_TE, \nLCD_G5, EVENTOUT-\n43 65 N9 N4 M10 81 92 L11 VCAP1 S - - - -\n44 - M9 P4 - - 93 K9 VSS S - - - -\n45 66 L9 P3 N10 82 94 L10 VDD S - - - -\n- - - - - - 95 M14 PJ5 I/O FT - LCD_R6, EVENTOUT -\n- - - - M11 83 96 P13 PH6 I/O FT -I2C2_SMBA, SPI5_SCK, \nTIM12_CH1, \nETH_MII_RXD2, \nFMC_SDNE1, DCMI_D8, \nEVENTOUT-\n- - - - N12 84 97 N13 PH7 I/O FT -I2C3_SCL, SPI5_MISO, \nETH_MII_RXD3, \nFMC_SDCKE1, DCMI_D9, \nEVENTOUT-\n- - H8 M5 - - 98 P14 PH8 I/O FT -I2C3_SDA, FMC_D16, \nDCMI_HSYNC, LCD_R2, \nEVENTOUT-\n- - H9 L5 - - 99 N14 PH9 I/O FT -I2C3_SMBA, TIM12_CH2, \nFMC_D17, DCMI_D0, \nLCD_R3, EVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nDS11189 Rev 7 63/220STM32F469xx Pinouts and pin description\n83- - J9 M4 - - 100 P15 PH10 I/O FT -TIM5_CH1, FMC_D18, \nDCMI_D1, LCD_R4, \nEVENTOUT-\n- - K9 N3 - - 101 N15 PH11 I/O FT -TIM5_CH2, FMC_D19, \nDCMI_D2, LCD_R5, \nEVENTOUT-\n- - H10 P2 - - 102 M15 PH12 I/O FT -TIM5_CH3, FMC_D20, \nDCMI_D3, LCD_R6, \nEVENTOUT-\n--- H 7 --- K 1 0 V S S S- - - -\n- 6 6 ---- 1 0 3 K 1 1 V D D S - - - -\n46 67 N10 H5 P12 85 104 L13 PB12 I/O FT -TIM1_BKIN, I2C2_SMBA, \nSPI2_NSS/I2S2_WS, \nUSART3_CK, CAN2_RX, \nOTG_HS_ULPI_D5, \nETH_MII_TXD0/ETH_RMII\n_TXD0, OTG_HS_ID, \nEVENTOUT-\n47 68 N11 K4 P13 86 105 K14 PB13 I/O FT -TIM1_CH1N, \nSPI2_SCK/I2S2_CK, \nUSART3_CTS, CAN2_TX, \nOTG_HS_ULPI_D6, \nETH_MII_TXD1/ETH_RMII\n_TXD1, EVENTOUTOTG_HS_\nVBUS\n48 69 N12 P1 R14 87 106 R14 PB14 I/O FT -TIM1_CH2N, TIM8_CH2N, \nSPI2_MISO, I2S2ext_SD, \nUSART3_RTS, \nTIM12_CH1, OTG_HS_DM, \nEVENTOUT-\n49 70 N13 N2 R15 88 107 R15 PB15 I/O FT -RTC_REFIN, TIM1_CH3N, \nTIM8_CH3N, \nSPI2_MOSI/I2S2_SD, \nTIM12_CH2, OTG_HS_DP, \nEVENTOUT-\n50 71 L10 L4 P15 89 108 L15 PD8 I/O FT -USART3_TX, FMC_D13, \nEVENTOUT-\n51 72 M10 N1 P14 90 109 L14 PD9 I/O FT -USART3_RX, FMC_D14, \nEVENTOUT-\n52 73 L11 M3 N15 91 110 K15 PD10 I/O FT -USART3_CK, FMC_D15, \nLCD_B3, EVENTOUT-\n- 74 M11 J4 N14 92 111 N10 PD11 I/O FT -USART3_CTS, \nQUADSPI_BK1_IO0, \nFMC_A16/FMC_CLE, \nEVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nPinouts and pin description STM32F469xx\n64/220 DS11189 Rev 7- 75 M13 M2 N13 93 112 M10 PD12 I/O FT -TIM4_CH1, USART3_RTS, \nQUADSPI_BK1_IO1, \nFMC_A17/FMC_ALE, \nEVENTOUT-\n- - M12 H4 M15 94 113 M11 PD13 I/O FT -TIM4_CH2, \nQUADSPI_BK1_IO3, \nFMC_A18, EVENTOUT-\n- 76 J10 M1 - 95 114 J10 VSS S - - - -\n- 77 K10 - J13 96 115 J11 VDD S - - - -\n53 78 L12 L3 M14 97 116 L12 PD14 I/O FT -TIM4_CH3, FMC_D0, \nEVENTOUT-\n54 79 L13 L2 L14 98 117 K13 PD15 I/O FT -TIM4_CH4, FMC_D1, \nEVENTOUT-\n55 80 K13 L1 J12 99 118 H11 VDDDSI S - - - -\n------- H 1 0 V S S S- - - -\n56 81 K12 K1 K12 100 119 K12 VCAPDSI S - - - -\n- - - K2 D13 - - G13 VDD12DSI S - - - -\n57 82 J12 K3 M12 101 120 J12 DSIHOST_D0P I/O - - - -58 83 J13 J3 M13 102 121 J13 DSIHOST_D0N I/O - - - -\n59 84 K11 H1 H12 103 122 G12 VSSDSI S - - - -\n60 85 H12 J1 L12 104 123 H12 DSIHOST_CKP I/O - - - -61 86 H13 J2 L13 105 124 H13 DSIHOST_CKN I/O - - - -\n62 87 J11 - D13 106 125 - VDD12DSI S - - - -\n63 88 G12 H3 E12 107 126 F12 DSIHOST_D1P I/O - - - -64 89 G13 H2 E13 108 127 F13 DSIHOST_D1N I/O - - - -\n- - H11 - H12 109 128 - VSSDSI S - - - -\n- 90 F13 G5 L15 110 129 M13 PG2 I/O FT - FMC_A12, EVENTOUT -\n- 91 F12 G4 K15 111 130 M12 PG3 I/O FT - FMC_A13, EVENTOUT -\n- 92 E13 G2 K14 112 131 N12 PG4 I/O FT -FMC_A14/FMC_BA0, \nEVENTOUT-\n- 93 E12 G1 K13 113 132 N11 PG5 I/O FT -FMC_A15/FMC_BA1, \nEVENTOUT-\n- 94 F11 G3 J15 114 133 J15 PG6 I/O FT -DCMI_D12, LCD_R7, \nEVENTOUT-\n- 95 E11 H6 J14 115 134 J14 PG7 I/O FT -SAI1_MCLK_A, \nUSART6_CK, FMC_INT, \nDCMI_D13, LCD_CLK, \nEVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nDS11189 Rev 7 65/220STM32F469xx Pinouts and pin description\n83- 96 D13 G6 H14 116 135 H14 PG8 I/O FT -SPI6_NSS, USART6_RTS, \nETH_PPS_OUT, \nFMC_SDCLK, LCD_G7, \nEVENTOUT-\n- - G9 F2 G12 117 136 G10 VSS S - - - -\n65 97 G11 F1 H13 118 137 G11 VDDUSB S - - - -\n66 98 F9 F3 H15 119 138 H15 PC6 I/O FT -TIM3_CH1, TIM8_CH1, \nI2S2_MCK, USART6_TX, \nSDIO_D6, DCMI_D0, \nLCD_HSYNC, EVENTOUT-\n67 99 F10 G7 G15 120 139 G15 PC7 I/O FT -TIM3_CH2, TIM8_CH2, \nI2S3_MCK, USART6_RX, \nSDIO_D7, DCMI_D1, \nLCD_G6, EVENTOUT-\n68 100 E10 F4 G14 121 140 G14 PC8 I/O FT -TRACED1, TIM3_CH3, \nTIM8_CH3, USART6_CK, \nSDIO_D0, DCMI_D2, \nEVENTOUT-\n69 101 G10 F5 F14 122 141 F14 PC9 I/O FT -MCO2, TIM3_CH4, \nTIM8_CH4, I2C3_SDA, \nI2S_CKIN, \nQUADSPI_BK1_IO0, \nSDIO_D1, DCMI_D3, \nEVENTOUT-\n70 102 D8 E1 F15 123 142 F15 PA8 I/O FT -MCO1, TIM1_CH1, \nI2C3_SCL, USART1_CK, \nOTG_FS_SOF, LCD_R6, \nEVENTOUT-\n71 103 E8 E2 E15 124 143 E15 PA9 I/O FT -TIM1_CH2, I2C3_SMBA, \nSPI2_SCK/I2S2_CK, \nUSART1_TX, DCMI_D0, \nEVENTOUTOTG_FS_\nVBUS\n72 104 E9 E3 D15 125 144 D15 PA10 I/O FT -TIM1_CH3, USART1_RX, \nOTG_FS_ID, DCMI_D1, \nEVENTOUT-\n73 105 A13 F7 C15 126 145 C15 PA11 I/O FT -TIM1_CH4, USART1_CTS, \nCAN1_RX, OTG_FS_DM, \nLCD_R4, EVENTOUT-\n74 106 A12 F6 B15 127 146 B15 PA12 I/O FT -TIM1_ETR, USART1_RTS, \nCAN1_TX, OTG_FS_DP, \nLCD_R5, EVENTOUT-\n75 107 A11 D1 A15 128 147 A15PA13(JTMS-\nSWDIO)I/O FT - JTMS-SWDIO, EVENTOUT -\n76 108 D12 D2 F13 129 148 E11 VCAP2 S - - - -\n- 109 D11 C1 F12 130 149 F10 VSS S - - - -Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nPinouts and pin description STM32F469xx\n66/220 DS11189 Rev 777 110 D10 C2 G13 131 150 F11 VDD S - - - -\n- - D9 B1 - - 151 E12 PH13 I/O FT -TIM8_CH1N, CAN1_TX, \nFMC_D21, LCD_G2, \nEVENTOUT-\n- - C13 D3 - - 152 E13 PH14 I/O FT -TIM8_CH2N, FMC_D22, \nDCMI_D4, LCD_G3, \nEVENTOUT-\n- - C12 E4 - - 153 D13 PH15 I/O FT -TIM8_CH3N, FMC_D23, \nDCMI_D11, LCD_G4, \nEVENTOUT-\n- - B13 E5 E14 132 154 E14 PI0 I/O FT -TIM5_CH4, \nSPI2_NSS/I2S2_WS(7), \nFMC_D24, DCMI_D13, \nLCD_G5, EVENTOUT-\n- - C11 C3 D14 133 155 D14 PI1 I/O FT -SPI2_SCK/I2S2_CK(7), \nFMC_D25, DCMI_D8, \nLCD_G6, EVENTOUT-\n-- B 1 2 A 1 -NC\n(2) 156 C14 PI2 I/O FT -TIM8_CH4, SPI2_MISO, \nI2S2ext_SD, FMC_D26, \nDCMI_D9, LCD_G7, \nEVENTOUT-\n- - B10 B2 C13 134 157 C13 PI3 I/O FT -TIM8_ETR, \nSPI2_MOSI/I2S2_SD, \nFMC_D27, DCMI_D10, \nEVENTOUT-\n78 - - - D9 135 - F9 VSS S - - - -\n- - - B5 C9 136 158 E10 VDD S - - - -\n79 111 A10 D4 A14 137 159 A14PA14(JTCK-\nSWCLK)I/O FT - JTCK-SWCLK, EVENTOUT -\n80 112 B11 A2 A13 138 160 A13 PA15(JTDI) I/O FT -JTDI, \nTIM2_CH1/TIM2_ETR, \nSPI1_NSS, \nSPI3_NSS/I2S3_WS, \nEVENTOUT-\n81 113 C10 D5 B14 139 161 B14 PC10 I/O FT -SPI3_SCK/I2S3_CK, \nUSART3_TX, UART4_TX, \nQUADSPI_BK1_IO1, \nSDIO_D2, DCMI_D8, \nLCD_R2, EVENTOUT-\n82 114 B9 B3 B13 140 162 B13 PC11 I/O FT -I2S3ext_SD, SPI3_MISO, \nUSART3_RX, UART4_RX, \nQUADSPI_BK2_NCS, \nSDIO_D3, DCMI_D4, \nEVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nDS11189 Rev 7 67/220STM32F469xx Pinouts and pin description\n8383 115 A9 C4 A12 141 163 A12 PC12 I/O FT -TRACED3, \nSPI3_MOSI/I2S3_SD, \nUSART3_CK, UART5_TX, \nSDIO_CK, DCMI_D9, \nEVENTOUT-\n84 116 C9 E6 B12 142 164 B12 PD0 I/O FT -CAN1_RX, FMC_D2, \nEVENTOUT-\n85 117 C7 A3 C12 143 165 C12 PD1 I/O FT -CAN1_TX, FMC_D3, \nEVENTOUT-\n86 118 B8 C5 D12 144 166 D12 PD2 I/O FT -TRACED2, TIM3_ETR, \nUART5_RX, SDIO_CMD, \nDCMI_D11, EVENTOUT-\n87 119 C8 D6 D11 145 167 C11 PD3 I/O FT -SPI2_SCK/I2S2_CK, \nUSART2_CTS, FMC_CLK, \nDCMI_D5, LCD_G7, \nEVENTOUT-\n88 120 C6 B4 D10 146 168 D11 PD4 I/O FT -USART2_RTS, FMC_NOE, \nEVENTOUT-\n89 121 B7 C6 C11 147 169 C10 PD5 I/O FT -USART2_TX, FMC_NWE, \nEVENTOUT-\n- 122 F8 A4 D8 148 170 F8 VSS S - - - -\n- 123 F7 - C8 149 171 E9 VDD S - - - -\n90 124 D7 E7 B11 150 172 B11 PD6 I/O FT -SPI3_MOSI/I2S3_SD, \nSAI1_SD_A, USART2_RX, \nFMC_NWAIT, DCMI_D10, \nLCD_B2, EVENTOUT-\n91 - A8 A5 A11 151 173 A11 PD7 I/O FT -USART2_CK, FMC_NE1, \nEVENTOUT-\n------ 1 7 4 B 1 0 P J 1 2 I / O F T -LCD_G3, LCD_B0, \nEVENTOUT-\n- - - - - - 175 B9 PJ13 I/O FT -LCD_G4, LCD_B1, \nEVENTOUT-\n- - - - - - 176 C9 PJ14 I/O FT - LCD_B2, EVENTOUT -\n- - - - - - 177 D10 PJ15 I/O FT - LCD_B3, EVENTOUT -\n- 125 E6 D7 C10 152 178 D9 PG9 I/O FT -USART6_RX, \nQUADSPI_BK2_IO2, \nFMC_NE2/FMC_NCE, \nDCMI_VSYNC, EVENTOUT-\n- 126 E7 C7 B10 153 179 C8 PG10 I/O FT -LCD_G3, FMC_NE3, \nDCMI_D2, LCD_B2, \nEVENTOUT-\n- 127 B6 B6 B9 154 180 B8 PG11 I/O FT -ETH_MII_TX_EN/ETH_RMI\nI_TX_EN, DCMI_D3, \nLCD_B3, EVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nPinouts and pin description STM32F469xx\n68/220 DS11189 Rev 7- 128 A7 A6 B8 155 181 C7 PG12 I/O FT -SPI6_MISO, \nUSART6_RTS, LCD_B4, \nFMC_NE4, LCD_B1, \nEVENTOUT-\n- - A6 E8 A8 156 182 B3 PG13 I/O FT -TRACED0, SPI6_SCK, \nUSART6_CTS, \nETH_MII_TXD0/ETH_RMII\n_TXD0, FMC_A24, \nLCD_R0, EVENTOUT-\n- - - - A7 157 183 A4 PG14 I/O FT -TRACED1, SPI6_MOSI, \nUSART6_TX, \nQUADSPI_BK2_IO3, \nETH_MII_TXD1/ETH_RMII\n_TXD1, FMC_A25, \nLCD_B0, EVENTOUT-\n- 129 - B7 D7 158 184 F7 VSS S - - - -\n- 130 - A7 C7 159 185 E8 VDD S - - - -\n- - - - - - 186 D8 PK3 I/O FT - LCD_B4, EVENTOUT -- - - - - - 187 D7 PK4 I/O FT - LCD_B5, EVENTOUT -\n- - - - - - 188 C6 PK5 I/O FT - LCD_B6, EVENTOUT -\n- - - - - - 189 C5 PK6 I/O FT - LCD_B7, EVENTOUT -- - - - - - 190 C4 PK7 I/O FT - LCD_DE, EVENTOUT -\n- 131 F6 D8 B7 160 191 B7 PG15 I/O FT -USART6_CTS, \nFMC_SDNCAS, \nDCMI_D13, EVENTOUT-\n92 132 B5 A8 A10 161 192 A10PB3(JTDO/TRA\nCESWO)I/O FT -JTDO/TRACESWO, \nTIM2_CH2, SPI1_SCK, \nSPI3_SCK/I2S3_CK, \nEVENTOUT-\n93 133 D6 C8 A9 162 193 A9 PB4(NJTRST) I/O FT -NJTRST, TIM3_CH1, \nSPI1_MISO, SPI3_MISO, \nI2S3ext_SD, EVENTOUT-\n94 134 D5 B8 A6 163 194 A8 PB5 I/O FT -TIM3_CH2, I2C1_SMBA, \nSPI1_MOSI, \nSPI3_MOSI/I2S3_SD, \nCAN2_RX, \nOTG_HS_ULPI_D7, \nETH_PPS_OUT, \nFMC_SDCKE1, DCMI_D10, \nLCD_G7, EVENTOUT-\n95 135 C5 G8 B6 164 195 B6 PB6 I/O FT -TIM4_CH1, I2C1_SCL, \nUSART1_TX, CAN2_TX, \nQUADSPI_BK1_NCS, \nFMC_SDNE1, DCMI_D5, \nEVENTOUT-Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nDS11189 Rev 7 69/220STM32F469xx Pinouts and pin description\n8396 136 B4 A9 B5 165 196 B5 PB7 I/O FT -TIM4_CH2, I2C1_SDA, \nUSART1_RX, FMC_NL, \nDCMI_VSYNC, EVENTOUT-\n97 137 A5 F8 D6 166 197 E6 BOOT0 I B - - VPP\n98 138 D4 B9 A5 167 198 A7 PB8 I/O FT -TIM4_CH3, TIM10_CH1, \nI2C1_SCL, CAN1_RX, \nETH_MII_TXD3, SDIO_D4, \nDCMI_D6, LCD_B6, \nEVENTOUT-\n99 139 C4 E9 B4 168 199 B4 PB9 I/O FT -TIM4_CH4, TIM11_CH1, \nI2C1_SDA, \nSPI2_NSS/I2S2_WS, \nCAN1_TX, SDIO_D5, \nDCMI_D7, LCD_B7, \nEVENTOUT-\nNC\n(2) 140 A4 A10 A4 169 200 A6 PE0 I/O FT -TIM4_ETR, UART8_Rx, \nFMC_NBL0, DCMI_D2, \nEVENTOUT-\nNC\n(2) 141 A3 C9 A3 170 201 A5 PE1 I/O FT -UART8_Tx, FMC_NBL1, \nDCMI_D3, EVENTOUT-\n- - E3 B10 D5 - 202 F6 VSS S - - - -\n- 142 C3 D9 C6 171 203 E5 PDR_ON S - - - -\n100 143 D3 A11 C5 172 204 E7 VDD S - - - -\n- - B3 D10 D4 173 205 C3 PI4 I/O FT -TIM8_BKIN, FMC_NBL2, \nDCMI_D5, LCD_B4, \nEVENTOUT-\n- - A2 C10 C4 174 206 D3 PI5 I/O FT -TIM8_CH1, FMC_NBL3, \nDCMI_VSYNC, LCD_B5, \nEVENTOUT-\n- - A1 B11 C3 175 207 D6 PI6 I/O FT -TIM8_CH2, FMC_D28, \nDCMI_D6, LCD_B6, \nEVENTOUT-\n- - B1 A12 C2 176 208 D4 PI7 I/O FT -TIM8_CH3, FMC_D29, \nDCMI_D7, LCD_B7, \nEVENTOUT-\n1. Function availability depends on the chosen device.\n2. NC (not-connected) pins are not bonded. They must be configur ed by software to output push-pull and forced to “0” in the \noutput data register to avoid extra cu rrent consumption in low power modes.\n3. PC13, PC14, PC15 and PI8 are supplied through the power swit ch. Since the switch only sinks a limited amount of current \n(3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:\n- The speed should not exceed 2 MHz with a maximum load of 30 pF.- These I/Os must not be used as a current source (e.g. to drive an LED).\n4. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after \nreset (because these registers are not reset by the main rese t). For details on how to manage these I/Os, refer to the RTC \nregister description sections in the STM3 2F4xx reference manual, available from www.st.com .\n5.  FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).Table 10. STM32F469xx pin and ball definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin types\nI/O structures\nNotesAlternate functionsAdditional \nfunctionsLQFP100\nLQFP144\nUFBGA169\nWLCSP168\nUFBGA176\nLQFP176\nLQFP208\nTFBGA216\nPinouts and pin description STM32F469xx\n70/220 DS11189 Rev 76. If the device is delivered in an WLCSP168, UFBGA169 , UFBGA176, LQFP176 or TFBGA216 package, and the \nBYPASS_REG pin is set to VDD (Regulator OFF/internal reset ON  mode), then PA0 is used as an internal Reset (active \nlow).\n7. PI0 and PI1 cannot be used for I2S2 full-duplex mode.\nDS11189 Rev 7 71/220STM32F469xx Pinouts and pin description\n83         Table 11. FMC pin definition\nPin name NOR/PSRAM/SRAM NOR/PSRAM Mux NAND16 SDRAM\nPF0 A0 - - A0\nPF1 A1 - - A1PF2 A2 - - A2\nPF3 A3 - - A3\nPF4 A4 - - A4PF5 A5 - - A5\nPF12 A6 - - A6\nPF13 A7 - - A7PF14 A8 - - A8\nPF15 A9 - - A9\nPG0 A10 - - A10\nPG1 A11 - - A11\nPG2 A12 - - A12PG3 A13 - -\nPG4 A14 - - BA0\nPG5 A15 - - BA1\nPD11 A16 A16 CLE -\nPD12 A17 A17 ALE -\nPD13 A18 A18 - -\nPE3 A19 A19 - -\nPE4 A20 A20 - -\nPE5 A21 A21 - -PE6 A22 A22 - -\nPE2 A23 A23 - -\nPG13 A24 A24 - -PG14 A25 A25 - -\nPD14 D0 DA0 D0 D0\nPD15 D1 DA1 D1 D1\nPD0 D2 DA2 D2 D2\nPD1 D3 DA3 D3 D3\nPE7 D4 DA4 D4 D4PE8 D5 DA5 D5 D5\nPE9 D6 DA6 D6 D6\nPE10 D7 DA7 D7 D7\nPE11 D8 DA8 D8 D8\nPinouts and pin description STM32F469xx\n72/220 DS11189 Rev 7PE12 D9 DA9 D9 D9\nPE13 D10 DA10 D10 D10\nPE14 D11 DA11 D11 D11PE15 D12 DA12 D12 D12\nPD8 D13 DA13 D13 D13\nPD9 D14 DA14 D14 D14\nPD10 D15 DA15 D15 D15\nPH8 D16 - - D16\nPH9 D17 - - D17\nPH10 D18 - - D18\nPH11 D19 - - D19\nPH12 D20 - - D20\nPH13 D21 - - D21\nPH14 D22 - - D22PH15 D23 - - D23\nPI0 D24 - - D24\nPI1 D25 - - D25PI2 D26 - - D26\nPI3 D27 - - D27\nPI6 D28 - - D28PI7 D29 - - D29\nPI9 D30 - - D30\nPI10 D31 - - D31\nPD7 NE1 NE1 - -\nPG9 NE2 NE2 NCE -\nPG10 NE3 NE3 - -\nPG11 - - - -\nPG12 NE4 NE4 - -\nPD3 CLK CLK - -PD4 NOE NOE NOE -\nPD5 NWE NWE NWE -\nPD6 NWAIT NWAIT NWAIT -\nPB7 NADV NADV - -\nPF6 - - - -\nPF7 - - - -Table 11. FMC pin definition (continued)\nPin name NOR/PSRAM/SRAM NOR/PSRAM Mux NAND16 SDRAM\nDS11189 Rev 7 73/220STM32F469xx Pinouts and pin description\n83PF8 - - - -\nPF9 - - - -\nPF10 - - - -\nPG6 - - - -\nPG7 - - INT -\nPE0 NBL0 NBL0 - NBL0PE1 NBL1 NBL1 - NBL1\nPI4 NBL2 - - NBL2\nPI5 NBL3 - - NBL3\nPG8 - - - SDCLK\nPC0 - - - SDNWE\nPF11 - - - SDNRAS\nPG15 - - - SDNCAS\nPH2 - - - SDCKE0PH3 - - - SDNE0\nPH6 - - - SDNE1\nPH7 - - - SDCKE1PH5 - - - SDNWE\nPC2 - - - SDNE0\nPC3 - - - SDCKE0\nPB5 - - - SDCKE1\nPB6 - - - SDNE1Table 11. FMC pin definition (continued)\nPin name NOR/PSRAM/SRAM NOR/PSRAM Mux NAND16 SDRAM\nPinouts and pin description STM32F469xx\n74/220 DS11189 Rev 7\nTable 12. Alternate function\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nPort \nAPA0 -TIM2_CH1/\nTIM2_ETRTIM5_CH1 TIM8_ETR - - -USART2_\nCTSUART4_\nTX- - ETH_MII_CRS - - -EVENT\nOUT\nPA1 - TIM2_CH2 TIM5_CH2 ----USART2_\nRTSUART4_\nRXQUADSPI_\nBK1_IO3-ETH_MII_RX_\nCLK/ETH_RMI\nI_REF_CLK-- LCD_R2EVENT\nOUT\nPA2 - TIM2_CH3 TIM5_CH3 TIM9_CH1 -- -USART2_T\nX-- - ETH_MDIO -- LCD_R1EVENT\nOUT\nPA3 - TIM2_CH4 TIM5_CH4 TIM9_CH2 -- -USART2_\nRX- LCD_B2OTG_HS\n_ULPI_D0ETH_MII_COL -- LCD_B5EVENT\nOUT\nPA4 -- -- - SPI1_NSSSPI3_NSS/\nI2S3_WSUSART2_\nCK-- - -OTG_HS_S\nOFDCMI_HS\nYNCLCD_VSY\nNCEVENT\nOUT\nPA5 -TIM2_CH1/\nTIM2_ETR-TIM8_CH1\nN- SPI1_SCK -- - -OTG_HS\n_ULPI_C\nK- -- L C D _ R 4EVENT\nOUT\nPA6 - TIM1_BKIN TIM3_CH1TIM8_BKI\nN-SPI1_\nMISO-- - TIM13_CH1 - - -DCMI_PIX\nCLKLCD_G2EVENT\nOUT\nPA7 -TIM1_\nCH1NTIM3_CH2TIM8_CH1\nN-SPI1_\nMOSI-- - TIM14_CH1QUADSPI\n_CLKETH_MII_RX_\nDV/ETH_RMII\n_CRS_DVFMC_SDN\nWE--EVENT\nOUT\nPA8 MCO1 TIM1_CH1 -- I2C3_SCL - -USART1_\nCK--OTG_FS_\nSOF-- - LCD_R6EVENT\nOUT\nPA9 - TIM1_CH2 -- I2C3_SMBASPI2_SCK/I\n2S2_CK-USART1_T\nX-- - - - DCMI_D0 -EVENT\nOUT\nPA10 - TIM1_CH3 -- - --USART1_\nRX--OTG_FS_\nID-- DCMI_D1 -EVENT\nOUT\nPA11 - TIM1_CH4 -- - --USART1_\nCTS- CAN1_RXOTG_FS_\nDM-- -L C D _ R 4EVENT\nOUT\nPA12 - TIM1_ETR -- - --USART1_\nRTS- CAN1_TXOTG_FS_\nDP-- -L C D _ R 5EVENT\nOUT\nPA13JTMS-\nSWDIO-- ---- - - - - - -- -EVENT\nOUT\nPA14JTCK-\nSWCLK-- ---- - - - - - -- -EVENT\nOUT\nPA15 JTDITIM2_CH1/\nTIM2_ETR-- -S P I 1 _ N S SSPI3_NSS/\nI2S3_WS-- - - - - - -EVENT\n‘OUT\nSTM32F469xx Pinouts and pin description\nDS11189 Rev 7 75/220\nPort \nBPB0 - TIM1_CH2N TIM3_CH3TIM8_CH2\nN- - - - - LCD_R3OTG_HS\n_ULPI_D1ETH_MII_\nRXD2-- L C D _ G 1EVENT\nOUT\nPB1 - TIM1_CH3N TIM3_CH4TIM8_CH3\nN-- - - - LCD_R6OTG_HS\n_ULPI_D2ETH_MII_\nRXD3-- LCD_G0EVENT\nOUT\nPB2 -- -- - - -- -- - - - --EVENT\nOUT\nPB3JTDO /\nTRACES\nWOTIM2_CH2 -- SPI1_SCKSPI3_SCK/\nI2S3_CK-- - - - - - -EVENT\nOUT\nPB4 NJTRST - TIM3_CH1 -- SPI1_MISOSPI3_MIS\nOI2S3ext\n_SD-- - - - - -EVENT\nOUT\nPB5 -- TIM3_CH2 - I2C1_SMBA SPI1_MOSISPI3_MOS\nI/I2S3_SD- CAN2_RXOTG_HS\n_ULPI_D7ETH_PPS\nOUTFMC_\nSDCKE1DCMI_D10 LCD_G7EVENT\nOUT\nPB6 -- TIM4_CH1 - I2C1_SCL --USART1\n_TX- CAN2_TXQUADSPI\n_BK1_NC\nS-FMC_\nSDNE1DCMI_D5EVENT\nOUT\nPB7 -- TIM4_CH2 - I2C1_SDA --USART1_\nRX- - -- FMC_NLDCMI_VS\nYNCEVENT\nOUT\nPB8 -- TIM4_CH3TIM10_CH\n1I2C1_SCL --- - CAN1_RX -ETH_MII_\nTXD3SDIO_D4 DCMI_D6 LCD_B6EVENT\nOUT\nPB9 -- TIM4_CH4TIM11_CH\n1I2C1_SDASPI2_NSS/I\n2S2_WS-- - CAN1_TX -- SDIO_D5 DCMI_D7 LCD_B7EVENT\nOUT\nPB10 - TIM2_CH3 -- I2C2_SCLSPI2_SCK/I\n2S2_CK-USART3\n_TX-QUADSPI_\nBK1_NCSOTG_HS\n_ULPI_D3ETH_MII_RX_\nER- -L C D _ G 4EVENT\nOUT\nPB11 - TIM2_CH4 -- I2C2_SDA -USART3\n_RX-OTG_HS\n_ULPI_D4ETH_MII_TX_\nEN/ETH_RMII\n_TX_EN-DSIHOST_\nTELCD_G5EVENT\nOUT\nPB12 - TIM1_BKIN -- I2C2_SMBASPI2_NSS/I\n2S2_WS-USART3\n_CK- CAN2_RXOTG_HS\n_ULPI_D5ETH_MII_TXD\n0/ETH_RMII_T\nXD0OTG_HS_\nID--EVENT\nOUT\nPB13 - TIM1_CH1N -- -SPI2_SCK/I\n2S2_CK-USART3\n_CTS- CAN2_TXOTG_HS\n_ULPI_D6ETH_MII_TXD\n1/ETH_RMII_T\nXD1---EVENT\nOUT\nPB14 - TIM1_CH2N -TIM8_CH2\nN- SPI2_MISOI2S2ext_S\nDUSART3\n_RTS- TIM12_CH1 --OTG_HS_\n‘DM--EVENT\nOUT\nPB15RTC\n_REFINTIM1_CH3N -TIM8_CH3\nN-SPI2_MOSI\n/I2S2_SD-- - TIM12_CH2 --OTG_HS_\nDP--EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nPinouts and pin description STM32F469xx\n76/220 DS11189 Rev 7\nPort \nCPC0 - - - - - - - - - -OTG_HS\n_ULPI_ST\nP-FMC_SDN\nWE-L C D _ R 5EVENT\nOUT\nPC1TRACE\nD0-- --SPI2_MOSI\n/I2S2_SDSAI1_SD_\nA-- - ETH_MDC ---EVENT\nOUT\nPC2 -- -- - SPI2_MISOI2S2ext_S\nD-- -OTG_HS\n_ULPI_DI\nRETH_MII_TXD\n2FMC_SDN\nE0--EVENT\nOUT\nPC3 -- -- -SPI2_MOSI\n/I2S2_SD-- - -OTG_HS\n_ULPI_N\nXTETH_MII_TX_\nCLKFMC_SDC\nKE0--EVENT\nOUT\nPC4 -- -- - - -- -- -ETH_MII_RXD\n0/ETH_RMII_R\nXD0FMC_SDN\nE0--EVENT\nOUT\nPC5 -- -- - - -- -- -ETH_MII_RXD\n1/ETH_RMII_R\nXD1FMC_SDC\nKE0--EVENT\nOUT\nPC6 -- TIM3_CH1 TIM8_CH1 - I2S2_MCK --USART6\n_TX-- - SDIO_D6 DCMI_D0LCD_HSY\nNCEVENT\nOUT\nPC7 -- TIM3_CH2 TIM8_CH2 -- I2S3_MCK -USART6\n_RX-- - SDIO_D7 DCMI_D1 LCD_G6EVENT\nOUT\nPC8TRACE\nD1- TIM3_CH3 TIM8_CH3 -- - -USART6\n_CK-- - SDIO_D0 DCMI_D2 -EVENT\nOUT\nPC9 MCO2 - TIM3_CH4 TIM8_CH4 I2C3_SDA I2S_CKIN -- -QUADSPI_\nBK1_IO0-- SDIO_D1 DCMI_D3 -EVENT\nOUT\nPC10 - -- ---SPI3_SCK/\nI2S3_CKUSART3_\nTXUART4_\nTXQUADSPI_\nBK1_IO1-- SDIO_D2 DCMI_D8 LCD_R2EVENT\nOUT\nPC11 - -- -- I2S3ext_SDSPI3_MIS\nOUSART3_\nRXUART4_\nRXQUADSPI_\nBK2_NCS-- SDIO_D3 DCMI_D4 -EVENT\nOUT\nPC12TRACE\nD3-- -- -SPI3_MOS\nI/I2S3_SDUSART3_\nCKUART5_\nTX-- - SDIO_CK DCMI_D9 -EVENT\nOUT\nPC13 -- -- - - -- -- - - - --EVENT\nOUT\nPC14 -- -- - - -- -- - - - --EVENT\nOUT\nPC15 -- -- - - -- -- - - - --EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nSTM32F469xx Pinouts and pin description\nDS11189 Rev 7 77/220\nPort \nDPD0 - - - - - - - - - CAN1_RX - - FMC_D2 - -EVENT\nOUT\nPD1 -- -- - - -- - CAN1_TX -- FMC_D3 --EVENT\nOUT\nPD2TRACE\nD2- TIM3_ETR ---- -UART5_\nRX-- - SDIO_CMD DCMI_D11 -EVENT\nOUT\nPD3 -- -- -SPI2_SCK/I\n2S2_CK-USART2_\nCTS-- - - FMC_CLK DCMI_D5 LCD_G7EVENT\nOUT\nPD4 -- -- - - -USART2_\nRTS-- - - FMC_NOE --EVENT\nOUT\nPD5 -- -- - - -USART2_T\nX-- - - FMC_NWE --EVENT\nOUT\nPD6 -- -- -SPI3_MOSI\n/I2S3_SDSAI1_SD_\nAUSART2_\nRX-- - -FMC_NWAI\nTDCMI_D10 LCD_B2EVENT\nOUT\nPD7 -- -- - - -USART2_\nCK-- - - FMC_NE1 --EVENT\nOUT\nPD8 -- -- - - -USART3_T\nX-- - - FMC_D13 --EVENT\nOUT\nPD9 -- -- - - -USART3_\nRX-- - - FMC_D14 --EVENT\nOUT\nPD10 -- -- - - -USART3_\nCK-- - - FMC_D15 - LCD_B3EVENT\nOUT\nPD11 -- -- - - -USART3_\nCTS-QUADSPI_\nBK1_IO0--FMC_A16/F\nMC_CLE--EVENT\nOUT\nPD12 -- TIM4_CH1 ----USART3_\nRTS-QUADSPI_\nBK1_IO1--FMC_A17/F\nMC_ALE--EVENT\nOUT\nPD13 -- TIM4_CH2 ---- - -QUADSPI_\nBK1_IO3-- FMC_A18 --EVENT\nOUT\nPD14 -- TIM4_CH3 ---- - - - -- FMC_D0 --EVENT\nOUT\nPD15 -- TIM4_CH4 ---- - - - -- FMC_D1 --EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nPinouts and pin description STM32F469xx\n78/220 DS11189 Rev 7\nPort \nEPE0 - - TIM4_ETR - - - - -UART8_\nRx-- - F M C _ N B L 0 D C M I _ D 2 -EVENT\nOUT\nPE1 -- -- - - --UART8_\nTx-- - FMC_NBL1 DCMI_D3 -EVENT\nOUT\nPE2TRACE\nCLK-- -- SPI4_SCKSAI1_\nMCLK_A--QUADSPI_\nBK1_IO2-ETH_MII_TXD\n3FMC_A23 --EVENT\nOUT\nPE3TRACE\nD0-- -- -SAI1\n_SD_B-- - - - FMC_A19 --EVENT\nOUT\nPE4TRACE\nD1-- -- SPI4_NSSSAI1\n_FS_A-- - - - FMC_A20 DCMI_D4 LCD_B0EVENT\nOUT\nPE5TRACE\nD2-- TIM9_CH1 - SPI4_MISOSAI1\n_SCK_A-- - - - FMC_A21 DCMI_D6 LCD_G0EVENT\nOUT\nPE6TRACE\nD3-- TIM9_CH2 - SPI4_MOSISAI1\n_SD_A-- - - - FMC_A22 DCMI_D7 LCD_G1EVENT\nOUT\nPE7 - TIM1_ETR -- - ---UART7_\nRx-QUADSPI\n_BK2_IO0- FMC_D4 --EVENT\nOUT\nPE8 - TIM1_CH1N -- - ---UART7_\nTx-QUADSPI\n_BK2_IO1- FMC_D5 --EVENT\nOUT\nPE9 - TIM1_CH1 -- - --- - -QUADSPI\n_BK2_IO2- FMC_D6 --EVENT\nOUT\nPE10 - TIM1_CH2N -- - --- - -QUADSPI\n_BK2_IO3- FMC_D7 --EVENT\nOUT\nPE11 - TIM1_CH2 -- - SPI4_NSS -- - -- - FMC_D8 - LCD_G3EVENT\nOUT\nPE12 - TIM1_CH3N -- - SPI4_SCK -- - -- - FMC_D9 - LCD_B4EVENT\nOUT\nPE13 - TIM1_CH3 -- - SPI4_MISO -- - -- - FMC_D10 - LCD_DEEVENT\nOUT\nPE14 - TIM1_CH4 -- - SPI4_MOSI -- - -- - FMC_D11 - LCD_CLKEVENT\nOUT\nPE15 - TIM1_BKIN -- - --- - -- - FMC_D12 - LCD_R7EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nSTM32F469xx Pinouts and pin description\nDS11189 Rev 7 79/220\nPort \nFPF0 - - - - I2C2_SDA - - - - - - - FMC_A0 - -EVENT\nOUT\nPF1 - - - - I2C2_SCL - - - - - - - FMC_A1 - -EVENT\nOUT\nPF2 - - - - I2C2_SMBA - - - - - - - FMC_A2 - -EVENT\nOUT\nPF3 - - - - - - - - - - - - FMC_A3 - -EVENT\nOUT\nPF4 - - - - - - - - - - - - FMC_A4 - -EVENT\nOUT\nPF5 - - - - - - - - - - - - FMC_A5 - -EVENT\nOUT\nPF6 - - -TIM10_CH\n1-S P I 5 _ N S SSAI1_\nSD_B-UART7_\nRxQUADSPI_\nBK1_IO3-- - - -EVENT\nOUT\nPF7 - - -TIM11_CH\n1-S P I 5 _ S C KSAI1_\nMCLK_B-UART7_\nTxQUADSPI_\nBK1_IO2-- - - -EVENT\nOUT\nPF8 - - - - - SPI5_MISOSAI1_\nSCK_B- - TIM13_CH1QUADSPI\n_BK1_IO0-- - -EVENT\nOUT\nPF9 - - - - - SPI5_MOSISAI1_\nFS_B- - TIM14_CH1QUADSPI\n_BK1_IO1-- - -EVENT\nOUT\nPF10 - - - - - - - - -QUADSPI_\nCLK- - DCMI_D11 LCD_DEEVENT\nOUT\nPF11 - - - - - SPI5_MOSI - - - - - -FMC_SDN\nRASDCMI_D12 -EVENT\nOUT\nP F 1 2 - - -- - - -- - -- - F M C _ A 6 --EVENT\nOUT\nP F 1 3 - - -- - - -- - -- - F M C _ A 7 --EVENT\nOUT\nP F 1 4 - - -- - - -- - -- - F M C _ A 8 --EVENT\nOUT\nP F 1 5 - - -- - - -- - -- - F M C _ A 9 --EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nPinouts and pin description STM32F469xx\n80/220 DS11189 Rev 7\nPort \nGPG0 - - - - - - - - - - - - FMC_A10 - -EVENT\nOUT\nPG1 - - - - - - - - - - - - FMC_A11 --EVENT\nOUT\nPG2 - - - - - - - - - - - - FMC_A12 --EVENT\nOUT\nPG3 - - - - - - - - - - - - FMC_A13 --EVENT\nOUT\nPG4 - - - - - - - - - - - -FMC_A14/F\nMC_BA0--EVENT\nOUT\nPG5 - - - - - - - - - - - -FMC_A15/F\nMC_BA1--EVENT\nOUT\nPG6 - - - - - - - - - - - - DCMI_D12 LCD_R7EVENT\nOUT\nPG7 - - - - -SAI1\n_MCLK_AUSART6\n_CK- - - FMC_INT DCMI_D13 LCD_CLKEVENT\nOUT\nPG8 - - - - - SPI6_NSS - -USART6\n_RTS--ETH_PPS_OU\nTFMC_SDCL\nKLCD_G7EVENT\nOUT\nPG9 - - - - - - - -USART6\n_RXQUADSPI_\nBK2_IO2--FMC_NE2/\nFMC_NCEDCMI_VS\nYNCEVENT\nOUT\nPG10 - - - - - - - - LCD_G3 - - FMC_NE3 DCMI_D2 LCD_B2EVENT\nOUT\nPG11 - - - - - - - - - - -ETH_MII\n_TX_EN /\nETH_RMII\n_TX_EN- DCMI_D3 LCD_B3EVENT\nOUT\nPG12 - - - - - SPI6_MISO - -USART6\n_RTSLCD_B4 - - FMC_NE4 - LCD_B1EVENT\nOUT\nPG13TRACE\nD0-- -- S P I 6 _ S C K - -USART6\n_CTS--ETH_MII\n_TXD0 /\nETH_RMII\n_TXD0FMC_A24 - LCD_R0EVENT\nOUT\nPG14TRACE\nD1-- -- S P I 6 _ M O S I - -USART6\n_TXQUADSPI_\nBK2_IO3-ETH_MII\n_TXD1 /\nETH_RMII\n_TXD1FMC_A25 - LCD_B0EVENT\nOUT\nPG15 - - - - - - - -USART6\n_CTS-- -FMC_\nSDNCASDCMI_D13 -EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nSTM32F469xx Pinouts and pin description\nDS11189 Rev 7 81/220\nPort \nHPH0 - - - - - - - - - - - - - - -EVENT\nOUT\nPH1 - - - - - - - - - - - - - -EVENT\nOUT\nPH2 - - - - - - - - -QUADSPI_\nBK2_IO0- ETH_MII_CRSFMC_SDC\nKE0-L C D _ R 0EVENT\nOUT\nPH3 - - - - - - - - -QUADSPI_\nBK2_IO1- ETH_MII_COLFMC_SDN\nE0-L C D _ R 1EVENT\nOUT\nPH4 - - - - I2C2_SCL - - - - LCD_G5OTG_HS\n_ULPI_N\nXT-- - L C D _ G 4EVENT\nOUT\nPH5 - - - - I2C2_SDA SPI5_NSS - - - - - -FMC_SDN\nWE--EVENT\nOUT\nPH6 - - - - I2C2_SMBA SPI5_SCK - - - TIM12_CH1 -ETH_MII_RXD\n2FMC_SDN\nE1--EVENT\nOUT\nPH7 - - - - I2C3_SCL SPI5_MISO - - - - -ETH_MII_RXD\n3FMC_SDC\nKE1DCMI_D9 -EVENT\nOUT\nPH8 - - - - I2C3_SDA - - - - - - - FMC_D16DCMI_HS\nYNCLCD_R2EVENT\nOUT\nPH9 - - - - I2C3_SMBA - - - - TIM12_CH2 - - FMC_D17 DCMI_D0 LCD_R3EVENT\nOUT\nPH10 - - TIM5_CH1 - - - - - - - - - FMC_D18 DCMI_D1 LCD_R4EVENT\nOUT\nPH11 - - TIM5_CH2 - - - - - - - - - FMC_D19 DCMI_D2 LCD_R5EVENT\nOUT\nPH12 - - TIM5_CH3 - - - - - - - - - FMC_D20 DCMI_D3 LCD_R6EVENT\nOUT\nPH13 - - -TIM8_CH1\nN- - - - - CAN1_TX - - FMC_D21 - LCD_G2EVENT\nOUT\nPH14 - - -TIM8_CH2\nN- - - - - - - - FMC_D22 DCMI_D4 LCD_G3EVENT\nOUT\nPH15 - - -TIM8_CH3\nN- - - - - - - - FMC_D23 DCMI_D11 LCD_G4EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nPinouts and pin description STM32F469xx\n82/220 DS11189 Rev 7\nPort IPI0 - - TIM5_CH4 - -SPI2_NSS/I\n2S2_WS- - - - - - FMC_D24 DCMI_D13 LCD_G5EVENT\nOUT\nPI1 - - - - -SPI2_SCK/I\n2S2_CK- - - - - - FMC_D25 DCMI_D8 LCD_G6EVENT\nOUT\nPI2 - - - TIM8_CH4 - SPI2_MISOI2S2ext_S\nD- - - - - FMC_D26 DCMI_D9 LCD_G7EVENT\nOUT\nPI3 - - - TIM8_ETR -SPI2_MOSI\n/I2S2_SD- - - - - - FMC_D27 DCMI_D10EVENT\nOUT\nPI4 - - -TIM8_BKI\nN- - - - - - - - FMC_NBL2 DCMI_D5 LCD_B4EVENT\nOUT\nPI5 - - - TIM8_CH1 - - - - - - - - FMC_NBL3DCMI_VS\nYNCLCD_B5EVENT\nOUT\nPI6 - - - TIM8_CH2 - - - - - - - - FMC_D28 DCMI_D6 LCD_B6EVENT\nOUT\nPI7 - - - TIM8_CH3 - - - - - - - - FMC_D29 DCMI_D7 LCD_B7EVENT\nOUT\nPI8 - - - - - - - - - - - - - -EVENT\nOUT\nPI9 - - - - - - - - - CAN1_RX - - FMC_D30 -LCD_VSY\nNCEVENT\nOUT\nPI10 - - - - - - - - - - -ETH_MII_RX_\nERFMC_D31 -LCD_HSY\nNCEVENT\nOUT\nPI11 - - - - - - - - - LCD_G6OTG_HS\n_ULPI\n_DIR-- - -EVENT\nOUT\nPI12 - - - - - - - - - - - - - -LCD_HSY\nNCEVENT\nOUT\nPI13 - - - - - - - - - - - - - -LCD_VSY\nNCEVENT\nOUT\nPI14 - - - - - - - - - - - - - - LCD_CLKEVENT\nOUT\nPI15 - - - - - - - - - LCD_G2 - - - - LCD_R0EVENT\n‘OUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nSTM32F469xx Pinouts and pin description\nDS11189 Rev 7 83/220Port \nJPJ0 - - - - - - - - - LCD_R7 - - - - LCD_R1EVENT\nOUT\nPJ1 - - - - - - - - - - - - - - LCD_R2EVENT\nOUT\nPJ2 - - - - - - - - - - - - -DSIHOST\n_TELCD_R3EVENT\nOUT\nPJ3 - - - - - - - - - - - - - - LCD_R4EVENT\nOUT\nPJ4 - - - - - - - - - - - - - - LCD_R5EVENT\nOUT\nPJ5 - - - - - - - - - - - - - - LCD_R6EVENT\nOUT\nPJ12 - - - - - - - - - LCD_G3 - - - - LCD_B0EVENT\nOUT\nPJ13 - - - - - - - - - LCD_G4 - - - - LCD_B1EVENT\nOUT\nPJ14 - - - - - - - - - - - - - - LCD_B2EVENT\nOUT\nPJ15 - - - - - - - - - - - - - - LCD_B3EVENT\nOUT\nPort \nKPK3 - - - - - - - - - - - - - - LCD_B4EVENT\nOUT\nPK4 - - - - - - - - - - - - - - LCD_B5EVENT\nOUT\nPK5 - - - - - - - - - - - - - - LCD_B6EVENT\nOUT\nPK6 - - - - - - - - - - - - - - LCD_B7EVENT\nOUT\nPK7 - - - - - - - - - - - - - - LCD_DEEVENT\nOUTTable 12. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2TIM3/4/\n5TIM8/9/\n10/11I2C1/2/3SPI1/2/3\n/4/5/6SPI2/3/\nSAI1SPI2/3/\nUSART\n1/2/3USAR\nT6/\nUART\n4/5/7/\n8CAN1/2/\nTIM12/\n13/14/\nQUAD \nSPI/LCDQUAD\nSPI/OT\nG2_HS\n/OTG1\n_FSETHFMC/\nSDIO/\nOTG2_\nFSDCMI/\nDSI\nHOSTLCD SYS\nMemory mapping STM32F469xx\n84/220 DS11189 Rev 74 Memory mapping\nThe memory map is shown in Figure 21 .\nFigure 21. Memory map \nMSv33863V2512-Mbyte\nBlock 7\nCortex®-4\nInternal\nperipherals\n512-Mbyte\nBlock 6\nFMC\n0x0000 00000x1FFF FFFF0x2000 00000x3FFF FFFF0x4000 00000x5FFF FFFF0x6000 00000x7FFF FFFF0x8000 00000x9FFF FFFF0xA000 00000xCFFF FFFF0xD000 00000xDFFF FFFF0xE000 00000xFFFF FFFF\nReserved\n0x2000 0000 - 0x2002 7FFF0x2002 8000 - 0x2002 FFFF0x2005 0000 - 0x3FFF FFFF\n0x4000 0000Reserved\n0x4000 7FFF0x4000 8000 - 0x4000 FFFF0x4001 0000Reserved 0x5006 0C00 - 0x5FFF FFFFAHB30x6000 0000 - 0xDFFF FFFF\nAHB20x5006 0BFF\n0x5000 0000\nSRAM3 \n(128 KB aliased by bit-banding)0x2003 0000 - 0x2004 FFFF\nAPB1APB20x4001 73FF0x4001 7400 - 0x4001 FFFF Reserved0x4008 0000 - 0x4FFF FFFF\n0x4007 FFFF\nAHB1Reserved\nFlash memory0x0820 0000 - 0x0FFF FFFF0x1FFF 0000 - 0x1FFF 7A0F0x1FFF C000 - 0x1FFF C00F\n0x0800 0000 - 0x081F FFFF    \n0x0020 0000 - 0x07FF FFFF\n0x0000 0000 - 0x001F FFFFSystem memory\nReserved\nReserved\nAliased to Flash, system\nmemory or SRAM depending\non the BOOT pins0x1FFF C008 - 0x1FFF FFFF\n0x1FFF 7A10 - 0x1FFF 7FFF\nCCM data RAM\n(64 KB data SRAM)0x1000 0000 - 0x1000 FFFF0x1001 0000 - 0x1FFE BFFF0x1FFE C000 - 0x1FFE C00F Option bytesReserved 0x1FFE C008 - 0x1FFE FFFF0x4002 0000Cortex®-M4 \ninternal peripheral  0xE000 0000 - 0xE00F FFFFReserved 0xE010 0000 - 0xFFFF FFFF\n512-Mbyte\nBlock 5\nFMC and \nQUADSPI\n512-Mbyte\nBlock 4\nFMC bank3 and \nQUADSPI bank\n512-Mbyte\nBlock 3\nFMC bank1 to \nQUADSPI bank 2\n512-Mbyte\nBlock 2\nPeripherals\n512-Mbyte\nBlock 1\nSRAM\n512-Mbyte\nBlock 0\nSRAMSRAM2 \n(32 KB aliased by bit-banding)\nSRAM1 \n(160 KB aliased by bit-banding)\nReserved\nOption Bytes\nReserved\nReserved\nDS11189 Rev 7 85/220STM32F469xx Memory mapping\n88         Table 13. STM32F469xx register boundary addresses(1)\nBus Boundary address Peripheral\n- 0xE00F FFFF - 0xFFFF FFFF Reserved\nCortex®-M4 0xE000 0000 - 0xE00F FFFF Cortex®-M4 internal peripherals\nAHB30xD000 0000 - 0xDFFF FFFF FMC bank 6\n0xC000 0000 - 0xCFFF FFFF FMC bank 5\n0xA000 1000 - 0xA0001FFF Q uad-SPI control register\n0xA000 2000 - 0xBFFF FFFF Reserved\n0xA000 0000- 0xA000 0FFF FMC control register\n0x9000 0000 - 0x9FFF FFFF Quad-SPI bank0x8000 0000 - 0x8FFF FFFF FMC bank 3\n0x7000 0000 - 0x7FFF FFFF FMC bank 2 (reserved)\n0x6000 0000 - 0x6FFF FFFF FMC bank 1\n- 0x5006 0C00- 0x5FFF FFFF Reserved\nAHB20x5006 0800 - 0x5006 0BFF RNG\n0x5005 0400 - 0x5006 07FF Reserved\n0x5005 0000 - 0x5005 03FF DCMI\n0x5004 0000- 0x5004 FFFF Reserved\n0x5000 0000 - 0x5003 FFFF USB OTG FS\nMemory mapping STM32F469xx\n86/220 DS11189 Rev 7- 0x4008 0000- 0x4FFF FFFF Reserved\nAHB10x4004 0000 - 0x4007 FFFF USB OTG HS\n0x4002 BC00- 0x4003 FFFF Reserved\n0x4002 B000 - 0x4002 BBFF Chrom (DMA2D)\n0x4002 9400 - 0x4002 AFFF Reserved \n0x4002 9000 - 0x4002 93FF\nETHERNET MAC0x4002 8C00 - 0x4002 8FFF\n0x4002 8800 - 0x4002 8BFF\n0x4002 8400 - 0x4002 87FF0x4002 8000 - 0x4002 83FF\n0x4002 6800 - 0x4002 7FFF Reserved\n0x4002 6400 - 0x4002 67FF DMA2\n0x4002 6000 - 0x4002 63FF DMA1\n0x4002 5000 - 0x4002 5FFF Reserved\n0x4002 4000 - 0x4002 4FFF BKPSRAM\n0x4002 3C00 - 0x4002 3FFF Flash interface register\n0x4002 3800 - 0x4002 3BFF RCC\n0x4002 3400 - 0x4002 37FF Reserved\n0x4002 3000 - 0x4002 33FF CRC\n0x4002 2C00 - 0x4002 2FFF Reserved\n0x4002 2800 - 0x4002 2BFF GPIOK\n0x4002 2400 - 0x4002 27FF GPIOJ\n0x4002 2000 - 0x4002 23FF GPIOI\n0x4002 1C00 - 0x4002 1FFF GPIOH\n0x4002 1800 - 0x4002 1BFF GPIOG\n0x4002 1400 - 0x4002 17FF GPIOF0x4002 1000 - 0x4002 13FF GPIOE\n0x4002 0C00 - 0x4002 0FFF GPIOD\n0x4002 0800 - 0x4002 0BFF GPIOC\n0x4002 0400 - 0x4002 07FF GPIOB\n0x4002 0000 - 0x4002 03FF GPIOATable 13. STM32F469xx register boundary addresses(1) (continued)\nBus Boundary address Peripheral\nDS11189 Rev 7 87/220STM32F469xx Memory mapping\n88APB20x4001 7400 - 0x4001 FFFF Reserved\n0x4001 6C00 - 0x4001 73FF DSI Host\n0x4001 6800 - 0x4001 6BFF LCD-TFT\n0x4001 5C00 - 0x4001 67FF Reserved\n0x4001 5800 - 0x4001 5BFF SAI1\n0x4001 5400 - 0x4001 57FF SPI60x4001 5000 - 0x4001 53FF SPI5\n0x4001 4C00 - 0x4001 4FFF Reserved\n0x4001 4800 - 0x4001 4BFF TIM11\n0x4001 4400 - 0x4001 47FF TIM10\n0x4001 4000 - 0x4001 43FF TIM9\n0x4001 3C00 - 0x4001 3FFF EXTI\n0x4001 3800 - 0x4001 3BFF SYSCFG\n0x4001 3400 - 0x4001 37FF SPI40x4001 3000 - 0x4001 33FF SPI1\n0x4001 2C00 - 0x4001 2FFF SDIO\n0x4001 2400 - 0x4001 2BFF Reserved\n0x4001 2000 - 0x4001 23FF ADC1 - ADC2 - ADC3\n0x4001 1800 - 0x4001 1FFF Reserved\n0x4001 1400 - 0x4001 17FF USART60x4001 1000 - 0x4001 13FF USART1\n0x4001 0800 - 0x4001 0FFF Reserved\n0x4001 0400 - 0x4001 07FF TIM80x4001 0000 - 0x4001 03FF TIM1Table 13. STM32F469xx register boundary addresses(1) (continued)\nBus Boundary address Peripheral\nMemory mapping STM32F469xx\n88/220 DS11189 Rev 7- 0x4000 8000- 0x4000 FFFF Reserved\nAPB10x4000 7C00 - 0x4000 7FFF UART8\n0x4000 7800 - 0x4000 7BFF UART7\n0x4000 7400 - 0x4000 77FF DAC\n0x4000 7000 - 0x4000 73FF PWR\n0x4000 6C00 - 0x4000 6FFF Reserved\n0x4000 6800 - 0x4000 6BFF CAN2\n0x4000 6400 - 0x4000 67FF CAN1\n0x4000 6000 - 0x4000 63FF Reserved\n0x4000 5C00 - 0x4000 5FFF I2C3\n0x4000 5800 - 0x4000 5BFF I2C2\n0x4000 5400 - 0x4000 57FF I2C1\n0x4000 5000 - 0x4000 53FF UART5\n0x4000 4C00 - 0x4000 4FFF UART4\n0x4000 4800 - 0x4000 4BFF USART3 \n0x4000 4400 - 0x4000 47FF USART2\n0x4000 4000 - 0x4000 43FF I2S3ext\n0x4000 3C00 - 0x4000 3FFF SPI3 / I2S3\n0x4000 3800 - 0x4000 3BFF SPI2 / I2S2\n0x4000 3400 - 0x4000 37FF I2S2ext0x4000 3000 - 0x4000 33FF IWDG\n0x4000 2C00 - 0x4000 2FFF WWDG\n0x4000 2800 - 0x4000 2BFF RTC & BKP Registers\n0x4000 2400 - 0x4000 27FF Reserved\n0x4000 2000 - 0x4000 23FF TIM14\n0x4000 1C00 - 0x4000 1FFF TIM13\n0x4000 1800 - 0x4000 1BFF TIM12\n0x4000 1400 - 0x4000 17FF TIM7\n0x4000 1000 - 0x4000 13FF TIM6\n0x4000 0C00 - 0x4000 0FFF TIM5\n0x4000 0800 - 0x4000 0BFF TIM4\n0x4000 0400 - 0x4000 07FF TIM30x4000 0000 - 0x4000 03FF TIM2\n1. The reserved boundary address are shown in grayed cellsTable 13. STM32F469xx register boundary addresses(1) (continued)\nBus Boundary address Peripheral\nDS11189 Rev 7 89/220STM32F469xx Electrical characteristics\n1915 Electrical characteristics\n5.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n5.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean±3 σ).\n5.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.3 V (for the \n1.7 V\uf0a3VDD\uf0a33.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean±2 σ).\n5.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n5.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 22 .\n5.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 23 .\n         \nFigure 22. Pin loading conditions Figure 23. Pin input voltage\nMS19011V2C = 50 pFMCU pin\nMS19010V2MCU pin\nVIN\nElectrical characteristics STM32F469xx\n90/220 DS11189 Rev 75.1.6 Power supply scheme\nFigure 24. Power supply scheme \n1. To connect BYPASS_REG and PDR_ON pins, refer to Section 2.19  and Section 2.20 .\n2. The two 2.2 µF ceramic capacitors on VCAP_1  and VCAP_2  should be replaced by  two 100 nF decoupling \ncapacitors when the voltage regulator is OFF.\n3. The 4.7 µF ceramic capacitor must be connected to one of the VDD pin.\n4. VDDA and VSSA must be connected to VDD and VSS, respectively.\nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA ...) must be decouple d with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as close as possible to, or \nbelow, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filterin g capacitors to reduce PCB size or cost. \nThis might cause incorrect operation of the device.MS38256V1Backup circuitry\n(OSC32K,RTC,\nWakeup logic\nBackup registers,\nbackup RAM)\nKernel logic \n(CPU, digital \n& RAM)  \nAnalog:\nRCs, PLL,..Power switchV\nBAT\nGPIOsOUT\nIN\n20 × 100 nF\n+ 1 × 4.7 μFVBAT = 1.65 to 3.6 V\nVoltage \nregulator\nVDDA\nADC\nLevel shifterIO\nLogic\nVDD\n100 nF\n+ 1 μFFlash memoryVCAP_1\nVCAP_2 2 × 2.2 μF\nBYPASS_REG\nPDR_ONReset \ncontrollerVDD\n1/2/...19/20\nVSS\n1/2/...19/20\nVDD\nVREF+\nVREF-\nVSSAVREF\n100 nF\n+ 1 μFOTG-FS\nPHYVDDUSB\n100 nFVDDUSB\nDSI\nPHYDSI\nVoltage \nregulatorVDDDSI\nVCAPDSI\nVDD12DSI\nVSSDSI2.2 μF\nDS11189 Rev 7 91/220STM32F469xx Electrical characteristics\n1915.1.7 Current consumption measurement\nFigure 25. Current consum ption measurement scheme\n5.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 14 , Table 15 , and Table 16  \nmay cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is  not implied. Exposure to maximum rating \nconditions for extend ed periods may affect device reliability.\n          ai14126VBAT\nVDD\nVDDAIDD_VBAT\nIDD\nTable 14. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD–VSSExternal main supply voltage\n(including VDDA, VDD, VDDUSB , VDDDSI  and VBAT)(1)\n1. All main power (VDD, VDDA, VDDUSB , VDDDSI ) and ground (VSS, VSSA) pins must always be connected to \nthe external power supply, in the permitted range.−0.3 4.0\nV\nVINInput voltage on FT pins(2)\n2. VIN maximum value must always be respected. Refer to Table 15  for the values of the maximum allowed \ninjected current.VSS−0.3 VDD+4.0\nInput voltage on TTa pins VSS−0.3 4.0\nInput voltage on any other pin VSS−0.3 4.0\nInput voltage on BOOT pin VSS 9.0\n|\uf044VDDx| Variations between different VDD power pins - 50\nmV\n|VSSX \uf02dVSS| Variations between all the different ground pins(3)\n3. Including VREF- pin-5 0\nVESD(HBM) Electrostatic discharge voltage (human body model) see Section 5.3.18\nElectrical characteristics STM32F469xx\n92/220 DS11189 Rev 7          \n         Table 15. Current characteristics\nSymbol Ratings  Max. Unit\n\uf053IVDD Total current into sum of all VDD_x power lines (source)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.290\nmA\uf053\uf020IVSS Total current out of sum of all VSS_x ground lines (sink)(1)−290\n\uf053\uf020IVDDUSB Total current into VDDUSB  power line (source) 25\nIVDD Maximum current into each VDD_x power line (source)(1)100\nIVSS Maximum current out of each VSS_x ground line (sink)(1)−100\nIIOOutput current sunk by any I/O and control pin 25\nOutput current sourced by any I/Os and control pin −25\n\uf053IIOTotal output current sunk by sum of all I/O and control pins (2)\n2. This current consumption must be correctly distri buted over all I/Os and control pins. The total output \ncurrent must not be sunk/sourced between two consecut ive power supply pins refe rring to high pin count \nLQFP packages.120\nTotal output current sunk by sum of all USB I/Os 25\nTotal output current sourced by sum of all I/Os and control pins(2)−120\nIINJ(PIN) (3)\n3. Negative injection disturbs the analog performance of the device. See note in Section 5.3.24 .Injected current on FT pins (4)\n4. Positive injection is not possi ble on these I/Os and does not occur for input voltages lower than the \nspecified maximum value.−5/+0\nInjected current on NRST and BOOT0 pins (4)\nInjected current on TTa pins(5)\n5. A positive injection is induced by VIN>VDDA while a negative injection is induced by VIN<VSS. IINJ(PIN)  must \nnever be exceeded. Refer to Table 14  for the values of the maximum allowed input voltage.±5\n\uf053IINJ(PIN)(5)Total injected current (sum of all I/O and control pins)(6)\n6. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected currents (instantaneous values).±25\nTable 16. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range −65 to +150 °C\nTJ Maximum junction temperature 125 °C\nDS11189 Rev 7 93/220STM32F469xx Electrical characteristics\n1915.3 Operating conditions\n5.3.1 General operating conditions\n         Table 17. General operating conditions\nSymbol Parameter  Conditions(1)Min Typ Max Unit\nfHCLK Internal AHB clock frequencyPower Scale 3 (VOS[1:0] bits in PWR_CR \nregister = 0x01),Regulator ON, over-drive OFF0- 1 2 0\nMHzPower Scale 2 (VOS[1:0] bits\nin PWR_CR register = 0x10), \nRegulator ONOver-drive \nOFF\n0 -1 4 4\nOver-drive \nON-1 6 8\nPower Scale 1 (VOS[1:0] bits\nin PWR_CR register= 0x11), \nRegulator ONOver-drive \nOFF\n0-1 6 8\nOver-drive \nON-1 8 0\nf\nPCLK1 Internal APB1 clock frequencyOver-drive OFF 0 - 42\nOver-drive ON 0 - 45\nfPCLK2 Internal APB2 clock frequencyOver-drive OFF 0 - 84\nOver-drive ON 0 - 90\nVDD Standard operating voltage - 1.7(2)-3 . 6\nVVDDA(3)(4)Analog operating voltage\n(ADC limited to 1.2 M samples)\nMust be the same potential as VDD(5)1.7(2)-2 . 4\nAnalog operating voltage\n(ADC limited to 2.4 M samples)2.4 - 3.6\nVDDUSBUSB supply voltage\n(supply voltage for PA11, PA12, \nPB14 and PB15 pins)USB not used 0 3.3 3.6\nUSB used 3.0 - 3.6\nVDDDSI DSI system operating voltage - 1.7(2)-3 . 6\nVBAT Backup operating voltage - 1.65 - 3.6\nElectrical characteristics STM32F469xx\n94/220 DS11189 Rev 7V12Regulator ON: 1.2 V internal \nvoltage on VCAP_1 /VCAP_2 pinsPower Scale 3 ((VOS[1:0] bits in \nPWR_CR register = 0x01), 120 MHz \nHCLK max frequency1.08 1.14 1.20\nVPower Scale 2 ((VOS[1:0] bits in \nPWR_CR register = 0x10), 144 MHz \nHCLK max frequency with over-drive OFF or 168 MHz with over-drive ON1.20 1.26 1.32\nPower Scale 1 ((VOS[1:0] bits in \nPWR_CR register = 0x11), 168 MHz HCLK max frequency with over-drive OFF \nor 180 MHz with over-drive ON1.26 1.32 1.40\nRegulator OFF: 1.2 V external \nvoltage must be supplied from \nexternal regulator on \nV\nCAP_1 /VCAP_2 pins(6)Max frequency 120 MHz 1.10 1.14 1.20\nMax frequency 144 MHz 1.20 1.26 1.32\nMax frequency 168 MHz 1.26 1.32 1.38\nVINInput voltage on RST and FT \npins(7)2V  \uf0a3\uf020VDD \uf0a3\uf0203.6 V −0.3 - 5.5\nVVDD \uf0a3\uf0202V −0.3 - 5.2\nInput voltage on TTa pins - −0.3 -VDDA\n+0.3\nInput voltage on BOOT0 pin - 0 - 9\nPDPower dissipation \nat TA = 85 °C for suffix 6\nor TA = 105 °C for suffix 7(8)LQFP100 - - 465\nmWLQFP144 - - 500\nWLCSP168 - - 645\nUFBGA169 - - 385LQFP176 - - 526\nUFBGA176 - - 513\nLQFP208 - - 1053TFBGA216 - - 690\nT\nAAmbient temperature for 6 \nsuffix versionMaximum power dissipation −40 - 85\n°CLow power dissipation(9)−40 - 105\nAmbient temperature for 7 \nsuffix versionMaximum power dissipation −40 - 105\nLow power dissipation(9)−40 - 125\nTJ Junction temperature range6 suffix version −40 - 105\n7 suffix version −40 - 125\n1. The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1 V.\n2. VDD/VDDA minimum value of 1.7 V is obtained with the use of an external power s upply supervisor (refer to Section 2.19.2 ).\n3. When the ADC is used, refer to Table 76 .\n4. If VREF+ pin is present, it must res pect the following condition: VDDA-VREF+ < 1.2 V.\n5. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and \nVDDA can be tolerated during power-up and power-down operation.\n6. The over-drive mode is not supported when the internal regulator is OFF.Table 17. General operating conditions (continued)\nSymbol Parameter  Conditions(1)Min Typ Max Unit\nDS11189 Rev 7 95/220STM32F469xx Electrical characteristics\n191         \n5.3.2 VCAP1/VCAP2 external capacitor\nStabilization for the main regulato r is achieved by connecting an  external capacitor CEXT to \nthe VCAP1/VCAP2 pins. CEXT is specified in Table 19 . \nFigure 26. External capacitor CEXT\n1. Legend: ESR is the equivalent series resistance.7. To sustain a voltage higher than VDD+0.3, the inte rnal Pull-up and Pull-Down resistors must be disabled\n8. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.\n9. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.\nTable 18. Limitations depending on the operating power supply range\nOperating \npower \nsupply rangeADC\noperationMaximum Flash \nmemory access \nfrequency with \nno wait states \n(fFlashmax )Maximum HCLK \nfrequency\nvs.\nFlash memory wait \nstates (1)(2)I/O operationPossible Flash \nmemory \noperations\nVDD =\n1.7 to 2.1 V(3)\nConversion time \nup to 1.2 Msps20 MHz(4)168 MHz\nwith 8 wait states\nand over-drive OFFNo I/O \ncompensation8-bit erase\nand program \noperations only\nVDD =\n2.1 to 2.4 V22 MHz180 MHz\nwith 8 wait states\nand over-drive ON16-bit erase\nand program \noperations\nVDD = \n2.4 to 2.7 V\nConversion time \nup to 2.4 Msps24 MHz180 MHz\nwith 7 wait states\nand over-drive ONI/O compensation \nworks16-bit erase\nand program \noperations\nVDD = \n2.7 to 3.6 V(5) 30 MHz180 MHz\nwith 5 wait states\nand over-drive ON32-bit erase\nand program \noperations\n1. Applicable only when the code is  executed from Flash memory. When the code is  executed from RAM, no wait state is \nrequired.\n2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the \nexecution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state \nprogram execution.\n3. VDD/VDDA minimum value of 1.7 V is obtained with the use of an external power s upply supervisor (refer to Section 2.19.2 ).\n4. Prefetch is not available.\n5. When VDDUSB  is connected to VDD, the voltage range for USB full speed PHYs can drop down to 2.7 V. However the \nelectrical characte ristics of D- and D+ pins will be degraded between 2.7 and 3 V.\nMS19044V2ESR\nR LeakC\nElectrical characteristics STM32F469xx\n96/220 DS11189 Rev 7         \n5.3.3 Operating conditi ons at power-up / powe r-down (regulator ON)\nSubject to general operating conditions for TA.\nTable 20. Operating conditions at power-up / power-down (regulator ON)\n5.3.4 Operating conditi ons at power-up / powe r-down (regulator OFF)\nSubject to general operating conditions for TA.\n         \n5.3.5 Reset and power control block characteristics\nThe parameters given in Table 22  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 17 .Table 19. VCAP1/VCAP2 operating conditions(1)\n1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and should be \nreplaced by two 100 nF decoupling capacitors.Symbol Parameter Conditions\nCEXT Capacitance of external capacitor 2.2 µF\nESR ESR of external capacitor < 2 \uf057\nSymbol Parameter Min Max Unit\ntVDDVDD rise time rate 20 \uf0a5\nµs/V\nVDD fall time rate 20 \uf0a5\nTable 21. Operating conditions at pow er-up / power-down (regulator OFF)(1)\n1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD reach below \n1.08 V.Symbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate Power-up 20 \uf0a5\nµs/VVDD fall time rate Power-down 20 \uf0a5\ntVCAPVCAP_1  and VCAP_2 rise time rate Power-up 20 \uf0a5\nVCAP_1  and VCAP_2  fall time rate Power-down 20 \uf0a5\nDS11189 Rev 7 97/220STM32F469xx Electrical characteristics\n191          Table 22.  Reset and power control block characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVPVDProgrammable voltage \ndetector level selectionPLS[2:0]=000 (rising edge) 2.09 2.14 2.19\nVPLS[2:0]=000 (falling edge) 1.98 2.04 2.08\nPLS[2:0]=001 (rising edge) 2.23 2.30 2.37\nPLS[2:0]=001 (falling edge) 2.13 2.19 2.25\nPLS[2:0]=010 (rising edge) 2.39 2.45 2.51PLS[2:0]=010 (falling edge) 2.29 2.35 2.39\nPLS[2:0]=011 (rising edge) 2.54 2.60 2.65\nPLS[2:0]=011 (falling edge) 2.44 2.51 2.56PLS[2:0]=100 (rising edge) 2.70 2.76 2.82\nPLS[2:0]=100 (falling edge) 2.59 2.66 2.71\nPLS[2:0]=101 (rising edge) 2.86 2.93 2.99\nPLS[2:0]=101 (falling edge) 2.65 2.84 2.92\nPLS[2:0]=110 (rising edge) 2.96 3.03 3.10PLS[2:0]=110 (falling edge) 2.85 2.93 2.99\nPLS[2:0]=111 (rising edge) 3.07 3.14 3.21\nPLS[2:0]=111 (falling edge) 2.95 3.03 3.09\nV\nPVDhyst(1)PVD hysteresis - - 100 - mV\nVPOR/PDRPower-on/power-down\nreset thresholdFalling edge 1.60 1.68 1.76\nV\nRising edge 1.64 1.72 1.80\nVPDRhyst(1)PDR hysteresis - - 40 - mV\nVBOR1 Brownout level 1 thresholdFalling edge 2.13 2.19 2.24\nVRising edge 2.23 2.29 2.33\nVBOR2 Brownout level 2 thresholdFalling edge 2.44 2.50 2.56\nRising edge 2.53 2.59 2.63\nVBOR3 Brownout level 3 thresholdFalling edge 2.75 2.83 2.88\nRising edge 2.85 2.92 2.97\nVBORhyst(1)BOR hysteresis - - 100 - mV\nTRSTTEMPO(1)(2)POR reset temporization - 0.5 1.5 3.0 ms\nIRUSH(1)InRush current on voltage \nregulator power-on (POR or \nwakeup from Standby)- - 160 200 mA\nERUSH(1)InRush energy on voltage \nregulator power-on (POR or \nwakeup from Standby)VDD = 1.7 V, TA = 105 °C, \nIRUSH = 171 mA for 31 µs-- 5 . 4 µ C\n1. Guaranteed by design.\n2. The reset temporization is measured from the power-on (POR reset or wakeup from VBAT) to the instant when first \ninstruction is read by the user application code.\nElectrical characteristics STM32F469xx\n98/220 DS11189 Rev 75.3.6 Over-drive switching characteristics\nWhen the over-drive mode switches from enabl ed to disabled or disabled to enabled, the \nsystem clock is stalled during the internal voltage set-up.\nThe over-drive switching c haracteristics are given in Table 23 . They are subject to general \noperating conditions for TA.\n         \n5.3.7 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure 25 .\nAll the run-mode current consumption measurements given in this section are performed \nwith a reduced code that gives a c onsumption equivalent to CoreMark\n® code.Table 23. Over-drive switching characteristics(1)\nSymbol Parameter Conditions Min Typ Max Unit\nTod_swenOver_drive switch \nenable timeHSI - 45 -\nµsHSE max for 4 MHz \nand min for 26 MHz45 - 100\nExternal HSE \n50 MHz- 40 -\nTod_swdisOver_drive switch \ndisable timeHSI - 20 -\nHSE max for 4 MHz \nand min for 26 MHz.20 - 80\nExternal HSE \n50 MHz- 15 -\n1. Guaranteed by design.\nDS11189 Rev 7 99/220STM32F469xx Electrical characteristics\n191Typical and maximum current consumption\nThe MCU is placed under the following conditions:\n\uf0b7 All I/O pins are in input mo de with a static value at VDD or VSS (no load).\n\uf0b7 All peripherals are disabled except  if it is explicitly mentioned.\n\uf0b7 The Flash memory access time is adjusted both to fHCLK  frequency and VDD range \n(see Table 18: Limitations depending on  the operating power supply range ).\n\uf0b7 When the regulator is OFF, the V12 is provided externally, as described in Table 17: \nGeneral operating conditions .\n\uf0b7 The voltage scaling and over-drive mode are adjusted to fHCLK  frequency as follows:\n– Scale 3 for fHCLK  \uf0a3\uf020120 MHz\n– Scale 2 for 120 MHz < fHCLK  \uf0a3 144 MHz\n– Scale 1 for 144 MHz < fHCLK  \uf0a3 180 MHz. The over-drive is only ON at 180 MHz.\n\uf0b7 The system clock is HCLK, fPCLK1 = fHCLK /4, and fPCLK2  = fHCLK /2.\n\uf0b7 External clock frequency is 25 MHz and PLL is ON when fHCLK  is higher than 25 MHz.\n\uf0b7 The typical current consumption values are obtained for 1.7 V \uf020\uf0a3\uf020 VDD \uf0a3\uf020 3.6 V voltage \nrange and for ambient temperature TA= 25 °C unless otherwise specified.\n\uf0b7 The maximum values are obtained for 1.7 V \uf020\uf0a3\uf020 VDD \uf0a3\uf020 3.6 V voltage range and a \nmaximum ambient temperature (TA), unless otherwise specified.\n\uf0b7 For the voltage range 1.7 V \uf020\uf0a3\uf020 VDD \uf0a3\uf020 2.1 V the maximum frequency is 168 MHz.\nElectrical characteristics STM32F469xx\n100/220 DS11189 Rev 7         Table 24. Typical and maximum current consumpt ion in Run mode, code with data processing\nrunning from Flash memory (ART accelerator enabled except prefetch) or RAM,\nregulator ON\nSymbol Parameter Conditions fHCLK (MHz) TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply \ncurrent in \nRun modeAll \nperipherals \nenabled(2)(3)180 103 109(4)142 175(4)\nmA168 94 99 124 149\n150 84 89 114 140\n144 77 81 104 127120 57 60 79 98\n90 43 46 64 84\n60 30 33 51 70\n30 16 19 37 57\n25 14 16 34 5416 7 10 28 48\n84 7 2 6 4 6\n43 6 2 4 4 423 5 2 3 4 3\nAll \nperipherals \ndisabled\n(2)180 50 56(4)89 124(4)\n168 45 51 75 102\n150 41 46 70 97\n144 37 42 63 88\n120 28 31 49 69\n90 21 24 42 63\n60 15 17 36 56\n30 9 11 29 4925 7 10 28 48\n16 4 7 25 45\n83 6 2 2 4 443 5 2 3 4 3\n22 5 2 3 4 3\n1. Guaranteed based on test during characterization.\n2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption \nshould be considered.\n3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC \nfor the analog part.\n4. Guaranteed by test in production.\nDS11189 Rev 7 101/220STM32F469xx Electrical characteristics\n191         Table 25. Typical and maximum current consumpt ion in Run mode, code with data processing\nrunning from Flash memory (ART accelerator disabled), regulator ON\nSymbol Parameter ConditionsfHCLK  \n(MHz)TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply current in \nRun modeAll peripherals \nenabled(2)(3)168 97 102 128 154\nmA150 87 92 118 143\n144 80 84 108 131\n120 65 68 88 108\n90 51 54 73 93\n60 37 41 59 79\n30 21 23 42 6225 18 20 39 59\nAll peripherals \ndisabled168 49 55 79 105\n150 44 49 44 100\n144 40 45 68 92\n120 36 39 58 78\n90 29 32 51 71\n60 22 25 44 64\n30 13 15 34 5425 11 13 32 52\n1. Guaranteed based on test during characterization.\n2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption \nshould be considered.\n3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC \nfor the analog part.\nElectrical characteristics STM32F469xx\n102/220 DS11189 Rev 7         Table 26. Typical and maximum current consumption in Run mode, code with data\nprocessing running from Flash memory (ART accelerator enabled except prefetch),\nregulator OFF\nSymbol Parameter ConditionsfHCLK  \n(MHz) Typ  Max(1)\nUnit\nIDD12 IDDTA = 25 °C TA = 85 °C TA = 105 °C\nIDD12 IDD IDD12 IDD IDD12 IDD\nIDD12 / IDDSupply current \nin Run mode \nfrom V12 and \nVDD supply All peripherals \nenabled(2) (3)168 93 1 98 1 123 1 148 1\nmA150 83 1 88 1 113 1 138 1\n144 76 1 80 1 103 1 126 1\n1 2 0 5 615 917 819 71\n9 04 314 516 418 316 02 913 215 017 01\n3 01 511 813 615 61\n2 51 311 513 415 31\nAll peripherals \ndisabled1 6 8 4 415 017 219 41\n1 5 0 4 014 516 819 011 4 4 3 614 016 218 21\n1 2 0 2 713 014 816 61\n9 02 012 314 116 016 01 411 613 515 31\n3 0 8 11 012 814 71\n2 5 7 1 9 12 714 61\n1. Guaranteed based on test during characterization.\n2. When analog peripheral blocks such as ADCs, DACs, HSE, L SE, HSI, or LSI are ON, DSI regulator, an additional power \nconsumption should be considered.\n3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC \nfor the analog part.\nDS11189 Rev 7 103/220STM32F469xx Electrical characteristics\n191         Table 27. Typical and maximum current consumption in Sleep mode, regulator ON\nSymbol Parameter Conditions fHCLK (MHz) TypMax(1)(2)(3)\nUnit\nTA = 25 °C TA = 85 °C TA = 105 °C\nIDDSupply \ncurrent in \nSleep modeAll \nperipherals \nenabled180 78 88(4)118 151(4)\nmA168 71 76 101 127\n150 64 71 94 119\n144 58 62 85 109\n120 43 46 65 85\n90 33 37 54 74\n60 23 25 44 63\n30 13 15 34 5325 11 13 32 52\n16 5 8 27 47\n847 2 54 5\n435 2 44 4\n225 2 34 3\nAll \nperipherals \ndisabled180 23 29\n(4)63 96(4)\n168 21 25 50 76\n150 19 23 48 74144 17 31 43 67\n120 13 16 34 54\n90 10 13 31 5160 7 10 28 48\n30 5 7 25 45\n25 4 7 25 4516 2 5 23 43\n825 2 34 3\n425 2 34 3224 2 34 2\n1. Guaranteed based on test during characterization.\n2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption \nshould be considered.\n3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC \nfor the analog part.\n4. Guaranteed by test in production.\nElectrical characteristics STM32F469xx\n104/220 DS11189 Rev 7         Table 28. Typical and maximum current c onsumption in Sleep mode, regulator OFF\nSymbol Parameter ConditionsfHCLK  \n(MHz) Typ  Max(1)\nUnit\nIDD12 IDDTA = 25 °C TA = 85 °C TA = 105 °C\nIDD12 IDD IDD12 IDD IDD12 IDD\nIDD12 / IDDSupply current \nin Run mode \nfrom V12 and \nVDD supply All \nperipherals \nenabled168 70 1 75 1 100 1 126 1\nmA150 63 1 70 1 93 1 118 1\n144 57 1 61 1 84 1 108 1\n1 2 0 4 214 516 418 41\n9 03 213 615 317 316 02 212 414 316 31\n3 01 211 413 315 31\n2 51 011 213 115 11\nAll \nperipherals \ndisabled1 6 8 2 012 414 917 51\n1 5 0 1 812 214 717 311 4 4 1 611 914 216 61\n1 2 0 1 211 413 315 31\n9 01 011 213 015 016 0 7 1 9 12 714 71\n3 0 4 1 6 12 414 41\n2 5 4 1 6 12 414 41\n1. Guaranteed based on test during characterization.\nDS11189 Rev 7 105/220STM32F469xx Electrical characteristics\n191         Table 29. Typical and maximum cu rrent consumption in Stop mode\nSymbol Parameter Conditions TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDD_STOP_NM \n(normal mode)Supply current in Stop \nmode with voltage \nregulator in main \nregulator modeFlash memory in Stop mode, all \noscillators OFF, no independent \nwatchdog0.63 3 17 33\nmAFlash memory in Deep power \ndown mode, all oscillators OFF, \nno independent watchdog0.58 3 17 33\nSupply current in Stop \nmode with voltage regulator in Low Power \nregulator modeFlash memory in Stop mode, all \noscillators OFF, no independent watchdog\n0.50 2 15 28\nFlash memory in Deep power \ndown mode, all oscillators OFF, \nno independent watchdog0.44 2 15 28\nIDD_STOP_UDM\n(under-drive \nmode)Supply current in Stop \nmode with voltage regulator in main \nregulator and under-\ndrive modeFlash memory in Deep power \ndown mode, main regulator in \nunder-drive mode, all oscillators OFF, no independent  watchdog0.21 1 6 12\nSupply current in Stop \nmode with voltage regulator in Low Power \nregulator and under-\ndrive modeFlash memory in Deep power \ndown mode, Low Power regulator in under-drive mode, all \noscillators OFF, no independent  \nwatchdog0.14 1 6 13\n1. Data based on characterization, tested in production.\nElectrical characteristics STM32F469xx\n106/220 DS11189 Rev 7         Table 30. Typical and maximum current consumption in Standby mode\nSymbol Parameter ConditionsTyp(1)Max(2)\nUnitTA = 25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °C\nVDD = \n1.7 VVDD= \n2.4 VVDD = \n3.3 VVDD = 3.3 V\nIDD_STBYSupply current \nin Standby modeBackup SRAM ON, RTC and \nLSE oscillator OFF1.7 2.5 2.9 6(3)18 35(3)\nµABackup SRAM OFF, RTC and \nLSE oscillator OFF1.0 1.8 2.20 5(3)15 30(3)\nBackup SRAM OFF, RTC ON and LSE oscillator in Power Drive mode\n1.7 2.7 3.2 7 20 39\nBackup SRAM ON, RTC ON \nand LSE oscillator in Power \nDrive mode2.4 3.4 4.0 8 25 48\nBackup SRAM ON, RTC ON \nand LSE oscillator in High Drive mode 3.2 4.2 4.8 10 29 57\nBackup SRAM OFF, RTC ON \nand LSE oscillator in High \nDrive mode2.5 3.5 4.1 8 25 48\n1. PDR is off for VDD=1.7 V. When the PDR is OFF (internal reset OFF) , the typical current consumption is reduced by \nadditional 1.2 μA\n2. Based on characterization, not tested in  production unless otherwise specified.\n3. Based on characterization, tested in production.\nDS11189 Rev 7 107/220STM32F469xx Electrical characteristics\n191         \nFigure 27. Typical VBAT current consumption\n(RTC ON / backup SRAM ON and LSE in Low drive mode)Table 31. Typical and maximum current consumption in VBAT mode\nSymbol Parameter Conditions(1)Typ Max(2)\nUnitTA = 25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °C\nVBAT = \n1.7 VVBAT= \n2.4 VVBAT = \n3.3 VVBAT = 3.3 V\nIDD_VBATBackup \ndomain supply current Backup SRAM ON, RTC ON \nand LSE oscillator in Low Power mode1.431 1.577 1.825 1.9 12.0 24.0\nµABackup SRAM OFF, RTC ON \nand LSE oscillator in Low \nPower mode0.720 0.849 1.060 1.1 7.0 13.9\nBackup SRAM ON, RTC ON \nand LSE oscillator in High \nDrive mode2.212 2.368 2.630 2.80 17.3 34.6\nBackup SRAM OFF, RTC ON \nand LSE oscillator in High \nDrive mode1.499 1.637 1.862 2.0 12.3 24.5\nBackup SRAM ON, RTC and \nLSE OFF0.710 0.720 0.760 0.8\n(3)5.0 10.0(3)\nBackup SRAM OFF, RTC and \nLSE OFF0.018 0.020 0.024 0.2(3)2.0 4.0(3)\n1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.\n2. Based on characterization, tested in production.3. Based on test during characterization.\n0123456\n0 2 04 06 08 0 1 0 0IDD_VBAT (μA)\nTemperature (°C)1.65V\n1.70V\n1.80V\n2.00V\n2.40V\n2.70V\n3.00V\n3.30V\n3.60V\nElectrical characteristics STM32F469xx\n108/220 DS11189 Rev 7Figure 28. Typical VBAT current consumption\n(RTC ON / backup SRAM ON and LSE in High drive mode)\n         \n         \nI/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption \nAll the I/Os used as inputs with pull-up generate current consumption when the pin is \nexternally held low. The value of this curren t consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table 58: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs if an intermediate \nvoltage level is externally app lied. This current consumption is  caused by the input Schmitt \ntrigger circuits used to discriminate the inpu t value. Unless this specific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC input pins which should be \nconfigured as analog inputs.\nCaution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral current consumption (see Table 33 ), the I/Os used by \nan application also contribute to the current co nsumption. When an I/O pin switches, it uses 01234567\n0 2 04 06 08 0 1 0 0IDD_VBAT (μA)\nTemperature (°C)1.65V\n1.70V\n1.80V\n2.00V\n2.40V\n2.70V\n3.00V\n3.30V\n3.60V\nDS11189 Rev 7 109/220STM32F469xx Electrical characteristics\n191the current from the MCU supply voltage to supply the I/O pin circuitry and to \ncharge/discharge the capacitive load (internal or external) connected to the pin:\nwhere\nISW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDD is the MCU supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT\nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.\n         Table 32. Switching output I/O current consumption(1)\nSymbol Parameter ConditionsI/O toggling\n frequency \n(fsw)Typ Unit\nIDDIOI/O switching \nCurrentVDD = 3.3 V\nC= CINT(2)2 MHz 0.0\nmA8 MHz 0.2\n25 MHz 0.650 MHz 1.1\n60 MHz 1.3\n84 MHz 1.890 MHz 1.9\nV\nDD = 3.3 V\nCEXT = 0 pF\nC = CINT + CEXT + CS2 MHz 0.1\n8 MHz 0.4\n25 MHz 1.23\n50 MHz 2.43\n60 MHz 2.9384 MHz 3.86\n90 MHz 4.07ISW VDD fSW C\uf0b4\uf0b4 =\nElectrical characteristics STM32F469xx\n110/220 DS11189 Rev 7On-chip peripheral current consumption\nThe MCU is placed under the following conditions:\n\uf0b7 At startup, all I/O pins are in analog input configuration. \n\uf0b7 All peripherals are disabled unless otherwise mentioned.\n\uf0b7 I/O compensation cell enabled.\n\uf0b7 The ART accelerator is ON.\n\uf0b7 Scale 1 mode selected, internal digital voltage V12 = 1.32 V.\n\uf0b7 HCLK is the system clock. fPCLK1  = fHCLK /4, and fPCLK2  = fHCLK /2.\nThe given value is calculated by measur ing the difference of current consumption\n– with all peripherals clocked off– with only one peripheral clocked on–f\nHCLK = 180 MHz (Scale1 + over-drive ON), fHCLK = 144 MHz (Scale 2), \nfHCLK = 120 MHz (Scale 3)\n\uf0b7 Ambient operating temperature is 25 °C and VDD=3.3 V.IDDIOI/O switching \nCurrentVDD = 3.3 V\nCEXT = 10 pF\nC = CINT + CEXT + CS2 MHz 0.18\nmA8 MHz 0.67\n25 MHz 2.09\n50 MHz 3.660 MHz 4.5\n84 MHz 7.8\n90 MHz 9.8\nV\nDD = 3.3 V\nCEXT = 22 pF\nC = CINT + CEXT + CS2 MHz 0.26\n8 MHz 1.01\n25 MHz 3.14\n50 MHz 6.39\n60 MHz 10.68\nVDD = 3.3 V\nCEXT = 33 pF\nC = CINT + Cext + CS2 MHz 0.33\n8 MHz 1.29\n25 MHz 4.2350 MHz 11.02\n1. CS is the PCB board capacitance including the pad pin. CS = 7 pF (estimated value).\n2. This test is performed by cutting the LQFP176 package pin (pad removal).Table 32. Switching output I/O current consumption(1) (continued)\nSymbol Parameter ConditionsI/O toggling\n frequency \n(fsw)Typ Unit\nDS11189 Rev 7 111/220STM32F469xx Electrical characteristics\n191         Table 33. Peripheral current consumption\nPeripheralIDD(Typ)(1)\nUnit\nScale 1  Scale 2  Scale 3 \nAHB1\n(up to \n180 MHz)GPIOA 3.16 3.00 2.58\nµA/MHzGPIOB 2.67 2.62 2.25\nGPIOC 2.42 2.31 2.10\nGPIOD 2.22 2.10 1.79\nGPIOE 2.60 2.48 2.23\nGPIOF 2.39 2.27 2.08\nGPIOG 2.27 2.13 1.98\nGPIOH 2.34 2.20 2.02\nGPIOI 2.52 2.37 2.17\nGPIOJ 2.16 2.03 1.86\nGPIOK 2.20 2.06 1.89\nOTG_HS+ULPI 36.49 33.89 29.90\nCRC 0.62 0.55 0.50\nBKPSRAM 0.83 0.74 0.63\nDMA1(2)3.3 x N + 6.8 3 x N + 6.3 2.7 x N + 5.5\nDMA2(2)3.4 x N + 5.7 3.1 x N + 5.3 2.8 x N + 4.6\nDMA2D 33.33 30.66 26.98\nETH_MAC\nETH_MAC_TX\nETH_MAC_RX\nETH_MAC_PTP22.30 20.69 18.19\nAHB2\n(up to \n180 MHz)USB_OTG_FS 34.33 31.96 28.35\nµA/MHz DVCMI 3.61 3.35 2.98\nRNG 1.94 1.82 1.61\nAHB3\n(up to \n180 MHz)QUADSPI 16.83 15.57 13.83\nµA/MHz\nFMC 17.22 15.92 14.00\n Bus matrix(3)12.17 11.19 9.97 µA/MHz\nElectrical characteristics STM32F469xx\n112/220 DS11189 Rev 7APB1\n(up to \n45 MHz)TIM2 19.11 17.56 15.33\nµA/MHzTIM3 15.62 14.22 12.17\nTIM4 16.22 14.64 12.83\nTIM5 18.44 16.72 14.00\nTIM6 3.18 2.69 2.17\nTIM7 3.11 2.56 2.00\nTIM12 8.67 7.56 6.50\nTIM13 6.11 5.33 4.43\nTIM14 6.44 5.61 4.67\nPWR 17.44 15.61 13.53\nUSART2 5.44 4.64 3.93\nUSART3 5.51 4.72 4.00\nUART4 5.22 4.64 3.83\nUART5 5.33 4.64 3.83\nUART7 5.56 4.78 4.10\nUART8 5.24 4.64 3.93\nI2C1 4.78 4.08 3.43\nI2C2 5.11 4.50 3.73\nI2C3 4.78 4.08 3.43\nSPI2/I2S2(4)4.11 3.53 3.00\nSPI3/I2S3(4)4.33 3.67 3.17\nCAN1 8.89 7.83 6.87\nCAN2 7.22 6.44 5.50\nDAC(5)2.89 2.69 2.40\nWWDG 1.73 1.44 1.00Table 33. Peripheral current consumption (continued)\nPeripheralIDD(Typ)(1)\nUnit\nScale 1  Scale 2  Scale 3 \nDS11189 Rev 7 113/220STM32F469xx Electrical characteristics\n191APB2\n(up to \n90 MHz)SDIO 7.94 7.18 6.37\nµA/MHzTIM1 19.44 17.81 15.80\nTIM8 19.44 17.81 15.80\nTIM9 8.44 7.60 6.77\nTIM10 5.67 5.03 4.50\nTIM11 5.72 5.10 4.55\nADC1(6)5.06 4.54 4.05\nADC2(6)5.00 4.47 3.97\nADC3(6)5.26 4.75 4.17\nUSART1 4.83 4.33 3.83\nUSART6 4.83 4.33 3.83\nSPI1 2.11 1.76 1.60\nSPI4 2.11 1.69 1.60\nSPI5 2.11 1.76 1.60\nSPI6 2.11 1.76 1.60\nSYSCFG 1.72 1.35 1.22\nLTDC 37.61 34.53 30.60\nSAI1 3.44 3.01 2.72\nDSI 32.98 30.32 26.87\n1. When the I/O compensation cell  is ON, IDD typical value increases by 0.22 mA.\n2. DMA1/DMA2 current consumption is  calculated by the equation. N: is the number of streams enabled,\nN= [1..8]\n3. The BusMatrix is automatically active when at least one master is ON.4. To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI_I2SCFGR register.5. When the DAC is ON and EN1/2 bits are set in DA C_CR register, add an additional power consumption of \n0.8 mA per DAC channel for the analog part.\n6. When the ADC is ON (ADON bit set in the ADC_CR2  register), add an additional power consumption of \n1.6 mA per ADC for the analog part.Table 33. Peripheral current consumption (continued)\nPeripheralIDD(Typ)(1)\nUnit\nScale 1  Scale 2  Scale 3 \nElectrical characteristics STM32F469xx\n114/220 DS11189 Rev 75.3.8 Wakeup time from low-power modes\nThe wakeup times given in Table 34  are measured starting from the wakeup event trigger up \nto the first instruction executed by the CPU:\n\uf0b7 for Stop or Sleep modes the wakeup event is WFE\n\uf0b7 WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.\nAll timings are derived from tests performed under ambient temperature and VDD = 3.3 V.\n         Table 34. Low-power mode wakeup timings\nSymbol Parameter Conditions Typ(1)Max(1) Unit\ntWUSLEEP(2)Wakeup from Sleep - 5 6CPU clock \ncycles\ntWUSTOP(2)Wakeup from Stop mode\nwith MR/LP regulator in \nnormal modeMain regulator is ON 12.9 15.0\nµsMain regulator is ON and Flash \nmemory in Deep power down mode105 120\nLow power regulator is ON 22 28\nLow power regulator is ON and Flash \nmemory in Deep power down mode114 130\ntWUSTOP(2)Wakeup from Stop mode\nwith MR/LP regulator in \nUnder-drive modeMain regulator in  under-drive mode \n(Flash memory in Deep power-down \nmode)107 114\nLow power regulator in under-drive \nmode (Flash memory in Deep\npower-down mode)115 121\ntWUSTDBY  (2)(3)Wakeup from Standby mode - 318 371\n1. Based on test during characterization.\n2. The wakeup times are measured from the wakeup event to  the point in which the application code reads the first \n3. tWUSTDBY maximum value is given at –40 °C.\nDS11189 Rev 7 115/220STM32F469xx Electrical characteristics\n1915.3.9 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillato r is switched off and the inpu t pin is a standard I/O. The \nexternal clock signal has to respect the Table 58 . However, the recommended clock input \nwaveform is shown in Figure 29 .\nThe characteristics given in Table 35  result from tests performed using an high-speed \nexternal clock source, and under ambient temperature and supply voltage conditions summarized in Table 17 .\n         \nLow-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switched  off and the input pin is a standard I/O. The \nexternal clock signal has to respect the Table 58: I/O static characteristics . However, the \nrecommended clock input waveform is shown in Figure 30 .\nThe characteristics given in Table 36  result from tests performed using an low-speed \nexternal clock source, and under ambient temperature and supply voltage conditions summarized in Table 17 .\n         Table 35. High-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_extExternal user clock source \nfrequency(1)\n-1- 5 0 M H z\nVHSEH OSC_IN input pin high level voltage 0.7VDD -VDDV\nVHSEL OSC_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSE)\ntw(HSE)OSC_IN high or low time(1)\n1. Guaranteed by design.5--\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time(1)-- 1 0\nCin(HSE) OSC_IN input capacitance(1)-- 5 - p F\nDuCy(HSE) Duty cycle - 45 - 55 %\nIL OSC_IN Input leakage current VSS\uf0a3VIN\uf0a3VDD -- ± 1 µ A\nTable 36. Low-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_ext User External clock source frequency(1)\n-- 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage 0.7VDD -VDDV\nVLSEL OSC32_IN input pin low level voltage VSS -0 . 3 VDD\ntw(LSE)\ntf(LSE)OSC32_IN high or low time(1)450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time(1)-- 5 0\nElectrical characteristics STM32F469xx\n116/220 DS11189 Rev 7Figure 29. High-speed external clock source AC timing diagram\nFigure 30. Low-speed external cl ock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 26 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table 37 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization Cin(LSE) OSC32_IN input capacitance(1)-- 5 - p F\nDuCy(LSE) Duty cycle - 30 - 70 %\nIL OSC32_IN Input leakage current VSS\uf0a3VIN\uf0a3VDD -- ± 1 µ A\n1. Guaranteed by design.Table 36. Low-speed external user clock characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nai17528OSC _I NExternal\nSTM32Fclock sourceVHSEH\ntf(HSE) tW(HSE)\nIL90 %\n10%\nTHSEttr(HSE)tW(HSE)\nfHSE_extVHSEL\nai17529OSC32_INExternal\nSTM32Fclock sourceVLSEH\ntf(LSE) tW(LSE)\nIL90%\n10%\nTLSEttr(LSE)tW(LSE)\nfLSE_extVLSEL\nDS11189 Rev 7 117/220STM32F469xx Electrical characteristics\n191time. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).\n         \nFor CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 25 pF range (typ.), designed for high- frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure 31 ). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.\nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from www.st.com .\nFigure 31. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.Table 37. HSE 4-26 MHz oscillator characteristics (1)\n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 - 26 MHz\nRF Feedback resistor - - 200 - k \uf057 \nIDD HSE current consumptionVDD=3.3 V, \nESR= 30 Ω, \nCL=5 pF@25 MHz- 450 -\nµA\nVDD=3.3 V, \nESR= 30 Ω, \nCL=10 pF@25 MHz- 530 -\nACCHSE(2)\n2. This parameter depends on the crystal used in the application. The minimum and maximum values must \nbe respected to comply with USB standard specifications.HSE accuracy - −500 - 500 ppm\nGm_crit_max Maximum critical crystal gm Startup - - 1 mA/V\ntSU(HSE)(3)\n3. tSU(HSE)  is the startup time measured from the moment  it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is based on characterization and not te sted in production. It is measured \nfor a standard crystal resonator and it can vary significantly with the crystal manufacturer.Startup time  VDD is stabilized - 2 - ms\nai17530OSC_OUTOSC_IN fHSECL1\nRF\nSTM32F8 MHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nREXT(1) CL2\nElectrical characteristics STM32F469xx\n118/220 DS11189 Rev 7Low-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e informations given in th is paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table 38 .\nIn the application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).\n         \nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from www.st.com .\nFigure 32. Typical application with a 32.768 kHz crystalTable 38. LSE oscillator characteristics (fLSE = 32.768 kHz)(1)\nSymbol Parameter Conditions Min Typ Max Unit\nRF Feedback resistor - - 18.4 - M \uf057 \nIDD LSE current consumptionLow power mode(2)--1\nµA\nHigh drive mode(2)--3\nACCLSE(3)LSE accuracy - −500 - 500 ppm\nGm_crit_max Maximum critical crystal gmLow power mode(2)- - 0.56\nµA/V\nHigh drive mode(2)-- 1 . 5\ntSU(LSE)(4)Startup time  VDD is stabilized - 2 - s\n1. Guaranteed by design.\n2. LSE mode cannot be changed “on the fly” otherwise, a glitch can be generated on OSCIN pin.3. This parameter depends on the crystal used in the application. Refer to application note AN2867.4. t\nSU(LSE)  is the startup time measured from the mome nt it is enabled (by software) to a stabilized \n32.768 kHz oscillation is reached. Th is value is based on characterization and not tested in production. It is \nmeasured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.\nai17531OSC32_OUTOSC32_IN fLSECL1\nRF\nSTM32F32.768 kHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nCL2\nDS11189 Rev 7 119/220STM32F469xx Electrical characteristics\n1915.3.10 Internal clock source characteristics\nThe parameters given in Table 39  and Table 40  are derived from tests performed under \nambient temperature and VDD supply voltage conditions summarized in Table 17 .\nHigh-speed internal (HSI) RC oscillator\n         \nFigure 33. ACCHSI vs. temperature\n1. Based on test during characterization.Table 39. HSI oscillator characteristics (1)\n1. VDD = 3.3 V, PLL off, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 16 - MHz\nACCHSIHSI user trimming step(2)\n2. Guaranteed by design-- - 1 %\nHSI oscillator accuracyTA = –40 to 105 °C(3)\n3. Based on test during characterization.−8-4 . 5%\nTA = –10 to 85 °C(3)−4- 4 %\nTA = 25 °C(4)\n4. Factory calibrated, parts not soldered.−1- 1 %\ntsu(HSI)(2)HSI oscillator startup time - - 2.2 4 µs\nIDD(HSI)(2)HSI oscillator power consumption - - 60 80 µA\nMSv41055V1-8-6-4-20246\n-40 0 25 55 85 105 125ACC HSI(%)\nTA (°C)\nMin Max Typical\nElectrical characteristics STM32F469xx\n120/220 DS11189 Rev 7Low-speed internal (LSI) RC oscillator\n         \nFigure 34. ACCLSI versus temperature\n5.3.11 PLL characteristics\nThe parameters given in Table 41  and Table 42  are derived from tests performed under \ntemperature and VDD supply voltage conditions summarized in Table 17 .\n         Table 40. LSI oscillator characteristics (1)\n1. VDD = 3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI(2)\n2. Based on test during characterization.Frequency 17 32 47 kHz\ntsu(LSI)(3)\n3. Guaranteed by design.Startup time - 15 40 µs\nIDD(LSI)(3)Power consumption - 0.4 0.6 µA\nMS19013V1-40-30-20-1001020304050\n- 4 5 - 3 5 - 2 5 - 1 5- 5 5 1 52 53 54 55 56 57 58 59 5 1 0 5Nor malized deviati on (%) \nTemperature (°C )max\navg\nmin\nTable 41. Main PLL characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_IN PLL input clock(1)-0 . 9 5(2)12 . 1 0\nMHzfPLL_OUT PLL multiplier output clock - 24 - 180\nfPLL48_OUT 48 MHz PLL multiplier output clock - - 48 75\nfVCO_OUT PLL VCO output - 192 - 432\nDS11189 Rev 7 121/220STM32F469xx Electrical characteristics\n191         tLOCK PLL lock timeVCO frequency = 192 MHz 75 - 200\nµs\nVCO frequency = 432 MHz 100 - 300\nJitter(3)Cycle-to-cycle jitter\nSystem clock \n120 MHzRMS - 25 -\npspeak to peak - \uf0b1150 -\nPeriod jitterRMS - 15 -\npeak to peak - \uf0b1200 -\nMain clock output  (MCO) for RMII \nEthernetCycle to cycle at 50 MHz on \n1000 samples-3 2-\nMain clock output (MCO) for MII \nEthernetCycle to cycle at 25 MHz on \n1000 samples-4 0-\nBit time CAN jitterCycle to cycle at 1 MHz on \n1000 samples- 330 -\nIDD(PLL)(4)PLL power consumption on VDDVCO frequency = 192 MHz\nVCO frequency = 432 MHz0.15\n0.45-0.40\n0.75\nmA\nIDDA(PLL)(4)PLL power consumption on VDDAVCO frequency = 192 MHz\nVCO frequency = 432 MHz0.30\n0.55-0.40\n0.85\n1. Take care of using the appropriate division factor M to obtain the specified PLL input clock va lues. The M factor is shared \nbetween PLL and PLLI2S.\n2. Guaranteed by design.3. The use of two PLLs in parallel can degrade the jitter up to +30%.\n4. Based on test during characterization.Table 41. Main PLL characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 42. PLLI2S (audio PLL) characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfPLLI2S_IN PLLI2S input clock(1)-0 . 9 5(2)12 . 1 0\nMHz fPLLI2S_OUTPLLI2S multiplier output \nclock-- - 2 1 6\nfVCO_OUT PLLI2S VCO output - 192 - 432\ntLOCK PLLI2S lock timeVCO frequency = 192 MHz 75 - 200\nµs\nVCO frequency = 432 MHz 100 - 300\nJitter(3)Master I2S clock jitterCycle to cycle at \n12.288 MHz on 48KHz \nperiod, N=432, R=5RMS - 90 - -\n peak to peak -  \uf0b1280 - ps\nAverage frequency of 12.288 MHz, \nN=432, R=5\non 1000 samples-9 0- p s\nWS I2S clock jitterCycle to cycle at 48 KHz\non 1000 samples- 400 - ps\nElectrical characteristics STM32F469xx\n122/220 DS11189 Rev 7         IDD(PLLI2S)(4) PLLI2S power consumption\non VDDVCO frequency = 192 MHz\nVCO frequency = 432 MHz0.15\n0.45-0.40\n0.75\nmA\nIDDA(PLLI2S)(4)PLLI2S power consumption\non VDDAVCO frequency = 192 MHz\nVCO frequency = 432 MHz0.30\n0.55-0.40\n0.85\n1. Take care of using the appropriate division factor  M to have the specified PLL input clock values.\n2. Guaranteed by design.3. Value given with main PLL running.4. Based on test during characterization.Table 42. PLLI2S (audio PLL) characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 43. PLLSAI (audio and LCD-TFT PLL) characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfPLLSAI_IN PLLSAI input clock(1)-0 . 9 5(2)12 . 1 0\nMHz fPLLSAI_OUT PLLSAI multiplier output clock - - - 216\nfVCO_OUT PLLSAI VCO output - 192 - 432\ntLOCK PLLSAI lock timeVCO frequency = 192 MHz 75 - 200\nµs\nVCO frequency = 432 MHz 100 - 300\nJitter(3)Main SAI clock jitterCycle to cycle at \n12.288 MHz on 48 KHz period, \nN=432, R=5RMS - 90 -\n peak \nto \npeak- \uf0b1280 - ps\nAverage frequency of \n12.288 MHz\nN = 432, R = 5on 1000 samples-9 0 -p s\nFS clock jitterCycle to cycle at 48 KHz\non 1000 samples-4 0 0 - p s\nI\nDD(PLLSAI)(4) PLLSAI power consumption on \nVDDVCO frequency = 192 MHz\nVCO frequency = 432 MHz0.15\n0.45-0.40\n0.75\nmA\nIDDA(PLLSAI)(4)PLLSAI power consumption on \nVDDAVCO frequency = 192 MHz\nVCO frequency = 432 MHz0.30\n0.55-0.40\n0.85\n1. Take care of using the appropriate division fact or M to have the specified PLL input clock values.\n2. Guaranteed by design.3. Value given with main PLL running.4. Based on test during characterization.\nDS11189 Rev 7 123/220STM32F469xx Electrical characteristics\n1915.3.12 PLL spread spectrum clock generation (SSCG) characteristics\nThe spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic \ninterferences (see Table 54 ). It is available only on the main PLL. \n         \nEquation 1\nThe frequency modulation period (MODEPER) is given by the equation below:\nfPLL_IN and fMod must be expressed in Hz. \nAs an example: \nIf fPLL_IN  = 1 MHz, and fMOD  = 1 kHz, the modulation dep th (MODEPER) is given by \nequation 1: \nEquation 2\nEquation 2 allows to calculate the increment step (INCSTEP):\nfVCO_OUT must be expressed in MHz.\nWith a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz): \nAn amplitude quantization error may be generat ed because the linear modulation profile is \nobtained by taking the quantized values (rou nded to the nearest integer) of MODPER and \nINCSTEP. As a result, the achieved modulat ion depth is quantized. The percentage \nquantized modulation depth is given by the following formula:\nAs a result: Table 44. SSCG parameters constraint\nSymbol Parameter Min Typ Max(1)\n1. Guaranteed by design.Unit\nfMod Modulation frequency - - 10 KHz\nmd Peak modulation depth 0.25 - 2 %\nMODEPER * INCSTEP - - - 215−1-\nMODEPER round fPLL_IN4fMod\uf0b4\uf028\uf029\uf0a4\uf05b\uf05d =\nMODEPER round 10641 03\uf0b4\uf028\uf029\uf0a4\uf05b\uf05d 250 ==\nINCSTEP round 2151–\uf028\uf029 md PLLN\uf0b4\uf0b4 \uf028\uf029 100 5\uf0b4 MODEPER\uf0b4\uf028\uf029\uf0a4 \uf05b\uf05d =\nINCSTEP round 2151–\uf028\uf029 2 240\uf0b4\uf0b4 \uf028\uf029 100 5\uf0b4 250\uf0b4\uf028\uf029\uf0a4 \uf05b\uf05d 126md(quantitazed)% ==\nmdquantized% MODEPER INCSTEP \uf0b4 100\uf0b4 5\uf0b4 \uf028\uf029 2151–\uf028\uf029 PLLN\uf0b4 \uf028\uf029\uf0a4 =\nmdquantized% 250 126 \uf0b4 100\uf0b4 5\uf0b4 \uf028\uf029 2151–\uf028\uf029 240\uf0b4 \uf028\uf029\uf0a4 2.002%(peak) ==\nElectrical characteristics STM32F469xx\n124/220 DS11189 Rev 7Figure 35  and Figure 36  show the main PLL output clock waveforms in center spread and \ndown spread modes, where:\nF0 is fPLL_OUT  nominal.\nTmode is the modulation period.\nmd is the modulation depth.\nFigure 35. PLL output clock waveforms in center spread mode\nFigure 36. PLL output clock waveforms in down spread mode\n5.3.13 MIPI D-PHY characteristics\nThe parameters given in Table 45  and Table 46  are derived from tests performed under \ntemperature and VDD supply voltage conditions summarized in Table 17 .\n         MS39983V1Frequency \n(PLL_OUT)\nTimeF0\ntmodemd\n2x t modemd\nMS39982V1Frequency \n(PLL_OUT)\nTimeF0\ntmode2x md\n2x t mode\nTable 45. MIPI D-PHY characteristics(1)\nSymbol Parameter Conditions  Min Typ Max Unit\nHi-Speed Input/Output characteristics\nUINST UI instantaneous - 2 - 12.5 ns\nDS11189 Rev 7 125/220STM32F469xx Electrical characteristics\n191VCMTXHS transmit common mode \nvoltage - 150 200 250\nmV|∆VCMTX |VCMTX  mismatch when output \nis Differential-1 or Differential-0-- - 5\n|VOD| HS transmit differential voltage - 140 200 270\n|∆VOD|VOD mismatch when output is \nDifferential-1 or Differential-0-- - 1 4\nVOHHS HS output high voltage - - - 360\nZOSSingle ended output \nimpedance-4 0 5 0 6 2 . 5 Ω\n∆ZOSSingle ended output \nimpedance mismatch-- - 1 0 %\ntHSr & tHSf 20% - 80% rise and fall time - 100 - 0.35*UI ps\nLP receiver input characteristics\nVILLogic 0 input voltage (not in \nULP State)-- - 5 5 0\nmVVIL-ULPSLogic 0 input voltage in ULP \nState-- - 3 0 0\nVIH Input high level voltage - 880 - -\nVhys Voltage hysteresis - 25 - -\nLP emitter output characteristics\nVIL Output low level voltage - 1.1 1.2 1.2 V\nVIL-ULPS Output high level voltage - -50 - 50 mV\nVIHOutput impedance of LP \ntransmitter-1 1 0 - - Ω\nVhys 15%-85% rise and fall time - - - 25 ns\nLP contention detector characteristics\nVILCD Logic 0 contention threshold - - - 200\nmV\nVIHCD Logic 0 contention threshold - 450 - -\n1. Guaranteed based on test during characterization.Table 45. MIPI D-PHY characteristics(1) (continued)\nSymbol Parameter Conditions  Min Typ Max Unit\nElectrical characteristics STM32F469xx\n126/220 DS11189 Rev 7         Table 46. MIPI D-PHY AC characterist ics LP mode and HS/LP transitions(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Conditions  Min Typ Max Unit\nTLPXTransmitted length of any Low-\nPower state period-5 0 - -\nnsTCLK-PREPARETime that the transmitter drives \nthe Clock Lane LP-00 Line \nstate immediately before the HS-0 Line state starting the HS \ntransmission.-3 8 - 9 5\nT\nCLK-PREPARE\n+\nTCLK-ZEROTime that the transmitter drives \nthe HS-0 state prior to starting \nthe clock.- 300 - -\nTCLK-PRETime that the HS clock shall be \ndriven by the transmitter prior to \nany associated Data Lane \nbeginning the transition from \nLP to HS mode.-8 - - U I\nTCLK-POSTTime that the transmitter \ncontinues to send HS clock \nafter the last a ssociated Data \nLane has transitioned to LP Mode.-6 2 + 5 2 * U I --\nnsT\nCLK-TRAILTime that the transmitter drives \nthe HS-0 state after the last payload clock bit of an HS \ntransmission burst.-6 0 - -\nT\nHS-PREPARETime that the transmitter drives \nthe Data Lane LP-00 Line state \nimmediately before the HS-0 \nLine state starting the HS transmission.- 40+4*UI - 85+6*UI\nT\nHS-PREPARE\n+\nTHS-ZEROTHS-PREPARE+ Time that the \ntransmitter drives the HS-0 state prior to transmitting the \nSync sequence.- 145+10*UI - -\nT\nHS-TRAILTime that the transmitter drives \nthe flipped differential state \nafter last payload data bit of a \nHS transmission burst.-Max\n(n*8*UI,\n60+n*4*UI)--\nTHS-EXITTime that the transmitter drives \nLP-11 following a HS burst.- 100 - -\nTREOT30% - 85% rise time and fall \ntime-- - 3 5\nTEOTTransmitted time interval from \nthe start of THS-TRAIL  or\nTCLK-TRAIL , to the start of the \nLP-11 state following a HS \nburst.-- -105+\nn*12UI\nDS11189 Rev 7 127/220STM32F469xx Electrical characteristics\n191Figure 37. MIPI D-PHY HS/LP cloc k lane transition timing diagram\nFigure 38. MIPI D-PHY HS/LP data lane transition timing diagram\n5.3.14 MIPI D-PHY PLL characteristics\nThe parameters given in Table 47  are derived from tests performed under temperature and \nVDD supply voltage conditions summarized in Table 17 .\n         MS38282V1Clock\nLane\nData\nLaneTLPXTHS-PREPARETCLK-PRE TCLK-ZERO TCLK-PREPARE TLPX THS-EXIT TCLK-TRAILTCLK-POST\nVIL\nVILTEOT\nMS38283V1Clock\nLane\nTHS-PREPARE TLPX\nTHS-TRAIL THS-EXITLP-01 LP-00 LP-11Data\nLaneVIL\nTREOT\nTEOTTHS-ZERO\nTable 47. DSI-PLL characteristics(1)\nSymbol Parameter Condi tions  Min Typ Max Unit\nfPLL_IN PLL input clock - 4 - 100\nMHzfPLL_INFIN PFD input clock - 4 - 25\nfPLL_OUT PLL multiplier output clock - 31.25 - 500\nfVCO_OUT PLL VCO output - 500 - 1000\ntLOCK PLL lock time - - - 200 µs\nElectrical characteristics STM32F469xx\n128/220 DS11189 Rev 75.3.15 MIPI D-PHY regul ator characteristics\nThe parameters given in Table 48  are derived from tests performed under temperature and \nVDD supply voltage conditions summarized in Table 17 .IDD(PLL) PLL power consumption on VDD12fVCO_OUT  = 500 MHz - 0.55 0.70\nmA fVCO_OUT  = 600 MHz - 0.65 0.80\nfVCO_OUT  = 1000 MHz - 0.95 1.20\n1. Based on test during characterization.Table 47. DSI-PLL characteristics(1) (continued)\nSymbol Parameter Condi tions  Min Typ Max Unit\nTable 48. DSI regulator characteristics(1)\nSymbol Parameter Conditions  Min Typ Max Unit\nVDD12DSI 1.2 V internal voltage on VDD12DSI - 1.15 1.20 1.30 V\nCEXT  External capacitor on VCAPDSI - 1.1 2.2 3.3 μF\nESR  External Serial Resistor - 0 25 600 m Ω\nIDDDSIREG Regulator power consumption -  100 120 125 µA\nIDDDSIDSI system (regulator, PLL and \nD-PHY) current consumption on VDDDSIUltra Low Power Mode\n(Reg. ON + PLL OFF)-2 9 0 6 0 0\nµA\nStop State\n(Reg. ON + PLL OFF)-2 9 0 6 0 0\nIDDDSILPDSI system current consumption on \nVDDDSI  in LP mode communication(2)10 MHz escape clock\n(Reg. ON + PLL OFF)-4 . 3 5 . 0\nmA\n20 MHz escape clock\n(Reg. ON + PLL OFF)-4 . 3 5 . 0\nIDDDSIHSDSI system (regulator, PLL and\nD-PHY) current consumption on VDDDSI  \nin HS mode communication(3)300 Mbps - 1 data lane\n(Reg. ON + PLL ON)-8 . 0 8 . 8\nmA300 Mbps - 2data lane\n(Reg. ON + PLL ON)- 11.4 12.5\n500 Mbps - 1 data lane\n(Reg. ON + PLL ON)-1 3 . 5 1 4 . 7\n500 Mbps - 2data lane\n(Reg. ON + PLL ON)-1 8 . 0 1 9 . 6\nDSI system (regulator, PLL and\nD-PHY) current consumption on VDDDSI  \nin HS mode with CLK like payload500 Mbps - 2data lane\n(Reg. ON + PLL ON)-2 1 . 4 2 3 . 3\ntWAKEUP Startup delayCEXT = 2.2 µF - 110 -\nµs\nCEXT = 3.3 µF - - 160\nIINRUSH  Inrush current on VDDDSI External capacitor load at start - 60 200 mA\n1. Based on test during characterization.\n2. Values based on an average traffic in LP Command Mode.\n3. Values based on an average traffic (3/4  HS traffic & 1/4 LP) in Video Mode.\nDS11189 Rev 7 129/220STM32F469xx Electrical characteristics\n1915.3.16 Memory characteristics\nFlash memory\nThe characteristics are given at TA = –40 to 105 °C unless otherwise specified.\nThe devices are shipped to customers with the Flash memory erased.\n         \n         Table 49. Flash memory characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nIDD Supply currentWrite / Erase 8-bit mode, VDD = 1.7 V - 5 -\nmA Write / Erase 16-bit mode, VDD = 2.1 V - 8 -\nWrite / Erase 32-bit mode, VDD = 3.3 V - 12 -\nTable 50. Flash memory programming\nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\ntprog Word programming timeProgram/erase parallelism \n(PSIZE) = x 8/16/32-1 6 1 0 0(2)µs\ntERASE16KB Sector (16 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 400 800\nmsProgram/erase parallelism \n(PSIZE) = x 16- 300 600\nProgram/erase parallelism \n(PSIZE) = x 32- 250 500\ntERASE64KB Sector (64 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 1200 2400\nmsProgram/erase parallelism \n(PSIZE) = x 16- 700 1400\nProgram/erase parallelism \n(PSIZE) = x 32- 550 1100\ntERASE128KB Sector (128 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8-24\nsProgram/erase parallelism \n(PSIZE) = x 16-1 . 3 2 . 6\nProgram/erase parallelism \n(PSIZE) = x 32-12\nElectrical characteristics STM32F469xx\n130/220 DS11189 Rev 7         tME Mass erase timeProgram/erase parallelism \n(PSIZE) = x 8-1 6 3 2\nsProgram/erase parallelism \n(PSIZE) = x 16-1 1 2 2\nProgram/erase parallelism \n(PSIZE) = x 32-8 1 6\ntBE Bank erase timeProgram/erase parallelism \n(PSIZE) = x 8-1 6 3 2\nProgram/erase parallelism \n(PSIZE) = x 16-1 1 2 2\nProgram/erase parallelism \n(PSIZE) = x 32-8 1 6\nVprog Programming voltage32-bit program operation 2.7 - 3.6\nV 16-bit program operation 2.1 - 3.6\n8-bit program operation 1.7 - 3.6\n1. Based on test during characterization.\n2. The maximum programming time is m easured after 100K erase operations.\nTable 51. Flash memory programming with VPP\nSymbol Parameter  Conditions Min(1)Typ Max(1)\n1. Guaranteed by design.Unit\ntprog Double word programming\nTA\uf020\uf03d\uf0200 to +40 °C\nVDD = 3.3 V\nVPP = 8.5 V-1 6 1 0 0(2)\n2. The maximum programming time is measured after 100K erase operations.µs\ntERASE16KB Sector (16 KB) erase time - 230 -\nms tERASE64KB Sector (64 KB) erase time - 490 -\ntERASE128KB Sector (128 KB) erase time - 875 -\ntME Mass erase time - 6.9 - s\ntBE Bank erase time - - 6.9 - s\nVprog Programming voltage - 2.7 - 3.6\nV\nVPP VPP voltage range - 7 - 9\nIPPMinimum current sunk on \nthe VPP pin-1 0 - - m A\ntVPP(3)\n3. VPP should only be connected during programming/erasing.Cumulative time during \nwhich VPP is applied- - - 1 hourTable 50. Flash memory programming (continued)\nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\nDS11189 Rev 7 131/220STM32F469xx Electrical characteristics\n191Table 52. Flash memory endurance and data retention\n5.3.17 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n\uf0b7 Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n\uf0b7 FTB: A burst of fast transient voltage (p ositive and negative) is applied to V\nDD and VSS \nthrough a 100 pF capacitor, until a functional  disturbance occurs. This test is compliant \nwith the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in Table 53 . They are based on the EMS levels and classes \ndefined in application note AN1709.\n         \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.Symbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Based on test during characterization.NEND EnduranceTA = –40 to +85 °C (6 suffix versions)\nTA = –40 to +105 °C (7 suffix versions)10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears 1 kcycle(2) at TA = 105 °C 10\n10 kcycles(2) at TA = 55 °C 20\nTable 53. EMS characteristics\nSymbol Parameter Con ditions Level/Class\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD \uf03d\uf0203.3 V, TFBGA216, \nTA = +25 °C, fHCLK  = 168 MHz, \nconforming to IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD\uf020\uf03d\uf0203.3 V, TFBGA216, \nTA = +25 °C, fHCLK  = 168 MHz, \nconforming to IEC 61000-4-24A\nElectrical characteristics STM32F469xx\n132/220 DS11189 Rev 7Software recommendations\nThe software flowchart must include the management of runaway conditions such as:\n\uf0b7 Corrupted program counter\n\uf0b7 Unexpected reset\n\uf0b7 Critical Data corruption (control registers...)\nPrequalification trialsMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC? code, is running. This emission test is compliant with SAE IEC61967-2 \nstandard which specifies the test  board and the pin loading.\n         \n5.3.18 Absolute maximum ratings (electrical sensitivity)\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the ANSI/ESD A/JEDEC JS-001 and ANSI /ESD S5.3.1 standards.Table 54. EMI characteristics\nSymbol Parameter ConditionsMonitored \nfrequency bandMax vs. [fHSE/fCPU]\nUnit\n8/168 MHz 8/180 MHz\nSEMI Peak levelVDD = 3.3 V, TA = 25 °C, TFBGA216 \npackage, conforming to SAE J1752/3 EEMBC, ART ON, all peripheral clocks \nenabled, clock dithering disabled.0.1 to 30 MHz 2 2\ndBµV 30 to 130 MHz 4 1\n130 MHz to 1GHz 10 10\nSAE EMI Level 3 3 -\nV\nDD \uf03d\uf0203.3 V, TA \uf03d\uf02025 °C, TFBGA216 \npackage, conforming to SAE J1752/3 \nEEMBC, ART ON, all peripheral clocks \nenabled, clock dithering enabled0.1 to 30 MHz 5 -10\ndBµV 30 to 130 MHz 3 -15\n130 MHz to 1GHz 8 0\nSAE EMI level 2 2 -\nDS11189 Rev 7 133/220STM32F469xx Electrical characteristics\n191          \nStatic latchup\nTwo complementary static tests are requir ed on six parts to assess the latchup \nperformance: \n\uf0b7 A supply overvoltage is applied to each power supply pin\n\uf0b7 A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EI A/JESD 78A IC latchup standard.\n         \n5.3.19 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product \noperation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection a ccidentally happens, susceptibilit y tests are performed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (>5 \nLSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –\n5 µA/+0 µA range), or other fu nctional failure (for exampl e reset, oscillator frequency \ndeviation). \nNegative induced leakage current is caused by negative injection and positive induced \nleakage current by positive injection.\nThe test results are given in Table 57 .Table 55. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic discharge \nvoltage\n(human body model)TA \uf03d\uf020+25 °C\nconforming to ANSI /ESDA/JEDEC JS-0012 2000\nV\nVESD(CDM)Electrostatic discharge \nvoltage\n(charge device model)TA \uf03d\uf020+25 °C conforming to  ANSI/ESD S5.3.1,\nLQFP100, LQFP144, LQFP176, LQFP208, \nUFBGA169, UFBGA176, TFBGA216 and \nWLCSP148 packagesC3 250\n1. Guaranteed based on test during characterization.\nTable 56. Electri cal sensitivities(1)\nSymbol Parameter C onditions Class\nLU Static latch-up class TA \uf03d\uf020+105 °C conforming to JESD78A II level A\n1. MSV on PA4 and PA5 is 5 V, versus 5.4 V on all IOs.\nElectrical characteristics STM32F469xx\n134/220 DS11189 Rev 7         \nNote: It is recommended to add a Schottky diode (pin to ground) to analog pins which may \npotentially inject negative currents.\n5.3.20 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 58  are derived from tests \nperformed under the conditions summarized in Table 17 . All I/Os are CMOS and TTL \ncompliant.\n         Table 57. I/O current injection susceptibility\nSymbol DescriptionFunctional susceptibility\nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 and NRST pins −0N A(1)\n1. Injection is not possible.mAInjected current on DSIHOST_D0P, \nDSIHOST_D0N, DSIHOST_D1P, DSIHOST_D0N, \nDSIHOST_CKP, DSIHOST_CKN pins−00\nInjected current on PA0 and PC0 pins −0N A(1)\nInjected current on any other FT pin −5N A(1)\nInjected current on any other pin −5+  5\nTable 58. I/O static characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVILFT, TTa and NRST I/O input low \nlevel voltage 1.7 V\uf0a3VDD\uf0a3\uf0203.6 V - -0.35VDD−0.04(1)\nV0.3VDD(2)\nBOOT0 I/O input low level \nvoltage1.75 V\uf0a3VDD\uf0a3\uf0203.6 V, \n–40 °C\uf0a3TA\uf0a3\uf020105 °C--\n0.1VDD+0.1(1)\n1.7 V\uf0a3VDD\uf0a3\uf0203.6 V, \n0° C\uf0a3TA\uf0a3\uf020105 °C--\nVIHFT, TTa and NRST I/O input \nhigh level voltage(5) 1.7 V\uf0a3VDD\uf0a3\uf0203.6 V0.45VDD+0.3(1)\n--\n0.7VDD(2)\nBOOT0 I/O input high level \nvoltage1.75 V\uf0a3VDD\uf0a3\uf0203.6 V, \n–40 °C\uf0a3TA\uf0a3\uf020105 °C\n0.17VDD+0.7(1)--\n1.7 V\uf0a3VDD\uf0a3\uf0203.6 V, \n0° C\uf0a3TA\uf0a3\uf020105 °C\nDS11189 Rev 7 135/220STM32F469xx Electrical characteristics\n191VHYSFT, TTa and NRST I/O input \nhysteresis 1.7 V\uf0a3VDD\uf0a3\uf0203.6 V 10%VDD(3)--\nV\nBOOT0 I/O input hysteresis1.75 V\uf0a3VDD\uf0a3\uf0203.6 V, \n–40 °C\uf0a3TA\uf0a3\uf020105 °C\n0.1 - -\n1.7 V\uf0a3VDD\uf0a3\uf0203.6 V, \n0° C\uf0a3TA\uf0a3\uf020105 °C\nIlkgI/O input leakage current (4)VSS \uf0a3VIN\uf0a3\uf020VDD -- \uf0b11\nµA\nI/O FT input leakage current (5)VIN \uf03d\uf0205 V --3\nRPUWeak pull-up \nequivalent \nresistor(6)All pins except for \nPA10/PB12 \n(OTG_FS_ID,OTG_HS_ID) V\nIN \uf03d\uf020VSS30 40 50\nk\uf057PA10/PB12 \n(OTG_FS_ID,\nOTG_HS_ID)71 0 1 4\nRPDWeak pull-\ndown equivalent \nresistor\n(7)All pins \nexcept for \nPA10/PB12 \n(OTG_FS_ID,OTG_HS_ID) V\nIN \uf03d\uf020VDD30 40 50\n PA10/PB12 \n(OTG_FS_ID,OTG_HS_ID)71 0 1 4\nC\nIO(8)I/O pin capacitance - - 5 - pF\n1. Guaranteed by design.\n2. Tested in production.3. With a minimum of 200 mV.\n4. Leakage could be higher than the maximum value, if negat ive current is injected on adjacent pins, Refer to Table 57\n5. To sustain a voltage higher than VDD +0.3 V, the internal  pull-up/pull-down resistors must be disabled. Leakage could be \nhigher than the maximum value, if negative curr ent is injected on adjacent pins.Refer to Table 57\n6. Pull-up resistors are designed with a true resistance in se ries with a switchable PMOS. This PMOS contribution to the \nseries resistance is minimum (~10%).\n7. Pull-down resistors are designed with a true resistance in se ries with a switchable NMOS. Th is NMOS contribution to the \nseries resistance is minimum (~10%).\n8.  Hysteresis voltage between Schmitt trigger swit ching levels. Based on test during characterization.Table 58. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32F469xx\n136/220 DS11189 Rev 7All I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in Figure 39 . \nFigure 39. FT I/O input characteristics\nOutput driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to \uf0b18 mA, and sink or \nsource up to ±20 mA (with a relaxed VOL/VOH) except PC13, PC14, PC15 and PI8 which \ncan sink or source up to ±3mA. When using the PC13 to PC15 and PI8 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 5.2 . In particular:\n\uf0b7 The sum of the currents sourced by all the I/Os on V\nDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \n\uf053IVDD (see Table 15 ). \n\uf0b7 The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \n\uf053IVSS (see Table 15 ). MS33746V11.92\n1.0651.22\n1.7 2.0 2.4 2.7 3.3 3.62.0\n0.550.8\nVDD (V)VIL/VIH (V)\nTested in production  - CMOS requirement VIHmin = 0.7VDD\nTested in production  - CMOS requirement VILmax = 0.3VDDBased on Design simulations, VILmax= 0.35VDD-0.04TTL requirement \nVIHmin = 2V\nTTL requirement VILmax \n= 0.8V0.512.52\nArea not \ndetermined1.191.7\nBased on Design simulations, VIHmin= 0.45VDD+0.3\nDS11189 Rev 7 137/220STM32F469xx Electrical characteristics\n191Output voltage levels\nUnless otherwise specified,  the parameters given in Table 59  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 17 . All I/Os are CMOS and TTL compliant.\n         \nInput/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 40  and \nTable 60 , respectively.\nUnless otherwise specified,  the parameters given in Table 60  are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table 17 .Table 59. Output voltage characteristics \nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always re spect the absolute maximum rating specified in Table 15 . \nand the sum of IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pin CMOS port(2)\nIIO = +8 mA\n2.7 V \uf0a3\uf020VDD \uf0a3 3.6 V\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nVVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 15  and the sum of IIO (I/O ports and control pins) must not exceed IVDD.Output high level voltage for an I/O pin VDD−0.4 -\nVOL (1)Output low level voltage for an I/O pin TTL port(2)\nIIO =+ 8mA\n2.7 V \uf0a3 VDD \uf0a3 3.6 V-0 . 4\nVOH (3)Output high level voltage for an I/O pin 2.4 -\nVOL(1)Output low level voltage for an I/O pin IIO = +20 mA\n2.7 V \uf0a3 VDD \uf0a3 3.6 V-1 . 3(4)\n4. Based on characterization data.VOH(3)Output high level voltage for an I/O pin VDD−1.3(4)-\nVOL(1)Output low level voltage for an I/O pin IIO = +6 mA\n1.8 V \uf0a3 VDD \uf0a3 3.6 V-0 . 4(4)\nVOH(3)Output high level voltage for an I/O pin VDD−0.4(4)-\nVOL(1)Output low level voltage for an I/O pin IIO = +4 mA\n1.7 V \uf0a3 VDD \uf0a3 3.6V-0 . 4(5)\n5. Guaranteed by design.VOH(3)Output high level voltage for an I/O pin VDD−0.4(5)-\nElectrical characteristics STM32F469xx\n138/220 DS11189 Rev 7         Table 60. I/O AC characteristics(1)(2)\nOSPEEDRy\n[1:0] bit \nvalue(1)Symbol Parameter Conditions Min Typ Max Unit\n00fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD ≥ 2.7 V - - 4\nMHzCL = 50 pF, VDD ≥ 1.7 V - - 2\nCL = 10 pF, VDD ≥ 2.7 V - - 8\nCL = 10 pF, VDD ≥ 1.8 V - - 4\nCL = 10 pF, VDD ≥ 1.7 V - - 3\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high \nlevel rise timeCL = 50 pF, VDD = 1.7 V to \n3.6 V-- 1 0 0 n s\n01fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD≥ 2.7 V - - 25\nMHzCL = 50 pF, VDD≥ 1.8 V - - 12.5\nCL = 50 pF, VDD≥ 1.7 V - - 10\nCL = 10 pF, VDD ≥ 2.7 V - - 50\nCL = 10 pF, VDD≥ 1.8 V - - 20\nCL = 10 pF, VDD≥ 1.7 V - - 12.5\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high \nlevel rise timeCL = 50 pF, VDD ≥ 2.7 V - - 10\nnsCL = 10 pF, VDD ≥ 2.7 V - - 6\nCL = 50 pF, VDD ≥ 1.7 V - - 20\nCL = 10 pF, VDD ≥ 1.7 V - - 10\n10fmax(IO)out Maximum frequency(3)CL = 40 pF, VDD ≥ 2.7 V - - 50(4)\nMHzCL = 10 pF, VDD ≥ 2.7 V - - 100(4)\nCL = 40 pF, VDD ≥ 1.7 V - - 25\nCL = 10 pF, VDD ≥ 1.8 V - - 50\nCL = 10 pF, VDD ≥ 1.7 V - - 42.5\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high \nlevel rise timeCL = 40 pF, VDD ≥2.7 V - - 6\nnsCL = 10 pF, VDD ≥ 2.7 V - - 4\nCL = 40 pF, VDD ≥ 1.7 V - - 10\nCL = 10 pF, VDD ≥ 1.7 V - - 6\nDS11189 Rev 7 139/220STM32F469xx Electrical characteristics\n191Figure 40. I/O AC characteristics definition 11fmax(IO)out Maximum frequency(3)CL = 30 pF, VDD ≥ 2.7 V - - 100(4)\nMHzCL = 30 pF, VDD ≥ 1.8 V - - 50\nCL = 30 pF, VDD ≥ 1.7 V - - 42.5\nCL = 10 pF, VDD≥ 2.7 V - - 180(4)\nCL = 10 pF, VDD ≥ 1.8 V - - 100\nCL = 10 pF, VDD ≥ 1.7 V - - 72.5\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high \nlevel rise timeCL = 30 pF, VDD ≥ 2.7 V - - 4\nnsCL = 30 pF, VDD ≥1.8 V - - 6\nCL = 30 pF, VDD ≥1.7 V - - 7\nCL = 10 pF, VDD ≥ 2.7 V - - 2.5\nCL = 10 pF, VDD ≥1.8 V - - 3.5\nCL = 10 pF, VDD ≥1.7 V - - 4\n- tEXTIpwPulse width of external signals \ndetected by the EXTI \ncontroller-1 0 - - n s\n1. Guaranteed by design.\n2. The I/O speed is configured using the O SPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of \nthe GPIOx_SPEEDR GPIO port output speed register.\n3. The maximum frequency is defined in Figure 40 .\n4. For maximum frequencies above 50 MHz and VDD > 2.4 V, the compensation cell should be used.Table 60. I/O AC characteristics(1)(2) (continued)\nOSPEEDRy\n[1:0] bit \nvalue(1)Symbol Parameter Conditions Min Typ Max Unit\nai14131d10%90%\n50%\ntr(IO)out\nOUTPUTEXTERNAL\nON CL\nMaximum frequency is achieved if (tr + tf) ≤ (2/3)T and if the duty cycle is (45-55%) \nwhen loaded by C L specified in the table “ I/O AC characteristics ”. \n 10%\n50%\n90%\nTtf(IO)out\nElectrical characteristics STM32F469xx\n140/220 DS11189 Rev 75.3.21 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table 58 ).\nUnless otherwise specified,  the parameters given in Table 61  are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table 17 .\n         \nFigure 41. Recommended NRST pin protection  \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 58 . Otherwise the reset is not taken into account by the device.Table 61. NRST pin characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nRPU Weak pull-up equivalent resistor(1)VIN \uf03d\uf020VSS 30 40 50 k \uf057\nVF(NRST)(2)NRST Input filtered pulse - - - 100\nns\nVNF(NRST)(2)NRST Input not filtered pulse VDD > 2.7 V 300 - -\nTNRST_OUT Generated reset pulse duration Internal Reset source 20 - - µs\n1. The pull-up is designed with a true resist ance in series with a switchable PMOS. This PMOS contribution to the series \nresistance must be minimum (~10%).\n2. Guaranteed by design.\nai14132cSTM32FRPUNRST(2)VDD\nFilterInternal Reset\n0.1 μFExternal\nreset circuit(1)\nDS11189 Rev 7 141/220STM32F469xx Electrical characteristics\n1915.3.22 TIM time r characteristics\nThe parameters given in Table 62  are guaranteed by design. Refer to Section 5.3.20  for \ndetails on the input/output alternate function ch aracteristics (output compare, input capture, \nexternal clock, PWM output).\n          \n5.3.23 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for:\n\uf0b7 Standard-mode (Sm): bit rate up to 100 kbit/s\n\uf0b7 Fast-mode (Fm): bit rate up to 400 kbit/s.\nThe I2C timings requirements are guaranteed by desi gn when the I2C perip heral is properly \nconfigured (refer to RM0386 reference manual). \nThe SDA and SCL I/O requirements are met with the following restrictions: the SDA and \nSCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS \nconnected between the I/O pin and VDD is disabled, but is still present. Refer to  \nSection 5.3.20  for more details on the I2C I/O characteristics .\nAll I2C SDA and SCL I/Os embed an analog filter, whose characteristics are detailed in \nTable 63 .\n         Table 62. TIMx characteristics(1)(2)\n1. TIMx is used as a general term to refer to the TIM1 to TIM12 timers.\n2. Guaranteed by design.Symbol Parameter Conditions(3)\n3. The maximum timer frequency on APB1 or APB2 is up to  180 MHz, by setting the TIMPRE bit in the \nRCC_DCKCFGR register, if APBx pres caler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK = \n4x PCLKx.Min Max Unit\ntres(TIM) Timer resolution timeAHB/APBx prescaler = \n1 or 2 or 4, \nfTIMxCLK = 180 MHz1- tTIMxCLK\nAHB/APBx prescaler > 4, \nfTIMxCLK  = 90 MHz1- tTIMxCLK\nfEXTTimer external clock \nfrequency on CH1 to CH4 fTIMxCLK  = 180 MHz0 fTIMxCLK /2 MHz\nResTIM Timer resolution - 16/32 bit\ntMAX_COUNTMaximum possible count \nwith 32-bit counter--65536 × \n65536tTIMxCLK\nTable 63. I2C analog filter characteristics(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntAFMaximum pulse width of spikes \nsuppressed by the analog filter50(2)150(3)ns\nElectrical characteristics STM32F469xx\n142/220 DS11189 Rev 7SPI interface characteristics\nUnless otherwise specified,  the parameters given in Table 64  for the SPI interface are \nderived from tests performed under the ambient temperature, fPCLKx frequency and VDD \nsupply voltage condit ions summarized in Table 17 , with the followin g configuration:\n\uf0b7 output speed set to  OSPEEDRy[1:0] = 10\n\uf0b7 capacitive load C = 30 pF\n\uf0b7 measurement points at CMOS levels: 0.5 VDD\nRefer to Section 5.3.20  for more details on the input/outpu t alternate function characteristics \n(NSS, SCK, MOSI, MISO for SPI).\n         2. Spikes with widths below tAF(min) are filtered.\n3. Spikes with widths above tAF(max)  are not filtered\nTable 64. SPI dynamic characteristics(1)\nSymbol Parameter Conditions Min Typ Max(2)Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode, \n2.7 V ≤ VDD ≤ 3.6 V, \nSPI1,4,5,6,-- 4 5\nMHzMaster mode, \n1.71 V ≤ VDD ≤ 3.6 V, \nSPI1,4,5,6- - 22.5\nMaster transmitter mode, \n1.7 V ≤ VDD≤ 3.6 V, \nSPI1,4,5,6-- 4 5\nSlave full duplex mode,\n2.7 V ≤ VDD ≤ 3.6 V, \nSPI1,4,5,6-- 4 5\nSlave transmitter mode, \n1.71 V ≤ VDD ≤ 3.6 V, \nSPI1,4,5,6-- 3 3\nSlave transmitter mode, \n2.7 V ≤ VDD ≤ 3.6 V, \nSPI1,4,5,6-- 4 5\nSlave mode, \n1.71 V ≤ VDD ≤ 3.6 V, \nSPI2,3- - 22.5\nDuty(SCK)Duty cycle of SPI\nclock frequencySlave mode 30 50 70 %\nDS11189 Rev 7 143/220STM32F469xx Electrical characteristics\n191tw(SCKH)\ntw(SCKL)SCK high and low time Master mode, SPI presc = 2 TPCLK−1.5 TPCLK TPCLK+1.5\nnstsu(NSS) NSS setup time Slave mode, SPI presc = 2 4 TPCLK--\nth(NSS) NSS hold time Slave mode, SPI presc = 2 2 TPCLK\ntsu(MI)Data input setup timeMaster mode 2 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 4 - -\nth(SI) Slave mode 2 - -\nta(SO) Data output access time Slave mode, SPI presc = 2 7 - 21\ntdis(SO) Data output disable time Slave mode 5 - 12\ntv(SO) Data output valid timeSlave mode, \n2.7 V ≤ VDD ≤ 3.6 V-1 1 1 5\nSlave mode, \n1.71 V ≤ VDD ≤ 3.6 V-1 1 1 1 . 5\nth(SO) Data output hold time Slave mode 6 - -\ntv(MO) Data output valid time Master mode - 4.5 5\nth(MO) Data output hold time Master mode 2 - -\n1. Guaranteed based on test during characterization.\n2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO)  and tsu(MI) , which has to fit into SCK low \nor high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master \nhaving tsu(MI)  = 0 while Duty(SCK) = 50% Table 64. SPI dynamic characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max(2)Unit\nElectrical characteristics STM32F469xx\n144/220 DS11189 Rev 7Figure 42. SPI timing diagram - slave mode and CPHA = 0\nFigure 43. SPI timing diagram - slave mode and CPHA = 1(1)ai14134cSCK InputCPHA=0\nMOSI\nINP UTMISO\nOUT PUTCPHA=0\nMS B O UT\nMS B I NBI T6 OU T\nLSB INLSB OUTCPOL=0\nCPOL=1\nBIT 1 I NNSS input\ntSU(NSS)tc(SCK)\nth(NSS)\nta(SO)tw(SCKH)\ntw(SCKL)\ntv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\ntsu(SI)\nth(SI)\nai14135bNSS input\ntSU(NSS) tc(SCK) th(NSS)SCK inputCPHA=1\nCPOL=0\nCPHA=1\nCPOL=1tw(SCKH)\ntw(SCKL)\nta(SO)tv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\nMISO\nOUTPUT\nMOSI\nINPUTtsu(SI) th(SI)MSB OUT\nMSB INBIT6 OUT LSB OUT\nLSB IN BIT 1 IN\nDS11189 Rev 7 145/220STM32F469xx Electrical characteristics\n191Figure 44. SPI timing diagram - master mode(1)\nai14136SCK InputCPHA=0\nMOSI\nOUTUTMISO\nINPUTCPHA=0\nMSBIN\nM SB OUTBIT6 IN\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK InputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO)th(MO)\nElectrical characteristics STM32F469xx\n146/220 DS11189 Rev 7I2S interface characteristics\nUnless otherwise specified,  the parameters given in Table 65  for the I2S interface are \nderived from tests performed under the ambient temperature, fPCLKx frequency and VDD \nsupply voltage condit ions summarized in Table 17 , with the followin g configuration:\n\uf0b7 output speed set to  OSPEEDRy[1:0] = 10\n\uf0b7 capacitive load C = 30 pF\n\uf0b7 measurement points at CMOS levels: 0.5 VDD\nRefer to Section 5.3.20  for more details on the input/outpu t alternate function characteristics \n(CK, SD, WS).\n         \nNote: Refer to the I2S section of RM0386 refer ence manual for more details on the sampling \nfrequency (FS). \nfMCK, fCK, and DCK values reflect only the digital periph eral behavior, source clock precision \nmight slightly change the values. The values of these parameters might be slightly impacted \nby the source clock precision. DCK depends mainly on the value of ODD bit. The digital Table 65. I2S dynamic characteristics(1)\nSymbol Parameter Conditions Min Max Unit\nfMCK I2S main clock output - 256x8K 256xFs(2)\nMHz\nfCK I2S clock frequencyMaster data - 64xFs\nSlave data - 64xFs\nDCK I2S clock frequency duty cycle Slave receiver 30 70 %\ntv(WS) WS valid time Master mode 0 5\nnsth(WS) WS hold time Master mode 0 -\ntsu(WS) WS setup timeSlave mode 3.5 -\nSlave mode\nPCM short pulse mode(3) 3.5 -\nth(WS) WS hold timeSlave mode 0.5 -\nSlave mode\nPCM short pulse mode(3) 1-\ntsu(SD_MR)Data input setup timeMaster receiver 5 -\ntsu(SD_SR) Slave receiver 1.5 -\nth(SD_MR)Data input hold timeMaster receiver 5 -\nth(SD_SR) Slave receiver 1.5 -\ntv(SD_ST)Data output valid timeSlave transmitter (after enable edge) - 19\ntv(SD_MT) Master transmitter (after enable edge) - 2.50\nth(SD_ST)Data output hold timeSlave transmitter (after enable edge) 5 -\nth(SD_MT) Master transmitter (after enable edge) 0 -\n1. Guaranteed based on test during characterization.\n2. 128xFs maximum is 24.756 MHz (APB1 Maximum frequency).\n3. Measurement done with respect to I2S_CK rising edge.\nDS11189 Rev 7 147/220STM32F469xx Electrical characteristics\n191contribution leads to a minimum value of (I 2SDIV/(2*I2SDIV+ODD) and a maximum value of \n(I2SDIV+ODD)/(2* I2SDIV+ODD). FS maximum value is supported for each mode/condition.\nFigure 45. I2S slave timing diagram (Philips protocol)(1) \n1. .LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 46. I2S master timing diagram (Philips protocol)(1)\n1. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte. CK InputCPOL = 0\nCPOL = 1tc(CK)\nWS input\nSDtransmit\nSDreceivetw(CKH) tw(CKL)\ntsu(WS)tv(SD_ST) th(SD_ST)th(WS)\ntsu(SD_SR) th(SD_SR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit LSB transmit\nai14881bLSB receive(2)LSB transmit(2)CK outputCPOL = 0\nCPOL = 1tc(CK)\nWS output\nSDreceiveSDtransmittw(CKH)\ntw(CKL)\ntsu(SD_MR)tv(SD_MT) th(SD_MT)th(WS)\nth(SD_MR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit LSB transmit\nai14884btf(CK)tr(CK)\ntv(WS)\nLSB receive(2)LSB transmit(2)\nElectrical characteristics STM32F469xx\n148/220 DS11189 Rev 7SAI characteristics\nUnless otherwise specified, the parameters given in Table 66  for SAI are derived from tests \nperformed under the ambient temperature, fPCLKx  frequency and VDD supply voltage \nconditions su mmarized in Table 17 , with the following configuration:\n\uf0b7 output speed set to  OSPEEDRy[1:0] = 10\n\uf0b7 capacitive load C=30 pF\n\uf0b7 measurement points at CMOS levels: 0.5 VDD\nRefer to Section 5.3.20  for more details on the input/output alternate function \ncharacteristics (SCK, SD, WS).\n         Table 66. SAI characteristics(1)\nSymbol Parameter Conditions Min Max Unit \nfMCKL SAI main clock output - 256 x 8K 256xFs\nMHz\nfCK SAI clock frequency(2)Master data: 32 bits - 128xFs(3)\nSlave data: 32 bits - 128xFs\ntv(FS) FS valid time Master mode,\n2.7 V ≤ VDD ≤ 3.6 V-1 7\nnsMaster mode,\n1.71 V ≤ VDD ≤ 3.6 V-2 3\ntsu(FS) FS setup time Slave mode 10 -\nth(FS) FS hold time Slave mode 0 -\ntsu(SD_MR)Data input setup timeMaster receiver 1 -\ntsu(SD_SR) Slave receiver 2 -\nth(SD_MR)Data input hold time Master receiver 6 -\nth(SD_SR) Slave receiver 1 -\nth(SD_B_ST) Data output valid time Slave transmitter (after enable edge),\n2.7 V ≤ VDD ≤ 3.6 V-1 4\nSlave transmitter (after enable edge),\n1.71 V ≤ VDD ≤ 3.6 V-2 3\nth(SD_B_ST) Data output hold time Slave transmitter (after enable edge) 9 -\ntv(SD_A_MT) Data output valid timeMaster transmitter (after enable edge),\n2.7 V ≤ VDD ≤ 3.6 V-2 0\nMaster transmitter (after enable edge),\n1.71 V ≤ VDD ≤ 3.6 V-2 6\nth(SD_A_MT) Data output hold time Master transmitter (after enable edge) 10 -\n1. Guaranteed based on test during characterization.\n2. APB clock frequency must be at least twice SAI clock frequency.3. With Fs = 192 kHz.\nDS11189 Rev 7 149/220STM32F469xx Electrical characteristics\n191Figure 47. SAI master timing waveforms\nFigure 48. SAI slave timing waveformsMS32771V1SAI_SCK_X\nSAI_FS_X\n(output)1/fSCK\nSAI_SD_X\n(transmit)tv(FS)\nSlot n\nSAI_SD_X\n(receive)th(FS)\nSlot n+2tv(SD_MT) th(SD_MT)\nSlot ntsu(SD_MR) th(SD_MR)\nMS32772V1SAI_SCK_X\nSAI_FS_X\n(input)\nSAI_SD_X\n(transmit)tsu(FS)\nSlot n\nSAI_SD_X\n(receive)tw(CKH_X) th(FS)\nSlot n+2tv(SD_ST) th(SD_ST)\nSlot ntsu(SD_SR)tw(CKL_X)\nth(SD_SR)1/fSCK\nElectrical characteristics STM32F469xx\n150/220 DS11189 Rev 7USB OTG full speed (FS) characteristics\nThis interface is present in both the USB OTG HS and USB OTG FS controllers.\n         \n         \nNote: When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state \n(floating input), not as alternate function. A typical 200 µA current consumption of the  \nsensing block (current to voltage conversion  to determine the different sessions) can be \nobserved on PA9 and PB13 when the feature is enabled.Table 67. USB OTG full speed startup time\nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design.USB OTG full speed transceiver startup time 1 µs\nTable 68. USB OTG full speed DC electrical characteristics\nSymbol Parameter Conditions Min.(1)\n1. All the voltages are measured from the local ground potential.Typ. Max.(1)Unit\nInput \nlevelsVDDUSB OTG full speed \ntransceiver operating voltage-3 . 0\n(2)\n2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed \nelectrical charac teristics, which are degraded in the 2.7 to 3.0 V VDD voltage range.-3 . 6\nVVDI(3)\n3. Guaranteed by design.Differential input sensitivityI(USB_FS_DP/DM, \nUSB_HS_DP/DM)0.2 - -\nVCM(3)Differential common mode \nrangeIncludes VDI range 0.8 - 2.5\nVSE(3)Single ended receiver \nthreshold- 1.3 - 2.0\nOutput \nlevelsVOL Static output level low RL of 1.5 kΩ to 3.6 V(4)\n4.RL is the load connected on the USB OTG full speed drivers.-- 0 . 3\nVOH Static output level high RL of 15 kΩ to VSS(4)2.8 - 3.6\nRPDPA11, PA12, PB14, PB15 \n(USB_FS_DP/DM, \nUSB_HS_DP/DM)\nVIN = VDD17 21 24\nkΩPA9, PB13 \n(OTG_FS_VBUS, \nOTG_HS_VBUS)0.65 1.1 2.0\nRPUPA12, PB15 (USB_FS_DP, \nUSB_HS_DP)VIN = VSS 1.5 1.8 2.1\nPA9, PB13 \n(OTG_FS_VBUS, \nOTG_HS_VBUS)VIN = VSS 0.25 0.37 0.55\nDS11189 Rev 7 151/220STM32F469xx Electrical characteristics\n191Figure 49. USB OTG full speed timings: defi nition of data signal rise and fall time\n         \nUSB high speed (HS) characteristics\nUnless otherwise specified,  the parameters given in Table 72  for ULPI are derived from \ntests performed under the ambient temperature, fHCLK frequency summarized in Table 71  \nand VDD supply voltage conditions summarized in Table 70 , with the following configuration:\n\uf0b7 output speed set to OSPEEDRy[1:0] = 11, unle ss otherwise specified\n\uf0b7 capacitive load C = 20 pF / 15 pF, unless otherwise specified\n\uf0b7 measurement points at CMOS levels: 0.5 VDD.\nRefer to Section 5.3.20  for more details on the i nput/output characteristics.\n         Table 69. USB OTG full speed electrical characteristics(1)\n1. Guaranteed by design.Driver characteristics\nSymbol Parameter Conditions Min Max Unit\ntr Rise time(2)\n2.Measured from 10% to 90% of the data signal. For mo re detailed informations, please refer to USB \nSpecification - Chapter 7 (version 2.0).CL = 50 pF 42 0\nns\ntf Fall time(2)CL = 50 pF 4 20\ntrfm Rise/ fall time matching tr / tf 90 110 %\nVCRS Output signal crosso ver voltage - 1.3 2.0 V\nZDRV Output driver impedance(3)\n3. No external termination series resistors are requ ired on DP (D+) and DM (D-) pins since the matching \nimpedance is included in the embedded driver. Driving\nhigh or low 28 44 \uf057\nTable 70. USB HS DC elect rical characteristics\nSymbol Parameter Min.(1)\n1. All the voltages are measured from the local ground potential.Max.(1)Unit\nInput level VDD USB OTG HS operating voltage 1.7 3.6 Vai14137bCross over\npoints\nDifferential\ndata lines\nVCRS\nVSS\ntf tr\nElectrical characteristics STM32F469xx\n152/220 DS11189 Rev 7         \nFigure 50. ULPI timing diagramTable 71. USB HS clock timing parameters(1)\n1. Guaranteed by design.Symbol Parameter Min Typ Max Unit\n-fHCLK  value to guarantee proper operation of \nUSB HS interface 30 - -\nMHzFSTART_8BIT Frequency (first transition) 8-bit ±10% 54 60 66\nFSTEADY Frequency (steady state)  ±500 ppm 59.97 60 60.03\nDSTART_8BIT Duty cycle (first transition) 8-bit ±10% 40 50 60\n%\nDSTEADY Duty cycle (steady state) ±500 ppm 49.975 50 50.025\ntSTEADYTime to reach the st eady state frequency and \nduty cycle after the first transition-- 1 . 4 m s\ntSTART_DEV Clock startup time after the \nde-assertion of SuspendMPeripheral - - 5.6\nms\ntSTART_HOST Host - - -\ntPREPPHY preparation time after the first transition \nof the input clock-- - µ s\nClock\nControl In\n(ULPI_DIR,\nULPI_NXT)\ndata In\n(8-bit)\nControl out\n(ULPI_STP)\ndata out\n(8-bit)tDDtDCtHD tSDtHC tSC\nai17361ctDC\nDS11189 Rev 7 153/220STM32F469xx Electrical characteristics\n191         \nEthernet characteristics\nUnless otherwise specified,  the parameters given in Table 73 , Table 74  and Table 75  for \nSMI, RMII and MII are derived from tests performed under the ambient temperature, fHCLK \nfrequency and VDD supply voltage conditions summarized in Table 17 , with the following \nconfiguration:\n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 10\n\uf0b7 Capacitive load C = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD.\nRefer to Section 5.3.20  for more details on the i nput/output characteristics.\nTable 73  gives the list of Ethernet MAC signals fo r the SMI (station management interface) \nand Figure 51  shows the corresponding timing diagram.\nFigure 51. Ethernet SMI timing diagramTable 72. Dynamic characteristics: USB ULPI(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Conditions Min. Typ. Max. Unit\ntSCControl in (ULPI_DIR, ULPI_NXT)\nsetup time-2 . 0 - -\nnstHCControl in (ULPI_DIR, ULPI_NXT)\nhold time-1 . 5 - -\ntSD Data in setup time - 1.0 - -\ntHD Data in hold time - 1.0 - -\ntDC/tDD Data/control output delay2.7 V < VDD < 3.6 V, \nCL = 20 pF-7 . 5 9 . 0\n2.7 V < VDD < 3.6 V,\nCL = 15 pF and \n-40 < T < 125°C- 7.5 12.0\n1.7 V < VDD < 3.6 V,\nCL = 15 pF and \n-40 < T < 90°C-7 . 5 1 1 . 5\nMS31384V1ETH_MDC\nETH_MDIO(O)\nETH_MDIO(I)tMDC\ntd(MDIO)\ntsu(MDIO) th(MDIO)\nElectrical characteristics STM32F469xx\n154/220 DS11189 Rev 7         \nTable 74  gives the list of Ethernet MAC signals for the RMII and Figure 52  shows the \ncorresponding timing diagram.\nFigure 52. Ethernet RMII timing diagramTable 73. Dynamics characteristics: Ethernet MAC signals for SMI(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Min Typ Max Unit\ntMDC MDC cycle time(2.38 MHz) 400 400 403\nnsTd(MDIO) Write data valid time THCLK  - 1 THCLK THCLK  + 1.5\ntsu(MDIO) Read data setup time 12.5 - -\nth(MDIO) Read data hold time 0 - -\nRMII_REF_CLK\nRMII_TX_EN\nRMII_TXD[1:0]\nRMII_RXD[1:0]\nRMII_CRS_DVtd(TXEN)\ntd(TXD)\ntsu(RXD)\ntsu(CRS)tih(RXD)\ntih(CRS)\nai1566 7\nDS11189 Rev 7 155/220STM32F469xx Electrical characteristics\n191         \nTable 75  gives the list of Ethernet MAC signals for MII and Figure 52  shows the \ncorresponding timing diagram.\nFigure 53. Ethernet MII timing diagram\n         Table 74. Dynamics characteristi cs: Ethernet MAC signals for RMII(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Min Typ Max Unit\ntsu(RXD) Receive data setup time 2.5 - -\nnstih(RXD) Receive data hold time 2.0 - -\ntsu(CRS) Carrier sense setup time 0.5 - -\ntih(CRS) Carrier sense hold time 1.5 - -\ntd(TXEN) Transmit enable valid delay time 5.5 6.5 11\ntd(TXD) Transmit data valid delay time 6.0 6.5 11\nTable 75. Dynamics characteristics: Ethernet MAC signals for MII(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Min Typ Max Unit\ntsu(RXD) Receive data setup time 1 - -\nnstih(RXD) Receive data hold time 3 - -\ntsu(DV) Data valid setup time 0 - -\ntih(DV) Data valid hold time 2.5 - -\ntsu(ER) Error setup time 0 - -\ntih(ER) Error hold time 2 - -\ntd(TXEN) Transmit enable valid delay time 0 7 13\ntd(TXD) Transmit data valid delay time 0 7 13MII_RX_CLK\nMII_RXD[3:0]\nMII_RX_DVMII_RX_ER\nt\nd(TXEN)\ntd(TXD)tsu(RXD)\ntsu(ER)\ntsu(DV)tih(RXD)\ntih(ER)\ntih(DV)\nai15668MII_TX_CLK\nMII_TX_EN\nMII_TXD[3:0]\nElectrical characteristics STM32F469xx\n156/220 DS11189 Rev 7CAN (controller area network) interface\nRefer to Section 5.3.20  for more details on the input/outpu t alternate function characteristics \n(CANx_TX and CANx_RX).\n5.3.24 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table 76  are derived from tests \nperformed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage \nconditions su mmarized in Table 17 .\n         Table 76. ADC characteristics\nSymbol Parameter  Conditions Min Typ Max Unit\nVDDA Power supply\n VDDA \uf02d VREF+ < 1.2 V 1.7(1)-3 . 6\nV VREF+ Positive refer ence voltage 1.7(1)-VDDA\nVREF- Negative reference voltage - 0 -\nfADC ADC clock frequencyVDDA = 1.7(1) to 2.4 V 0.6 15 18\nMHz\nVDDA = 2.4 to 3.6 V 0.6 30 36\nfTRIG(2)External trigger frequencyfADC = 30 MHz, \n12-bit resolution- - 1764 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range(3)-0\n(VSSA or VREF- \ntied to ground)-VREF+ V\nRAIN(2)External input impedance Details in Equation 1 -- 5 0 k \uf057\nRADC(2)(4)Sampling switch resistance - - - 6 k \uf057\nCADC(2) Internal sample and hold \ncapacitor-- 4 7 p F\ntlat(2) Injection trigger conversion \nlatencyfADC = 30 MHz - - 0.100 µs\n-- - 3(5)1/fADC\ntlatr(2) Regular trigger conversion \nlatencyfADC = 30 MHz - - 0.067 µs\n-- 2(5)1/fADC\ntS(2)Sampling time fADC = 30 MHz 0.100 - 16 µs\n- 3 - 480 1/fADC\ntSTAB(2)Power-up time - - 2 3 µs\nDS11189 Rev 7 157/220STM32F469xx Electrical characteristics\n191Equation 1: RAIN max formula\nThe above formula ( Equation 1 ) is used to dete rmine the maximum external impedance \nallowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.tCONV(2) Total conversion time\n(including sampling time)fADC = 30 MHz\n12-bit resolution0.50 - 16.40\nµsfADC = 30 MHz\n10-bit resolution0.43 - 16.34\nfADC = 30 MHz\n8-bit resolution0.37 - 16.27\nfADC = 30 MHz\n6-bit resolution0.30 - 16.20\n9 to 492\n(tS for sampling +n-bit resolution  for successive approximation)1/fADC\nfS(2)Sampling rate \n(fADC = 30 MHz, and \ntS = 3 ADC cycles)12-bit resolution\nSingle ADC-- 2\nMsps12-bit resolution\nInterleave Dual ADC \nmode-- 3 . 7 5\n12-bit resolution\nInterleave Triple ADC \nmode-- 6\nIVREF+(2)ADC VREF \nDC current consumption in conversion mode - - 300 500 µA\nI\nVDDA(2)ADC VDDA \nDC current consumption in \nconversion mode -- 1 . 6 1 . 8 m A\n1. VDDA minimum value of 1.7 V is obtained with the use of  an external power supply supervisor (refer to Section 2.19.2 ).\n2. Based on test during characterization.3. V\nREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.\n4. RADC maximum value is given for VDD=1.7 V, and minimum value for VDD=3.3 V.\n5. For external triggers, a delay of 1/fPCLK2  must be added to the latency specified in Table 76 .Table 76. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nRAINk0 . 5–\uf028\uf029\nfADCCADC2N2+\uf028\uf029ln\uf0b4\uf0b4--------------------------------------------------------------- -----------RADC– =\nElectrical characteristics STM32F469xx\n158/220 DS11189 Rev 7         \n         a\n         Table 77. ADC static accuracy at fADC = 18 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Based on test during characterization.Unit\nET Total unadjusted error\nfADC =18 MHz\nVDDA = 1.7 to 3.6 V\nVREF = 1.7 to 3.6 V\nVDDA \uf02d VREF < 1.2 V±3 ±4\nLSBEO Offset error ±2 ±3\nEG Gain error ±1 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±2 ±3\nTable 78. ADC static accuracy at fADC = 30 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Based on test during characterization.Unit\nET Total unadjusted error\nfADC = 30 MHz, \nRAIN < 10 k\uf057, \nVDDA = 2.4 to 3.6 V, \nVREF = 1.7 to 3.6 V, \nVDDA \uf02d VREF < 1.2 V±2 ±5\nLSBEO Offset error ±1.5 ±2.5\nEG Gain error ±1.5 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±1.5 ±3\nTable 79. ADC static accuracy at fADC = 36 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Based on test during characterization.Unit\nET Total unadjusted error\nfADC =36 MHz,\nVDDA = 2.4 to 3.6 V,\nVREF = 1.7 to 3.6 V\nVDDA \uf02d VREF < 1.2 V±4 ±7\nLSBEO Offset error ±2 ±3\nEG Gain error ±3 ±6\nED Differential linearity error ±2 ±3\nEL Integral linearity error ±3 ±6\nDS11189 Rev 7 159/220STM32F469xx Electrical characteristics\n191         \n         \nNote: ADC accuracy vs. negative injection current: injecting a negative current on any analog \ninput pins should be avoided as this signifi cantly reduces the accuracy of the conversion \nbeing performed on another analog input. It is  recommended to add a Schottky diode (pin to \nground) to analog pins which may potentially inject negative currents.\nAny positive injection current within the limits specified for IINJ(PIN)  and \uf053IINJ(PIN)  in \nSection 5.3.20  does not affect the ADC accuracy.Table 80. ADC dynamic accuracy at fADC = 18 MHz - limited test conditions(1)\nSymbol Parameter Test conditions Min Typ Max Unit\nENOB Effective number of bitsfADC =18 MHz\nVDDA = VREF+= 1.7 V\nInput Frequency = 20 KHz\nTemperature = 25 °C10.3 10.4 - bits\nSINAD Signal-to-noise and distortion ratio 64 64.2 -\ndB SNR Signal-to-noise ratio 64 65 -\nTHD Total harmonic distortion −67−72 -\n1. Guaranteed based on test during characterization.\nTable 81. ADC dynamic accuracy at fADC = 36 MHz - limited test conditions(1)\nSymbol Parameter Test conditions Min Typ Max Unit\nENOB Effective number of bitsfADC =36 MHz\nVDDA = VREF+ = 3.3 V\nInput Frequency = 20 KHz\nTemperature = 25 °C10.6 10.8 - bits\nSINAD Signal-to noise and distortion ratio 66 67 -\ndB SNR Signal-to noise ratio 64 68 -\nTHD Total harmonic distortion −70−72 -\n1. Guaranteed based on test during characterization.\nElectrical characteristics STM32F469xx\n160/220 DS11189 Rev 7Figure 54. ADC accuracy characteristics\n1. See also Table 78 .\n2. Example of an actual transfer curve.\n3. Ideal transfer curve.\n4. End point correlation line.5. E\nT = Total Unadjusted Error: maximum deviation be tween the actual and the ideal transfer curves.\nEO = Offset Error: deviation between the fi rst actual transition and the first ideal one.\nEG = Gain Error: deviation between the last  ideal transition and the last actual one.\nED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.\nEL = Integral Linearity Error: maximum deviati on between any actual transition and the end point \ncorrelation line.\nFigure 55. Typical connection diagram using the ADC\n1. Refer to Table 76  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 5 pF). A high Cparasitic  value downgrades conversion accuracy. To remedy this, \nfADC should be reduced.ai14395cEOEG\n1L SB ID EAL4095\n4094\n4093\n5\n4\n3\n2\n1\n07\n6\n1 2 3 456 7 4093 4094 4095 4096(1)(2)\nET\nEDEL(3)\nVDD A VSS AVREF+\n4096(or              depending on package)]VDDA\n4096[1LSBIDEAL = \nai17534STM32F VDD\nAINx\nIL±1 μA0.6 VVTRAIN(1)\nCparasiticVAIN0.6 VVT\nRADC(1)\nCADC (1)12-bit\nconverterSample and hold ADC \nconverter\nDS11189 Rev 7 161/220STM32F469xx Electrical characteristics\n191General PCB design guidelines\nPower supply decoupling should be performed as shown in Figure 56  or Figure 57 , \ndepending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be \nceramic (good quality). They should be placed  them as close as possible to the chip.\nFigure 56. Power supply and reference decoupling (VREF+ not connected to VDDA)\n1. VREF+ and VREF– inputs are both available on UFBGA176 and TFBGA216. VREF+ is also available on \nLQFP100, LQFP144, LQFP176 and LQFP208. When VREF+ and VREF– are not available, they are \ninternally connected to VDDA and VSSA.\nFigure 57. Power supply and reference decoupling  (VREF+ connected to VDDA)\n1. VREF+ and VREF– inputs are both available on UFBGA176 and TFBGA216. VREF+ is also available on \nLQFP100, LQFP144, LQFP176 and LQFP208. When VREF+ and VREF– are not available, they are \ninternally connected to VDDA and VSSA.MS38278V1STM32F\n1 μF // 10 nF\n1 μF // 10 nFVREF+(1)\nVSSA/VREF+(1)VDDA\nMS38279V1STM32F\n1 μF // 10 nFVREF+/VDDA(1)\nVREF-/VDDA(1)\nElectrical characteristics STM32F469xx\n162/220 DS11189 Rev 75.3.25 Temperature sensor characteristics\n         \n         \n5.3.26 VBAT monitoring characteristics\n         \n5.3.27 Reference voltage\nThe parameters given in Table 85  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 17 .\n          Table 82. Temperature sensor characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)VSENSE  linearity with temperature - \uf0b11\uf0b12° C\nAvg_Slope(1)Average slope - 2.5 - mV/°C\nV25(1)Voltage at 25 °C - 0.76 - V\ntSTART(2)Startup time - 6 10\nµs\nTS_temp(2)ADC sampling time when reading the temperature (1 °C accuracy) 10 - -\n1. Based on test during characterization.\n2. Guaranteed by design.\nTable 83. Temperature sensor calibration values\nSymbol Parameter Memory address\nTS_CAL1 TS ADC raw data acquired  at temperature of 30 °C, VDDA= 3.3 V 0x1FFF 7A2C - 0x1FFF 7A2D\nTS_CAL2 TS ADC raw data acquired at temperature of 110 °C, VDDA= 3.3 V 0x1FFF 7A2E - 0x1FFF 7A2F\nTable 84. VBAT monitoring characteristics\nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -5 0-K \uf057 \nQ Ratio on VBAT measurement - 4 -\nEr(1)Error on Q –1 - +1 %\nTS_vbat(2)(2) ADC sampling time when reading the VBAT \n1 mV accuracy 5-- µ s\n1. Guaranteed by design.\n2. Shortest sampling time can be determined in the application by multiple iterations.\nTable 85.  internal reference voltage\nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +105 °C 1.18 1.21 1.24 V\nTS_vrefint(1) ADC sampling time when reading the \ninternal reference voltage10 - - µs\nVRERINT_s(2)Internal reference voltage spread over the \ntemperature rangeVDD = 3V \uf0b1\uf02010mV - 3 5 mV\nDS11189 Rev 7 163/220STM32F469xx Electrical characteristics\n191         \n5.3.28 DAC electri cal characteristics\n         TCoeff(2)Temperature coefficient - 30 50 ppm/°C\ntSTART(2)Startup time - 6 10 µs\n1. Shortest sampling time can be determined in  the application by multiple iterations.\n2. Guaranteed by designTable 85.  internal reference voltage (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 86. Internal reference voltage calibration values\nSymbol Parameter Memory address\nVREFIN_CAL Raw data acquired at temperature of 30 °C VDDA  = 3.3 V 0x1FFF 7A2A - 0x1FFF 7A2B\nTable 87. DAC characteristics\nSymbol Parameter Min Typ Max Unit Comments\nVDDA Analog supply voltage 1.7(1)-3 . 6  V -\nVREF+ Reference supply voltage 1.7(1)-3 . 6 V VREF+\uf020\uf0a3 VDDA\nVSSA G r o u n d 0- 0V -\nRLOAD(2)Resistive load with buffer ON 5 - - k \uf057 -\nRO(2) Impedance output with buffer \nOFF--1 5 k \uf057When the buffer is OFF, the Minimum \nresistive load between DAC_OUT and \nVSS to have a 1% accuracy is 1.5 M \uf057\nCLOAD(2)Capacitive load - - 50 pFMaximum capacitive load at DAC_OUT \npin (when the buffer is ON).\nDAC_OUT \nmin(2)Lower DAC_OUT voltage with buffer ON0.2 - - VIt gives the maximum output excursion of \nthe DAC.\nIt corresponds to 12-bit input code \n(0x0E0) to (0xF1C) at V\nREF+ = 3.6 V and \n(0x1C7) to (0xE38) at VREF+ = 1.7 VDAC_OUT \nmax(2)Higher DAC_OUT voltage with buffer ON--V\nDDA − \n0.2 V\nDAC_OUT \nmin(2)Lower DAC_OUT voltage with buffer OFF-0 . 5 -m V\nIt gives the maximum output excursion of \nthe DAC.DAC_OUT \nmax\n(2)Higher DAC_OUT voltage with buffer OFF--V\nREF+ − \n1LSBV\nIVREF+(4)DAC DC VREF current \nconsumption in quiescent mode (Standby mode)-1 7 0 2 4 0\nµAWith no load, worst code (0x800) at \nV\nREF+ = 3.6 V in terms of DC \nconsumption on the inputs\n-5 07 5With no load, worst code (0xF1C) at \nVREF+ = 3.6 V in terms of DC \nconsumption on the inputs\nElectrical characteristics STM32F469xx\n164/220 DS11189 Rev 7IDDA(4)DAC DC VDDA current \nconsumption in quiescent mode\n(3)-2 8 0 3 8 0 µ AWith no load, middle code (0x800) on the \ninputs\n-4 7 5 6 2 5 µ AWith no load, worst code (0xF1C) at \nVREF+ = 3.6 V in terms of DC \nconsumption on the inputs\nDNL(4)Differential non linearity \nDifference between two consecutive code-1LSB)- - ±0.5 LSB Given for the DAC in 10-bit configuration.\n- - ±2 LSB Given for the DAC in 12-bit configuration.\nINL\n(4)Integral non linearity \n(difference between \nmeasured value at Code i and the value at Code i on a \nline drawn between Code 0 \nand last Code 1023)- - ±1 LSB Given for the DAC in 10-bit configuration.\n- - ±4 LSB Given for the DAC in 12-bit configuration.\nOffset\n(4)Offset error\n(difference between \nmeasured value at Code (0x800) and the ideal value = \nV\nREF+/2)- - ±10 mV Given for the DAC in 12-bit configuration \n--± 3 L S BGiven for the DAC in 10-bit at VREF+ = \n3.6 V\n-- ± 1 2 L S BGiven for the DAC in 12-bit at VREF+ = \n3.6 V\nGain \nerror(4) Gain error - - ±0.5 % Given for the DAC in 12-bit configuration\ntSETTLING(4)Settling time (full scale: for a \n10-bit input code transition \nbetween the lowest and the \nhighest input codes when DAC_OUT reaches final \nvalue ±4LSB-3 6 µ sC\nLOAD  \uf0a3 50 pF,\nRLOAD  \uf0b3 5 k\uf057\nTHD(4)Total Harmonic Distortion\nBuffer ON-- - d BCLOAD  \uf0a3 50 pF,\nRLOAD  \uf0b3 5 k\uf057\nUpdate \nrate(2)Max frequency for a correct \nDAC_OUT change when \nsmall variation in the input \ncode (from code i to i+1LSB)-- 1 M S / sCLOAD  \uf0a3 50 pF,\nRLOAD  \uf0b3 5 k\uf057\ntWAKEUP(4)Wakeup time from off state \n(Setting the ENx bit in the \nDAC Control register)-6 . 51 0µ sCLOAD  \uf0a3 50 pF, RLOAD  \uf0b3 5 k\uf057\ninput code between lowest and highest \npossible ones.\nPSRR+ (2)Power supply rejection ratio \n(to VDDA) (static DC \nmeasurement)- –67 –40 dB No RLOAD , CLOAD  = 50 pF\n1. VDDA minimum value of 1.7 V is obtained with the use of an external power suppl y supervisor (refer to Section 2.19.2 ). \n2. Guaranteed by design.\n3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic \nconsumption occurs.\n4. Guaranteed based on test during characterization.Table 87. DAC characteristics (continued)\nSymbol Parameter Min Typ Max Unit Comments\nDS11189 Rev 7 165/220STM32F469xx Electrical characteristics\n191Figure 58. 12-bit buffered/non-buffered DAC\n1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external \nloads directly without the use of an external oper ational amplifier. The buffer can be bypassed by \nconfiguring the BOFFx bit in the DAC_CR register.\n5.3.29 FMC characteristics\nUnless otherwise specified, th e parameters given in Tables 88 through 101 for the FMC \ninterface are derived from tests perform ed under the ambient temperature, fHCLK frequency \nand VDD supply voltage conditions summarized in Table 17 , with the following configuration: \n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 11\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section 5.3.20  for more details on the i nput/output characteristics.\nAsynchronous waveforms and timings\nFigures 59 through 62 represent asynchronous waveforms, and Tables 88 through 95 \nprovide the corresponding timings. The result s shown in these tables are obtained with the \nfollowing FMC configuration:\n\uf0b7 AddressSetupTime = 0x1\n\uf0b7 AddressHoldTime = 0x1\n\uf0b7 DataSetupTime = 0x1 (except for asynchronous NWAIT mode , DataSetupTime = 0x5)\n\uf0b7 BusTurnAroundDuration = 0x0\n\uf0b7 Capacitive load CL = 30 pFRL\nCLBuffered/Non-buffered DAC\nDAC_OUTxBuffer(1)\n12-bit \ndigital to \nanalog \nconverter \nai17157V2\nElectrical characteristics STM32F469xx\n166/220 DS11189 Rev 7Figure 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms\n1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.DataFMC_NE\nFMC_NBL[1:0]\nFMC_D[15:0]tv(BL_NE)\nth(Data_NE)FMC_NOE\nAddressFMC_A[25:0]tv(A_NE)FMC_NWE\ntsu(Data_NE)tw(NE)\nMS32753V1w(NOE)t tv(NOE_NE) th(NE_NOE)\nth(Data_NOE)th(A_NOE)\nth(BL_NOE)\ntsu(Data_NOE)\nFMC_NADV(1)tv(NADV_NE)\ntw(NADV)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nDS11189 Rev 7 167/220STM32F469xx Electrical characteristics\n191         \n         Table 88. Asynchronous non-multiplexed SRAM/PSRAM/NOR -  read timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 2THCLK− 0.5 2 THCLK +0.5\nnstv(NOE_NE) FMC_NEx low to FMC_NOE low 0 1\ntw(NOE) FMC_NOE low time 2THCLK 2THCLK + 0.5\nth(NE_NOE) FMC_NOE high to FMC_NE high hold time 0 -\ntv(A_NE) FMC_NEx low to FMC_A valid - 2\nth(A_NOE) Address hold time after FMC_NOE high 0 -\ntv(BL_NE) FMC_NEx low to FMC_BL valid - 2\nth(BL_NOE) FMC_BL hold time after FMC_NOE high 0 -\ntsu(Data_NE) Data to FMC_NEx high setup time THCLK  + 2.5 -\ntsu(Data_NOE) Data to FMC_NOEx high setup time THCLK  +2 -\nth(Data_NOE) Data hold time a fter FMC_NOE high 0 -\nth(Data_NE) Data hold time a fter FMC_NEx high 0 -\ntv(NADV_NE) FMC_NEx low to FMC_NADV low - 0\ntw(NADV) FMC_NADV low time - THCLK  +1\nTable 89. Asynchronous non-multipl exed SRAM/PSRAM/NOR read - NWAIT \ntimings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 7THCLK +0.5 7THCLK +1\nnstw(NOE) FMC_NWE low time 5THCLK−1.5 5THCLK  +2\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 5THCLK +1.5 -\nth(NE_NWAIT)FMC_NEx hold time after FMC_NWAIT \ninvalid4THCLK +1 -\nElectrical characteristics STM32F469xx\n168/220 DS11189 Rev 7Figure 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms\n1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.\n         Table 90. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 3THCLK 3THCLK +1\nnstv(NWE_NE) FMC_NEx low to FMC_NWE low THCLK−0.5 THCLK + 0.5\ntw(NWE) FMC_NWE low time THCLK THCLK + 0.5\nth(NE_NWE) FMC_NWE high to FMC_NE high hold time THCLK  +1.5  -\ntv(A_NE) FMC_NEx low to FMC_A valid  - 0\nth(A_NWE) Address hold time after FMC_NWE high THCLK +0.5  -\ntv(BL_NE) FMC_NEx low to FMC_BL valid  - 1.5\nth(BL_NWE) FMC_BL hold time after FMC_NWE high THCLK +0.5  -\ntv(Data_NE) Data to FMC_NEx low to Data valid  - THCLK + 2\nth(Data_NWE) Data hold time after FMC_NWE high THCLK +0.5  -\ntv(NADV_NE) FMC_NEx low to FMC_NADV low  - 0.5\ntw(NADV) FMC_NADV low time  - THCLK + 0.5NBL\nDataFMC_NEx\nFMC_NBL[1:0]\nFMC_D[15:0]tv(BL_NE)\nth(Data_NWE)FMC_NOE\nAddress FMC_A[25:0]tv(A_NE)tw(NWE)\nFMC_NWEtv(NWE_NE) th(NE_NWE)\nth(A_NWE)\nth(BL_NWE)\ntv(Data_NE)tw(NE)\nMS32754V1FMC_NADV (1)tv(NADV_NE)\ntw(NADV)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nDS11189 Rev 7 169/220STM32F469xx Electrical characteristics\n191         \nFigure 61. Asynchronous multiplexed PSRAM/NOR read waveformsTable 91. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT \ntimings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 8THCLK +1  8THCLK +2\nnstw(NWE) FMC_NWE low time 6THCLK−16 THCLK +2\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 6THCLK +1.5 -\nth(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4THCLK +1 -\nNBL\nDataFMC_ NBL[1:0]\nFMC_ AD[15:0]tv(BL_NE)\nth(Data_NE)AddressFMC_ A[25:16]tv(A_NE)FMC_NWE\ntv(A_NE)\nMS32755V1Address\nFMC_NADVtv(NADV_NE)\ntw(NADV)tsu(Data_NE)\nth(AD_NADV)FMC_ NE\nFMC_NOEtw(NE)\ntw(NOE)tv(NOE_NE) th(NE_NOE)\nth(A_NOE)\nth(BL_NOE)\ntsu(Data_NOE) th(Data_NOE)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nElectrical characteristics STM32F469xx\n170/220 DS11189 Rev 7         \n         Table 92. Asynchronous multiplexed PSRAM/NOR read timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 3THCLK−13 THCLK +0.5\nnstv(NOE_NE) FMC_NEx low to FMC_NOE low 2THCLK−0.5 2THCLK\nttw(NOE) FMC_NOE low time THCLK−1THCLK +1\nth(NE_NOE) FMC_NOE high to FMC_NE high hold time 1  -\ntv(A_NE) FMC_NEx low to FMC_A valid  - 2\ntv(NADV_NE) FMC_NEx low to FMC_NADV low 0 2\ntw(NADV) FMC_NADV low time THCLK−0.5 THCLK +0.5\nth(AD_NADV)FMC_AD(address) valid hold time after \nFMC_NADV high)0 -\nth(A_NOE) Address hold time after FMC_NOE high THCLK−0.5  -\nth(BL_NOE) FMC_BL time after FMC_NOE high 0  -\ntv(BL_NE) FMC_NEx low to FMC_BL valid - 2\ntsu(Data_NE) Data to FMC_NEx high setup time THCLK +1.5  -\ntsu(Data_NOE) Data to FMC_NOE high setup time THCLK +1  -\nth(Data_NE) Data hold time a fter FMC_NEx high 0 -\nth(Data_NOE) Data hold time a fter FMC_NOE high 0 -\nTable 93. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 8THCLK +0.5 8THCLK +2\nns tw(NOE) FMC_NWE low time 5THCLK−15 THCLK  +1.5\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 5THCLK  +1.5 -\nth(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4THCLK +1 -\nDS11189 Rev 7 171/220STM32F469xx Electrical characteristics\n191Figure 62. Asynchronous multip lexed PSRAM/NOR write waveforms\n         Table 94. Asynchronous multiplexed PSRAM/NOR write timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 4THCLK 4THCLK +0.5\nnstv(NWE_NE) FMC_NEx low to FMC_NWE low THCLK−1THCLK +0.5\ntw(NWE) FMC_NWE low time  2THCLK 2THCLK +0.5\nth(NE_NWE) FMC_NWE high to FMC_NE high hold time THCLK -\ntv(A_NE) FMC_NEx low to FMC_A valid - 0\ntv(NADV_NE) FMC_NEx low to FMC_NADV low 0.5 1\ntw(NADV) FMC_NADV low time THCLK−0.5 THCLK + 0.5\nth(AD_NADV)FMC_AD (address) valid hold time\nafter FMC_NADV highTHCLK−2-\nth(A_NWE) Address hold time after FMC_NWE high  THCLK -\nth(BL_NWE) FMC_BL hold time after FMC_NWE high THCLK−2-\ntv(BL_NE) FMC_NEx low to FMC_BL valid - 2\ntv(Data_NADV) FMC_NADV high to Data valid -  THCLK  +1.5\nth(Data_NWE) Data hold time after FMC_NWE high  THCLK  +0.5 -NBL\nDataFMC_ NEx\nFMC_ NBL[1:0]\nFMC_ AD[15:0]tv(BL_NE)\nth(Data_NWE)FMC_NOE\nAddressFMC_ A[25:16]tv(A_NE)tw(NWE)\nFMC_NWEtv(NWE_NE) th(NE_NWE)\nth(A_NWE)\nth(BL_NWE)\ntv(A_NE)tw(NE)\nMS32756V1Address\nFMC_NADVtv(NADV_NE)\ntw(NADV)tv(Data_NADV)\nth(AD_NADV)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nElectrical characteristics STM32F469xx\n172/220 DS11189 Rev 7         \nSynchronous waveforms and timings\nFigures 63 through 66 represent synchronous waveforms and Table 96  through Table 99  \nprovide the corresponding timings. The result s shown in these tables are obtained with the \nfollowing FMC configuration:\n\uf0b7 BurstAccessMode = FMC_ BurstAccessMode_Enable;\n\uf0b7 MemoryType = FMC_MemoryType_CRAM;\n\uf0b7 WriteBurst = FMC_WriteBurst_Enable;\n\uf0b7 CLKDivision = 1;\n\uf0b7 DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM\n\uf0b7 CL = 30 pF on data and address lines. CL = 10 pF on FMC_CLK unless otherwise \nspecified.\nIn all timing tables, the THCLK is the HCLK clock period:\n\uf0b7 For 2.7 V ≤ VDD≤ 3.6 V, maximum FMC_CLK = 90 MHz at CL = 30 pF (on FMC_CLK).\n\uf0b7 For 1.71 V ≤ VDD<1.9 V, maximum FMC_CLK = 60 MHz at CL = 10 pF (on FMC_CLK).Table 95. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 9THCLK  9THCLK +0.5\nnstw(NWE) FMC_NWE low time 7THCLK 7THCLK +2\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 6THCLK +1.5 -\nth(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4THCLK –1 -\nDS11189 Rev 7 173/220STM32F469xx Electrical characteristics\n191Figure 63. Synchronous multiplexed NOR/PSRAM read timings\nFMC_CLK\nFMC_NEx\nFMC_NADV\nFMC_A[25:16]\nFMC_NOE\nFMC_AD[15:0] AD[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 1b, \nWAITPOL + 0b)\nFMC_NWAIT\n(WAITCFG = 0b, \nWAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-NADVL)\ntd(CLKL-AV)td(CLKL-NADVH)\ntd(CLKH-AIV)\ntd(CLKL-NOEL) td(CLKH-NOEH)\ntd(CLKL-ADV)td(CLKL-ADIV)\ntsu(ADV-CLKH)th(CLKH-ADV)\ntsu(ADV-CLKH) th(CLKH-ADV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\nMS32757V1\nElectrical characteristics STM32F469xx\n174/220 DS11189 Rev 7Table 96. Synchronous multiple xed NOR/PSRAM read timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(CLK) FMC_CLK period 2THCLK−1 -\nnstd(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2)  - 0\ntd(CLKH_NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK  -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 0\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0  -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 0\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) 0  -\ntd(CLKL-NOEL) FMC_CLK low to FMC_NOE low  - THCLK +0.5\ntd(CLKH-NOEH) FMC_CLK high to FMC_NOE high THCLK−0.5  -\ntd(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid  - 0.5\ntd(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid 0  -\ntsu(ADV-CLKH) FMC_A/D[15:0] valid data before FMC_CLK high 5  -\nth(CLKH-ADV) FMC_A/D[15:0] valid data after FMC_CLK high 0  -\ntsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 4 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 0 -\nDS11189 Rev 7 175/220STM32F469xx Electrical characteristics\n191Figure 64. Synchronous multiplexed PSRAM write timings\nFMC_CLK\nFMC_NEx\nFMC_NADV\nFMC_A[25:16]\nFMC_NWE\nFMC_AD[15:0] AD[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 0b,\n WAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-NADVL)\ntd(CLKL-AV)td(CLKL-NADVH)\ntd(CLKH-AIV)\ntd(CLKH-NWEH) td(CLKL-NWEL)\ntd(CLKH-NBLH)td(CLKL-ADV)td(CLKL-ADIV) td(CLKL-Data)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\nMS32758V1td(CLKL-Data)\nFMC_NBL\nElectrical characteristics STM32F469xx\n176/220 DS11189 Rev 7         Table 97. Synchronous multiplexed PSRAM write timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(CLK) FMC_CLK period, VDD range= 2.7 to 3.6 V 2THCLK−1 -\nnstd(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0…2)  - 1.5\ntd(CLKH-NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 0\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0 -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 0\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) THCLK -\ntd(CLKL-NWEL) FMC_CLK low to FMC_NWE low  - 0\nt(CLKH-NWEH) FMC_CLK high to FMC_NWE high THCLK−0.5 -\ntd(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid - 3\ntd(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid 0 -\ntd(CLKL-DATA) FMC_A/D[15:0] valid data after FMC_CLK low  - 3\ntd(CLKL-NBLL) FMC_CLK low to FMC_NBL low 0 -\ntd(CLKH-NBLH) FMC_CLK high to FMC_NBL high THCLK−0.5 -\ntsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 4 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 0 -\nDS11189 Rev 7 177/220STM32F469xx Electrical characteristics\n191Figure 65. Synchronous non-multiplexed NOR/PSRAM read timings\n         Table 98. Synchronous non-multiplexed NOR/PSRAM read timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\ntw(CLK) FMC_CLK period 2THCLK−1 -\nnst(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0…2)  - 0.5\ntd(CLKH-NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK  -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 0\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0  -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 0\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) THCLK−0.5  -\ntd(CLKL-NOEL) FMC_CLK low to FMC_NOE low  - THCLK +2\ntd(CLKH-NOEH) FMC_CLK high to FMC_NOE high THCLK−0.5  -\ntsu(DV-CLKH) FMC_D[15:0] valid data before FMC_CLK high 5  -\nth(CLKH-DV) FMC_D[15:0] valid data after FMC_CLK high 0  -\nt(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 4 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 0 -FMC_CLK\nFMC_NEx\nFMC_A[25:0]\nFMC_NOE\nFMC_D[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 1b, \nWAITPOL + 0b)\nFMC_NWAIT\n(WAITCFG = 0b, \nWAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0td(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-AV)td(CLKH-AIV)\ntd(CLKL-NOEL) td(CLKH-NOEH)\ntsu(DV-CLKH) th(CLKH-DV)\ntsu(DV-CLKH) th(CLKH-DV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\nMS32759V1FMC_NADVtd(CLKL-NADVL) td(CLKL-NADVH)\nElectrical characteristics STM32F469xx\n178/220 DS11189 Rev 7Figure 66. Synchronous non-multi plexed PSRAM write timings\n         Table 99. Synchronous non-multiplexed PSRAM write timings(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\nt(CLK) FMC_CLK period 2THCLK−1 -\nnstd(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0…2)  - 0.5\nt(CLKH-NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK  -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 0\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0  -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 0\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) 0 -\ntd(CLKL-NWEL) FMC_CLK low to FMC_NWE low  - 0\ntd(CLKH-NWEH) FMC_CLK high to FMC_NWE high THCLK−0.5 -\ntd(CLKL-Data) FMC_D[15:0] valid data after FMC_CLK low  - 2.5\ntd(CLKL-NBLL) FMC_CLK low to FMC_NBL low 0 -\ntd(CLKH-NBLH) FMC_CLK high to FMC_NBL high THCLK−0.5 -\ntsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 4 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 0 -MS32760V1FMC_CLK\nFMC_NEx\nFMC_A[25:0]\nFMC_NWE\nFMC_D[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 0b, WAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0td(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-AV)td(CLKH-AIV)\ntd(CLKH-NWEH) td(CLKL-NWEL)\ntd(CLKL-Data)\ntsu(NWAITV-CLKH)\nth(CLKH-NWAITV)FMC_NADVtd(CLKL-NADVL) td(CLKL-NADVH)\ntd(CLKL-Data)\nFMC_NBLtd(CLKH-NBLH)\nDS11189 Rev 7 179/220STM32F469xx Electrical characteristics\n191         \nNAND controller waveforms and timings\nFigures 67 through 70 represent synchronous waveforms, and Table 100  and Table 101  \nprovide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:\n\uf0b7 COM.FMC_SetupTime = 0x01;\n\uf0b7 COM.FMC_WaitSetupTime = 0x03;\n\uf0b7 COM.FMC_HoldSetupTime = 0x02;\n\uf0b7 COM.FMC_HiZSetupTime = 0x01;\n\uf0b7 ATT.FMC_SetupTime = 0x01;\n\uf0b7 ATT.FMC_WaitSetupTime = 0x03;\n\uf0b7 ATT.FMC_HoldSetupTime = 0x02;\n\uf0b7 ATT.FMC_HiZSetupTime = 0x01;\n\uf0b7 Bank = FMC_Bank_NAND;\n\uf0b7 MemoryDataWidth = FMC_MemoryDataWidth_16b;\n\uf0b7 ECC = FMC_ECC_Enable;\n\uf0b7 ECCPageSize = FMC_ECCPageSize_512Bytes;\n\uf0b7 TCLRSetupTime = 0;\n\uf0b7 TARSetupTime = 0;\n\uf0b7 Capacitive load C\nL = 30 pF.\nIn all timing tables, the THCLK is the HCLK clock period.\nFigure 67. NAND controller waveforms for read access\nFMC_NWE\nFMC_NOE (NRE)\nFMC_D[15:0]tsu(D-NOE) th(NOE-D)\nMS32767V1ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NOE) th(NOE-ALE)\nElectrical characteristics STM32F469xx\n180/220 DS11189 Rev 7Figure 68. NAND controller waveforms for write access\nFigure 69. NAND controller waveforms for common memory read accessMS32768V1th(NWE-D) tv(NWE-D)FMC_NWE\nFMC_NOE (NRE)\nFMC_D[15:0]ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NWE)th(NWE-ALE)\nMS32769V1FMC_NWE\nFMC_NOE\nFMC_D[15:0]tw(NOE)\ntsu(D-NOE) th(NOE-D)ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NOE)th(NOE-ALE)\nDS11189 Rev 7 181/220STM32F469xx Electrical characteristics\n191Figure 70. NAND controller wavefo rms for common memory write access\n         \n         \nSDRAM waveforms and timings\n\uf0b7 CL = 30 pF on data and address lines.\n\uf0b7 CL = 10 pF on FMC_SDCLK unless otherwise specified.Table 100. Switching characteristics for NAND Flash read cycles\nSymbol Parameter Min Max Unit\ntw(N0E) FMC_NOE low width 4THCLK−0.5 4THCLK +0.5\nnstsu(D-NOE) FMC_D[15-0] valid data before FMC_NOE high 9 -\nth(NOE-D) FMC_D[15-0] valid data after FMC_NOE high 0 -\ntd(ALE-NOE) FMC_ALE valid before FMC_NOE low - 3THCLK−0.5\nth(NOE-ALE) FMC_NWE high to FMC_ALE invalid 3THCLK−2-\nTable 101. Switching characteristics for NAND Flash write cycles\nSymbol Parameter Min Max Unit\ntw(NWE) FMC_NWE low width 4THCLK 4THCLK +1\nnstv(NWE-D) FMC_NWE low to FMC_D[15-0] valid 0 -\nth(NWE-D) FMC_NWE high to FMC_D[15-0] invalid 3THCLK−1-\ntd(D-NWE) FMC_D[15-0] valid before FMC_NWE high 5THCLK−3-\ntd(ALE-NWE) FMC_ALE valid before FMC_NWE low - 3THCLK−0.5\nth(NWE-ALE) FMC_NWE high to FMC_ALE invalid 3THCLK−1-MS32770V1tw(NWE)\nth(NWE-D)tv(NWE-D)FMC_NWE\nFMC_N OE\nFMC_D[15:0]td(D-NWE)ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NOE) th(NOE-ALE)\nElectrical characteristics STM32F469xx\n182/220 DS11189 Rev 7In all timing tables, the THCLK is the HCLK clock period.\n\uf0b7 For 2.7 V ≤ VDD≤ 3.6 V, maximum FMC_SDCLK = 90 MHz, at CL = 30 pF (on \nFMC_SDCLK).\n\uf0b7 For 1.71 V ≤ VDD<1.9 V, maximum FMC_SDCLK = 75 MHz when CAS Latency = 3 and \n60 MHz for CAS latency 1 or 2. CL = 10 pF (on FMC_SDCLK).\nFigure 71. SDRAM read acce ss waveforms (CL = 1) \n         Table 102. SDRAM read timings(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit \ntw(SDCLK) FMC_SDCLK period 2THCLK−0.5 2THCLK +0.5\nnstsu(SDCLKH _Data) Data input setup time 2 -\nth(SDCLKH_Data) Data input hold time 0 -\ntd(SDCLKL_Add) Address valid time - 1.5\ntd(SDCLKL- SDNE) Chip select valid time - 0.5\nth(SDCLKL_SDNE) Chip select hold time 0 -\ntd(SDCLKL_SDNRAS) SDNRAS valid time - 0.5\nth(SDCLKL_SDNRAS) SDNRAS hold time 0 -\ntd(SDCLKL_SDNCAS) SDNCAS valid time - 0.5\nth(SDCLKL_SDNCAS) SDNCAS hold time 0 -MS32751V2Row n Col1FMC_SDCLK\nFMC_A[12:0]\nFMC_SDNRAS\nFMC_SDNCAS\nFMC_SDNWE\nFMC_D[31:0]FMC_SDNE[1:0]td(SDCLKL_AddR)td(SDCLKL_AddC)\nth(SDCLKL_AddR)\nth(SDCLKL_AddC)\ntd(SDCLKL_SNDE)\ntsu(SDCLKH_Data) th(SDCLKH_Data)Col2 Coli Coln\nData2 Datai Datan Data1th(SDCLKL_SNDE)\ntd(SDCLKL_NRAS)\ntd(SDCLKL_NCAS) th(SDCLKL_NCAS)th(SDCLKL_NRAS)\nDS11189 Rev 7 183/220STM32F469xx Electrical characteristics\n191         \nFigure 72. SDRAM write access waveformsTable 103. LPSDR SDRAM read timings(1)\n1. Guaranteed based on test during characterization.Symbol Paramete r Min Max Unit \ntW(SDCLK) FMC_SDCLK period 2THCLK−0.5 2THCLK +0.5\nnstsu(SDCLKH_Data) Data input setup time 2.5 -\nth(SDCLKH_Data) Data input hold time 0 -\ntd(SDCLKL_Add) Address valid time - 1\ntd(SDCLKL_SDNE) Chip select valid time - 1\nth(SDCLKL_SDNE) Chip select hold time 1 -\ntd(SDCLKL_SDNRAS SDNRAS valid time - 1\nth(SDCLKL_SDNRAS) SDNRAS hold time 1 -\ntd(SDCLKL_SDNCAS) SDNCAS valid time - 1\nth(SDCLKL_SDNCAS) SDNCAS hold time 1 -\nMS32752V2Row n Col1FMC_SDCLK\nFMC_A[12:0]\nFMC_SDNRAS\nFMC_SDNCAS\nFMC_SDNWE\nFMC_D[31:0]FMC_SDNE[1:0]td(SDCLKL_AddR)td(SDCLKL_AddC)\nth(SDCLKL_AddR)\nth(SDCLKL_AddC)\ntd(SDCLKL_SNDE)\ntd(SDCLKL_Data)\nth(SDCLKL_Data)Col2 Coli Coln\nData2 Datai Datan Data1th(SDCLKL_SNDE)\ntd(SDCLKL_NRAS)\ntd(SDCLKL_NCAS) th(SDCLKL_NCAS)th(SDCLKL_NRAS)\ntd(SDCLKL_NWE) th(SDCLKL_NWE)\nFMC_NBL[3:0]td(SDCLKL_NBL)\nElectrical characteristics STM32F469xx\n184/220 DS11189 Rev 7         \n         Table 104. SDRAM write timings(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit \ntw(SDCLK) FMC_SDCLK  period 2THCLK−0.5 2THCLK +0.5\nnstd(SDCLKL _Data ) Data output valid time - 2.5\nth(SDCLKL _Data) Data output hold time 3.5 -\ntd(SDCLKL_Add) Address valid time - 1.5\ntd(SDCLKL_SDNWE) SDNWE valid time - 1\nth(SDCLKL_SDNWE) SDNWE hold time 0 -\ntd(SDCLKL_ SDNE)  Chip  select valid time - 0.5\nth(SDCLKL-_SDNE) Chip  select hold time 0 -\ntd(SDCLKL_SDNRAS) SDNRAS valid time - 2\nth(SDCLKL_SDNRAS) SDNRAS hold time 0 -\ntd(SDCLKL_SDNCAS) SDNCAS valid time - 0.5\ntd(SDCLKL_SDNCAS) SDNCAS hold time 0 -\ntd(SDCLKL_NBL) NBL valid time - 0.5\nth(SDCLKL_NBL) NBL output time 0 -\nTable 105. LPSDR SDRAM write timings(1)\n1. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit \ntw(SDCLK) FMC_SDCLK  period 2THCLK−0.5 2THCLK +0.5\nnstd(SDCLKL _Data ) Data output valid time - 5\nth(SDCLKL _Data) Data output hold time 2 -\ntd(SDCLKL_Add) Address valid time - 2.8\ntd(SDCLKL-SDNWE) SDNWE valid time - 2\nth(SDCLKL-SDNWE) SDNWE hold time 1 -\ntd(SDCLKL- SDNE)  Chip  select valid time - 1.5\nth(SDCLKL- SDNE) Chip  select hold time 1 -\ntd(SDCLKL-SDNRAS) SDNRAS valid time - 1.5\nth(SDCLKL-SDNRAS) SDNRAS hold time 1.5 -\ntd(SDCLKL-SDNCAS) SDNCAS valid time - 1.5\ntd(SDCLKL-SDNCAS) SDNCAS hold time 1.5 -\ntd(SDCLKL_NBL) NBL valid time - 1.5\nth(SDCLKL-NBL) NBL output time 1.5 -\nDS11189 Rev 7 185/220STM32F469xx Electrical characteristics\n1915.3.30 Quad-SPI in terface characteristics\nUnless otherwise specified, the parameters given in Table 106  and Table 107  for Quad-SPI \nare derived from tests performed under the ambient temperature, fAHB frequency and VDD \nsupply voltage conditions summarized in Table xx, with the following configuration:\n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 11\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section 5.3.20  for more details on the input/output alternate function \ncharacteristics.\n         \nFigure 73. Quad-SPI SDR timing diagramTable 106. Quad-SPI characteristics in SDR mode(1)\nSymbol Parameter Test co nditions Min Typ Max Unit\nFck\n1/t(CK)Quad-SPI clock frequency2.7 V≤VDD≤3.6 V, CL= 20 pF - - 90\nMHz\n1.71 V≤VDD≤3.6 V, CL= 15 pF -- 8 4\ntw(CKH) Quad-SPI clock high time - t(CK)/2-1 - t(CK)/2\nnstw(CKL) Quad-SPI clock low time - t(CK)/2 - t(CK)/2+1\nts(IN) Data input set-up time - 0.5 - -\nth(IN) Data input hold time - 3--\ntv(OUT) Data output valid time - -34\nth(OUT) Data output hold time - 2.5 - -\n1. Guaranteed based on test during characterization.\nMSv36878V1Data output D0 D1 D2Clock\nData input D0 D1 D2t(CK) tw(CKH) tw(CKL) tr(CK) tf(CK)\nts(IN) th(IN)tv(OUT) th(OUT)\nElectrical characteristics STM32F469xx\n186/220 DS11189 Rev 7         \nFigure 74. Quad-SPI DDR timing diagram\n5.3.31 Camera interface (D CMI) timing specifications\nUnless otherwise specified, the parameters given in Table 108  for DCMI are derived \nfrom tests performed under the ambient temperature, fHCLK frequency and VDD supply \nvoltage summarized in Table 17 , with the following configuration:\n\uf0b7 DCMI_PIXCLK polarity: falling\n\uf0b7 DCMI_VSYNC and DCMI_HSYNC polarity: high\n\uf0b7 Data formats: 14 bits\n\uf0b7 Capacitive load C = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDDTable 107. Quad-SPI characteristics in DDR mode(1)\nSymbol Parameter Test conditions Min Typ Max Unit\nFck\n1/t(CK)Quad-SPI clock frequency2.7 V≤VDD≤3.6 V,\nCL= 20 pF-- 8 0\nMHz\n1.71 V≤VDD≤3.6 V,\nCL= 15 pF-- 7 0\ntw(CKH) Quad-SPI clock high time - t(CK)/2-1 - t(CK)/2\nnstw(CKL) Quad-SPI clock low time - t(CK)/2 - t(CK)/2+1\ntsr(IN)\ntsf(IN)Data input set-up time2.7 V≤VDD≤3.6 V 2 - -\n1.71 V≤VDD≤3.6 V 0.5 - -\nthr(IN)\nthf(IN)Data input hold time2.7 V≤VDD≤3.6 V 3 - -\n1.71 V≤VDD≤3.6 V 4.5 - -\ntvr(OUT)\ntvf(OUT)Data output valid timeDHHC=0 - 8 10.5\nDHHC=1\nPres=1,2…-Thclk/2+2 Thclk/2+2.5\nth(OUT)\ntf(OUT)Data output hold timeDHHC=0 7 - -\nDHHC=1\nPres=1,2…Thclk/2+0.5 - -\n1. Guaranteed based on test during characterization.\nMSv36879V1Data output D0 D2 D4Clock\nData input D0 D2 D4t(CK) tw(CKH) tw(CKL) tr(CK) tf(CK)\ntsf(IN)thf(IN)tvf(OUT) thr(OUT)\nD1 D3 D5\nD1 D3 D5tvr(OUT) thf(OUT)\ntsr(IN)thr(IN)\nDS11189 Rev 7 187/220STM32F469xx Electrical characteristics\n191         \nFigure 75. DCMI timing diagram\n5.3.32 LCD-TFT controller  (LTDC) characteristics\nUnless otherwise specified,  the parameters given in Table 109  for LCD-TFT are derived \nfrom tests performed under the ambient temperature, f HCLK frequency and VDD supply \nvoltage summarized in Table 17 , with the following configuration:\n\uf0b7 LCD_CLK polarity: high\n\uf0b7 LCD_DE polarity: low\n\uf0b7 LCD_VSYNC and LCD_HSYNC polarity: high\n\uf0b7 Pixel formats: 24 bits\n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 11\n\uf0b7 Capacitive load CL = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDDTable 108. DCMI characteristics(1)\n1. 1.Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\n- Frequency ratio DCMI_PIXCLK/fHCLK -0 . 4  -\nDCMI_PIXCLK Pixel clock input - 54 MHz\nDPixel Pixel clock input duty cycle 30 70 %\ntsu(DATA) Data input setup time 4 -\nnsth(DATA) Data input hold time 1 -\ntsu(HSYNC)\ntsu(VSYNC)DCMI_HSYNC/DCMI_VSYNC input setup time 3.5 -\nth(HSYNC)\nth(VSYNC)DCMI_HSYNC/DCMI_VSYNC input hold time 0 -\nMS32414V2DCMI_PIXCLK\ntsu(VSYNC)tsu(HSYNC)\nDCMI_HSYNC\nDCMI_VSYNC\nDATA[0:13]1/DCMI_PIXCLK\nth(HSYNC)\nth(HSYNC)\ntsu(DATA) th(DATA)\nElectrical characteristics STM32F469xx\n188/220 DS11189 Rev 7         \nFigure 76. LCD-TFT horizontal timing diagramTable 109. LTDC characteristics(1)\n1. Based on test during characterization.Symbol Parameter Min Max Unit\nfCLK LTDC clock output frequency - 83 MHz\nDCLK LTDC clock output duty cycle 45 55 %\ntw(CLKH)\ntw(CLKL)Clock high time, low time tw(CLK)  / 2 - 0.5 tw(CLK)  / 2 + 0.5\nnstv(DATA) Data output valid time - 1.5\nth(DATA) Data output hold time 0 -\ntv(HSYNC)\nHSYNC/VSYNC/DE output valid time - 0.5 tv(VSYNC)\ntv(DE)\nth(HSYNC)\nHSYNC/VSYNC/DE output hold time 0 - th(VSYNC)\nth(DE)\nMS32749V1LCD_CLK\ntv(HSYNC)\nLCD_HSYNC\nLCD_DE\nLCD_R[0:7]\nLCD_G[0:7]LCD_B[0:7]tCLK\nLCD_VSYNC\ntv(HSYNC)\ntv(DE) th(DE)\nPixel\n1Pixel\n2tv(DATA)\nth(DATA)Pixel\nN\nHSYNC\nwidthHorizontal\nback porchActive width Horizontal\nback porch\nOne line\nDS11189 Rev 7 189/220STM32F469xx Electrical characteristics\n191Figure 77. LCD-TFT vertical timing diagram\n5.3.33 SD/SDIO MMC card host in terface (SDIO) characteristics\nUnless otherwise specified,  the parameters given in Table 110  for the SDIO/MMC interface \nare derived from tests performed under the ambient temperature, fPCLK2 frequency and VDD \nsupply voltage condit ions summarized in Table 17 , with the following configuration: \n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 11\n\uf0b7 Capacitive load C = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section 5.3.20  for more details on the i nput/output characteristics.\nFigure 78. SDIO high-speed modeMS32750V1LCD_CLK\ntv(VSYNC)\nLCD_R[0:7]\nLCD_G[0:7]LCD_B[0:7]tCLK\nLCD_VSYNCtv(VSYNC)\nM lines data\nVSYNC\nwidthVertical\nback porchActive width Vertical\nback porch\nOne frame\nElectrical characteristics STM32F469xx\n190/220 DS11189 Rev 7Figure 79. SD default mode\n         \n         ai14888CK\nD, CMD\n(output)tOVD tOHD\nTable 110. Dynamic characteristic s: SD / MMC characteristics, VDD = 2.7 to 3.6 V(1)\nSymbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data transfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2 frequency ratio - - - 8/3 -\ntW(CKL) Clock low time\nfpp =50 MHz9.5 10.5 -\nns\ntW(CKH) Clock high time 8.5 9.5 -\nCMD, D inputs (referenced to  CK) in MMC and SD HS mode\ntISU Input setup time HS\nfpp =50 MHz2.0 - -\nns\ntIH Input hold time HS 2.0 - -\nCMD, D outputs (referenced to CK) in MMC and SD HS mode\ntOV Output valid time HS\nfpp =50 MHz-1 3 1 3 . 5\nns\ntOH Output hold time HS 12.5 - -\nCMD, D inputs (referenced to CK) in SD default mode\ntISUDInput setup time SD\nfpp =25 MHz2.0 - -\nns\ntIHDInput hold time SD 2.5 - -\nCMD, D outputs (referenced to CK) in SD default mode\ntOVDOutput valid default time SD\nfpp =25 MHz-1 . 5 2 . 0\nns\ntOHDOutput hold default time SD 1.0 - -\n1. Guaranteed based on test during characterization.\nDS11189 Rev 7 191/220STM32F469xx Electrical characteristics\n191         \n5.3.34 RTC characteristics\n         Table 111. Dynamic characteristics: SD / MMC characteristics, VDD = 1.71 to 1.9 V(1)(2)\nSymbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data transfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2 frequency ratio - - - 8/3 -\ntW(CKL) Clock low time\nfpp =50 MHz9.5 10.5 -\nns\ntW(CKH) Clock high time 8.5 9.5 -\nCMD, D inputs (referenced  to CK) in eMMC mode\ntISU Input setup time HS\nfpp =50 MHz0.5 - -\nns\ntIH Input hold time HS 3.5 - -\nCMD, D outputs (referenced to CK) in eMMC mode\ntOV Output valid time HS\nfpp =50 MHz- 13.5 14.5\nns\ntOH Output hold time HS 13.0 - -\n1. Guaranteed based on test during characterization.\n2. Cload = 20 pF.\nTable 112. RTC characteristics\nSymbol Parameter Conditions Min Max\n-fPCLK1 /RTCCLK frequency ratio Any read/write oper ation from/to an RTC register 4 -\nPackage information STM32F469xx\n192/220 DS11189 Rev 76 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com.  \nECOPACK® is an ST trademark.\n6.1 LQFP100 pac kage information\nThis LQFP is a 100-pin, 14 x 14 mm low-profile quad flat package.\nFigure 80. LQFP100 - Outline\n1. Drawing is not to scale.\n         Table 113. LQFP100 - Mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING PLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 25261007675 51\n50\n1L_ME_V5A2A\nA1\nL1Lcb\nA1\nDS11189 Rev 7 193/220STM32F469xx Package information\n217Figure 81. LQFP100 - Recommended footprint\n1. Dimensions are expr essed in millimeters.A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 113. LQFP100 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n75 51\n50 760.5\n0.3\n16.7 14.3\n100 26\n12.3251.2\n16.71\nai14906c\nPackage information STM32F469xx\n194/220 DS11189 Rev 7Device marking for LQFP100\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation. Other optional marking or inset/upset marks, which identify the parts throughout \nsupply chain operations, are not indicated below.\nFigure 82. LQFP100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MS40554V1STM32F469\nVIT6 RProduct identificationRevision code\nWWYDate code\nPin 1 identifier\nDS11189 Rev 7 195/220STM32F469xx Package information\n2176.2 LQFP144 pac kage information\nThis LQFP is a 144-pin, 20 x 20 mm low-profile quad flat package.\nFigure 83. LQFP144 - Outline\n1. Drawing is not to scale. eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING\nPLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 3637\n144109108 73\n72\n1A_ME_V4A2A\nA1\nL1Lcb\nA1\nPackage information STM32F469xx\n196/220 DS11189 Rev 7         Table 114. LQFP144 - Mechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Min Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 21.800 22.000 22.200 0.8583 0.8661 0.8740\nD1 19.800 20.000 20.200 0.7795 0.7874 0.7953\nD3 - 17.500 - - 0.6890 -\nE 21.800 22.000 22.200 0.8583 0.8661 0.8740\nE1 19.800 20.000 20.200 0.7795 0.7874 0.7953\nE3 - 17.500 - - 0.6890 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\nDS11189 Rev 7 197/220STM32F469xx Package information\n217Figure 84. LQFP144 - Recommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking for LQFP144\nFigure 85  gives an example of topside marking orie ntation versus pin 1 identifier location. \nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 85. LQFP144 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering 0.50.35\n19.9 17.85\n22.61.35\n22.619.9\nai14905e1 36377273 108\n109\n144\nMS40558V1Pin 1 identifierRRevision code\nProduct identification(1)\nDate codeYW WSTM32F469ZIT6\nPackage information STM32F469xx\n198/220 DS11189 Rev 7samples to run qualification activity.\n6.3 WLCSP168 package information\nThis WLCSP is a 168-pin, 4.891 x 5.692 mm, 0.4 mm pitch wafer level chip scale package.\nFigure 86. WLCSP168 - Outline\nA02S_ME_V2e1\nF\nG\ne\neBottom view\nBump sidee2A1 ball location\nD\nA1 orientation\nreference\nTop view\nWafer back sideDetail A\nA3\nA2\nSide viewA\nE\nDetail A\nRotated 90°eeeBump\nSeating \nplanebA1A3\nccc\ndddZ\nZXYZ\naaa\n(4X)Zbbb\nZXY\nDS11189 Rev 7 199/220STM32F469xx Package information\n217         Table 115. WLCSP168 - Mechanical data\n Symbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to four decimal digits. Min Typ Max Min Typ Max\nA 0.525 0.555 0.585 0.0207 0.0219 0.0230\nA1 - 0.170 - - 0.0067 -A2 - 0.380 - - 0.0150 -\nA3\n(2)\n2. Back side coating.- 0.025 - - 0.0010 -\nb(3)\n3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 4.856 4.891 4.926 0.1912 0.1926 0.1939\nE 5.657 5.692 5.727 0.2227 0.2241 0.2255\ne - 0.400 - - 0.0157 -\ne1 - 4.400 - - 0.1732 -\ne2 - 5.200 - - 0.2047 -\nF - 0.2455 - - 0.0097 -\nG - 0.246 - - 0.0097 -\naaa - - 0.100 - - 0.0039bbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020eee - - 0.050 - - 0.0020\nPackage information STM32F469xx\n200/220 DS11189 Rev 76.4 UFBGA169 package information\nThis UFBGA is a 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.\nFigure 87. UFBGA169 - Outline\n1. Drawing is not to scale.\n         Table 116. UFBGA169 - Mechanical data\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236 \nA1 0.050 0.080 0.110 0.0020 0.0031 0.0043 A2 0.400 0.450 0.500  0.0157 0.0177 0.0197 \nA3 - 0.130 - - 0.0051 -\nA4 0.270 0.320 0.370  0.0106 0.0126 0.0146 \nb 0.230 0.280 0.330 0.0091 0.0110 0.0130\nD 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nD1 5.950 6.000 6.050 0.2343 0.2362 0.2382\nE 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nE1 5.950 6.000 6.050 0.2343 0.2362 0.2382\ne  - 0.500 - - 0.0197 - \nF 0.450 0.500 0.550  0.0177 0.0197 0.0217A0YV_ME_V2Seating plane\nA2\nA1A\ne F\nF\ne\nNA\nBOTTOM VIEWE\nD\nTOP VIEW Øb (1 69 balls)  YX\nY eeeØ M\nfffØ MZ\nZXA1 ball \nidentifierA1 ball \nindex areab\nD1E1A4\nA3\n13 1Z\nZ ddd\nSIDE VIEW\nDS11189 Rev 7 201/220STM32F469xx Package information\n217Figure 88. UFBGA169 - Recommended footprint\n         \nNote: Non-solder mask defined (NSMD) pads are recommended.\nNote: 4 to 6 mils solder paste screen printing process.\nDevice marking for UFBGA169\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation. Other optional marking or inset/upset marks, which identify the parts throughout \nsupply chain operations, are not indicated below.ddd - -  0.100 - -  0.0039\neee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted fr om mm and rounded to four decimal digits.\nTable 117. UFBGA169 - Recommended PCB design rules (0.5 mm pitch BGA)\nDimension Recommended values\nPitch 0.5\nDpad 0.27 mm\nDsm 0.35 mm typ. (depends on the soldermask registration tolerance)\nSolder paste 0.27 mm aperture diameter.Table 116. UFBGA169 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nBGA_WLCSP_FT_V1DsmDpad\nPackage information STM32F469xx\n202/220 DS11189 Rev 7Figure 89. UFBGA169 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv36543V1Revision codeProduct identification(1)Pin 1\nidentifier\nDate code\nYWW\nSTM32F\nA479AIH6\nDS11189 Rev 7 203/220STM32F469xx Package information\n2176.5 LQFP176 pac kage information\nThis LQFP is a 176-pin, 24 x 24 mm low-profile quad flat package.\nFigure 90. LQFP176 - Outline\n1. Drawing is not to scale.\n         1T_ME_V2A2A\neEHEDHD\nZDZE\nb0.25 mm\ngauge plane\nA1\nL\nL1kc\nIDENTIFICATIONPIN 1Seating planeC\nA1\nTable 118. LQFP176 - Mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 - 1.450 0.0531 - 0.0060\nb 0.170 - 0.270 0.0067 - 0.0106\nC 0.090 - 0.200 0.0035 - 0.0079\nD 23.900 - 24.100 0.9409 - 0.9488\nE 23.900 - 24.100 0.9409 - 0.9488\nPackage information STM32F469xx\n204/220 DS11189 Rev 7e - 0.500 - - 0.0197 -\nHD 25.900 - 26.100 1.0200 - 1.0276\nHE 25.900 - 26.100 1.0200 - 1.0276\nL 0.450 - 0.750 0.0177 - 0.0295\nL1 - 1.000 - - 0.0394 -\nZD - 1.250 - - 0.0492 -\nZE - 1.250 - - 0.0492 -\nccc - - 0.080 - - 0.0031\nk 0 ° - 7 ° 0 ° - 7 °\n1. Values in inches are converted from mm and rounded to four decimal digits.Table 118. LQFP176 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nDS11189 Rev 7 205/220STM32F469xx Package information\n217Figure 91. LQFP176 - Recommended footprint\n1. Dimensions are expr essed in millimeters.1T_FP_V1133\n1321.2\n0.30.5\n89\n881.244\n45\n21.8\n26.7117626.7\n21.8\nPackage information STM32F469xx\n206/220 DS11189 Rev 7Device marking for LQFP176\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation. Other optional marking or inset/upset marks, which identify the parts throughout \nsupply chain operations, are not indicated below.\nFigure 92. LQFP176 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.WWYES32F479IIT6U\nADate code\n Revision code\nMSv36544V1Pin 1\nidentifierProduct identification(1)\nDS11189 Rev 7 207/220STM32F469xx Package information\n2176.6 UFBGA(176+25) package information\nThis UFBGA is a 176+25-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array \npackage\nFigure 93. UFBGA(176+25) - Outline\n1. Drawing is not to scale.\n         Table 119. UFBGA(176+25) - Mechanical data\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 0.600 - - 0.0236\nA1 0.050 0.080 0.110 0.0020 0.0031 0.0043A2 - 0.450 - - 0.0177 -\nA3 - 0.130 - - 0.0051 -\nA4 - 0.320 - - 0.0126 -\nb 0.240 0.290 0.340 0.0094 0.0114 0.0134\nD 9.850 10.000 10.150 0.3878 0.3937 0.3996\nD1 - 9.100 - - 0.3583 -\nE 9.850 10.000 10.150 0.3878 0.3937 0.3996\nE1 - 9.100 - - 0.3583 -\ne  - 0.650 - - 0.0256 -\nF - 0.450 - - 0.0177 -\nddd - - 0.080 - - 0.0031A0E7_ME_V10\nSeating plane\nA2C ddd\nA1A\ne F\nF\ne\nRA\n15 1\nBOTTOM VIEWE\nD\nTOP VIEWØb (176 + 25  balls)BA\nB eeeØ M\nfffØ MC\nCAC\nA1 ball \nidentifierA1 ball \nindex \nareabA4\nE1A3\nD1\nPackage information STM32F469xx\n208/220 DS11189 Rev 7Figure 94. UFBGA(176+25) - Recommended footprint\n         \n6.7 LQFP208 pac kage information\nThis LQFP is a 208-ball, 28 x 28 mm low-profile quad flat package.eee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 120. UFBGA(176+25) - Recommended PCB design rules (0.65 mm  pitch BGA)\nDimension Recommended values\nPitch 0.65 mm\nDpad 0.300 mm\nDsm 0.400 mm typ. (depends on the soldermask registration tolerance)\nStencil opening 0.300 mmStencil thickness Between 0.100 mm and 0.125 mm\nPad trace width 0.100 mmTable 119. UFBGA(176+25) - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nBGA_WLCSP_FT_V1DsmDpad\nDS11189 Rev 7 209/220STM32F469xx Package information\n217Figure 95. LQFP208 - Outline\n1. Drawing is not to scale.\n         D\nD1\nD3\nE3\nE1\nE\neL1GAUGE PLANE0.25 mmbCSEATING\nPLANE\nccc C\nIDENTIFICATIONPIN 1\n1 5253104105 156\n157\n208c\nLA1A1A\nA2\nUH_ME_V2K\nTable 121. LQFP208 - Mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  -  - 1.600  --  - 0.0630\nA1 0.050  - 0.150 0.0020  - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035  - 0.0079\nD 29.800 30.000 30.200 1.1732 1.1811 1.1890\nPackage information STM32F469xx\n210/220 DS11189 Rev 7Figure 96. LQFP208 - Recommended footprint\n1. Dimensions are expr essed in millimeters.D1 27.800 28.000 28.200 1.0945 1.1024 1.1102\nD3 - 25.500  - - 1.0039 - \nE 29.800 30.000 30.200 1.1732 1.1811 1.1890\nE1 27.800 28.000 28.200 1.0945 1.1024 1.1102\nE3  - 25.500  -  - 1.0039  -\ne  - 0.500  -  - 0.0197  -L 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0° 3.5° 7.0° 0° 3.5° 7.0°\nccc  -  - 0.080  -  - 0.0031\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 121. LQFP208 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nMS30425V1208 157\n0.5\n0.3130.7\n28.3\n52\n53\n25.8\n30.71.2\n1041051.25\n156\nDS11189 Rev 7 211/220STM32F469xx Package information\n217Device marking for LQFP208\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation. Other optional marking or inset/upset marks, which identify the parts throughout \nsupply chain operations, are not indicated below.\nFigure 97. LQFP208 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv36545V1Pin 1\nidentifier\nWWYSTM32F479BIT6\nDate code\nRevision code\nProduct identification(1)\nA\nPackage information STM32F469xx\n212/220 DS11189 Rev 76.8 TFBGA216 package information\nThis TFBGA is a 216-ball, 13 x 13 mm, 0.8 mm pitch, fine pitch ball grid array package.\nFigure 98. TFBGA216 - Outline\n1. Drawing is not to scale.A0L2_ME_V3\nSeating plane\nA1\ne F\nGD\nR\nØb (216 balls)A\nE\nTOP VIEW BOTTOM VIEW1 15eAA2\nYXZ\nddd Z\nD1\nE1\neee Z Y X\nfffØ\nØM\nMZA1 ball \nidentifierA1 ball \nindex area\nTable 122. TFBGA216 - Mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.100 - - 0.0433\nA1 0.150 - - 0.0059 - -A2 - 0.760 - - 0.0299 -\nb 0.350 0.400 0.450 0.0138 0.0157 0.0177\nD 12.850 13.000 13.150 0.5059 0.5118 0.5177\nD1 - 11.200 - - 0.4409 -\nE 12.850 13.000 13.150 0.5059 0.5118 0.5177\nE1 - 11.200 - - 0.4409 -\ne - 0.800 - - 0.0315 -\nF - 0.900 - - 0.0354 -\nG - 0.900 - - 0.0354 -\nDS11189 Rev 7 213/220STM32F469xx Package information\n217Figure 99. TFBGA216 - Recommended footprintddd - - 0.100 - - 0.0039\neee - - 0.150 - - 0.0059\nfff - - 0.080 - - 0.0031\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 122. TFBGA216 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nTable 123. TFBGA216 - Recommended PCB design rules (0.8 mm pitch)\nDimension Recommended values\nPitch 0.8 mm\nDpad 0.225 mm\nDsm 0.290 mm typ. (depends on the soldermask registration tolerance)Stencil opening 0.250 mm\nStencil thickness 0.100 mmBGA_WLCSP_FT_V1DsmDpad\nPackage information STM32F469xx\n214/220 DS11189 Rev 7Device marking for TFBGA216\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation. Other optional marking or inset/upset marks, which identify the parts throughout \nsupply chain operations, are not indicated below.\nFigure 100. TFBGA216 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv36546V1\nDate code\nYWWRevision code\nAES32FProduct identification(1)\nBall 1\nidentifier479NIH6U\nDS11189 Rev 7 215/220STM32F469xx Package information\n2176.9 Thermal characteristics\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x \uf051JA)\nwhere:\n\uf0b7 TA max is the maximum ambient temperature in \uf0b0C,\n\uf0b7\uf051JA is the package junction-to-ambient thermal resistance, in \uf0b0C/W,\n\uf0b7 PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n\uf0b7 PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = \uf053\uf020(VOL × IOL) + \uf053((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n         \n         \nReference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.Table 124. Package thermal characteristics\nSymbol Parameter Value Unit\n\uf051JAThermal resistance junction-ambient\nLQFP10043\n°C/WThermal resistance junction-ambient\nLQFP14440\nThermal resistance junction-ambient\nWLCSP16831\nThermal resistance junction-ambient\nLQFP176 - 24 × 24 mm / 0.5 mm pitch38\nThermal resistance junction-ambient\nLQFP208 - 28 × 28 mm / 0.5 mm pitch19\nThermal resistance junction-ambient\nUFBGA169 - 7 × 7mm / 0.5 mm pitch52\nThermal resistance junction-ambient\nUFBGA176 - 10 × 10 mm / 0.5 mm pitch39\nThermal resistance junction-ambient\nTFBGA216 - 13 × 13 mm / 0.8 mm pitch29\nPart numbering STM32F469xx\n216/220 DS11189 Rev 77 Part numbering\n         \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, contact your  nearest ST sales office.Example: STM32 F 469 V I T 6 xxx\nDevice family\nSTM32 = Arm®-based 32-bit microcontroller\nProduct type\nF = general-purpose\nDevice subfamily\n469= STM32F469xx, USB OTG FS/HS, camera interface, Ethernet,\nLCD-TFT, DSI Host, Quad-SPI, Ch rom-ART graphical accelerator.\nPin count\nV = 100 pins\nZ = 144 pinsA = 168 and 169 pinsI = 176 pinsB = 208 pinsN = 216 pins\nFlash memory size\nE = 512 Kbytes of Flash memory\nG = 1024 Kbytes of Flash memory\nI = 2048 Kbytes of Flash memory\nPackage\nT = LQFP\nH = BGA\nY = WLCSP\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C\n7 = Industrial temperature range, –40 to 105 °C\nOptions\nxxx = programmed parts\nTR = tape and reel\nDS11189 Rev 7 217/220STM32F469xx Recommendations when using internal reset OFF\n217Appendix A Recommendations wh en using internal reset \nOFF\nWhen the internal reset is OFF, the following integrated features are no longer supported:\n\uf0b7 The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.\n\uf0b7 The brownout reset (BOR) circuitry must be disabled.\n\uf0b7 The embedded programmable voltage detector (PVD) is disabled.\n\uf0b7 VBAT functionality is no more available and VBAT pin should be connected to VDD.\n\uf0b7 The over-drive mode is not supported. \nA.1 Operating conditions\n         Table 125. Limitations depending on the operating power supply range\nOperating \npower \nsupply \nrangeADC \noperationMaximum Flash \nmemory access \nfrequency with no \nwait states (fFlashmax )Maximum\nFlash memory \naccess frequency \nwith wait states (1)(2)I/O operationPossible\nFlash memory \noperations\nVDD =1.7 to \n2.1 V(3)Conversion \ntime up to \n1.2 Msps20 MHz(4)168 MHz with 8 wait \nstates and over-drive \nOFF– No I/O \ncompensation8-bit erase and \nprogram operations only\n1. Applicable only when the code is  executed from Flash memory. When the code is  executed from RAM, no wait state is \nrequired.\n2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the \nexecution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state \nprogram execution.\n3. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 2.19.1: Internal \nreset ON ).\n4. Prefetch is not available.  Refer to AN3430, available on www.st.com , for details on how to adjust performance and power.\nRevision history STM32F469xx\n218/220 DS11189 Rev 7Revision history\n         Table 126. Document revision history\nDate Revision Changes\n01-Sep-2015 1 Initial release.\n13-Oct-2015 2Updated Table 4: Regulator ON/OFF an d internal reset ON/OFF \navailability  and Table 54: EMI characteristics .\nUpdated Figure 35: PLL output clock waveforms in center spread \nmode  and Figure 36: PLL output clock waveforms in down spread \nmode .\nUpdated title of Section 6.8: TFBGA216 package information .\n08-Mar-2016 3Updated cover page with introduc tion of LQFP100 and LQFP144 \npackages.\nUpdated Section 1: Description  and Section 1.1: Compatibility \nthroughout the family .\nUpdated Figure 1: Incompatible board design for LQFP176 package  \nand its footnote.\nUpdated Table 1: Device summary , Table 2: STM32F469xx features \nand peripheral counts , Table 4: Regulator ON/OFF and internal reset \nON/OFF availability , Table 10: STM32F469xx pin and ball definitions , \nTable 11: FMC pin definition , Table 12: Alternate function , Table 17: \nGeneral operating conditions , Table 55: ESD absolute maximum \nratings , Table 76: ADC characteristics , Table 124: Package thermal \ncharacteristics  and Table 125: Ordering information scheme .\nRemoved former Table 73: Ethernet DC electrical characteristics .\nAdded Figure 13: STM32F46x LQFP100 pinout  and Figure 14: \nSTM32F46x LQFP144 pinout .\nUpdated Figure 17: STM32F46x UFBGA176 ballout , Figure 18: \nSTM32F46x LQFP176 pinout  and Figure 33: ACCHSI vs. temperature .\nAdded Section 6.1: LQFP100 package information  and Section 6.2: \nLQFP144 package information .\nReplaced former footnote 7 of Table 10: STM32F469xx pin and ball \ndefinitions  with footnote 2.\nAdded footnote 3 to Table 14: Voltage characteristics .\nUpdated footnote 1 of Figure 56  and footnote 1 of Figure 57 .\n02-Mar-2017 4Updated Table 12: Alternate function .\nCorrected maximum characterized wakeup timing values for Stop \nmode in Table 34: Low-power mode wakeup timings .\nUpdated Figure 14: STM32F46x LQFP144 pinout .\nUpdated Device marking for LQFP100 , Device marking for \nUFBGA169 , Device marking for LQFP176 , Device marking for \nLQFP176  and Device marking for LQFP176 .\nUpdated footnote s of figures 82, 85, 89, 92, 97 and 100 in Section 6: \nPackage information .\nDS11189 Rev 7 219/220STM32F469xx Revision history\n21904-May-2018 5Updated Video Mode interfaces features , Section 2.14: Nested \nvectored interrupt controller (NVIC)  and Section 2.18: Power supply \nschemes .\nUpdated Table 17: General operating conditions , Table 57: I/O current \ninjection susceptibility  and Table 64: SPI dynamic characteristics .\nUpdated Figure 49: USB OTG full speed timings: definition of data \nsignal rise and fall time .\n18-Jan-2021 6Updated Table 2: STM32F469xx features and peripheral counts , \nTable 109: LTDC characteristics  and Table 119: UFBGA(176+25) - \nMechanical data .\nUpdated footnote 2 of Figure 41: Recommended NRST pin protection  \nand footnote 1 of Table 39: HSI oscillator characteristics .\nUpdated Section 6.2: LQFP144 package information .\nUpdated Figure 93: UFBGA(176+25) - Outline  and Figure 94: \nUFBGA(176+25) - Recommended footprint .\nMinor text edits across the whole document.\n05-May-2021 7Updated Table 2: STM32F469xx features and peripheral counts .\nUpdated Section 1: Description .Table 126. Document revision history (continued)\nDate Revision Changes\nSTM32F469xx\n220/220 DS11189 Rev 7IMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgment.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks . All other \nproduct or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2021 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### STM32F469NIH6 Summary

**Component Overview:**
The STM32F469NIH6 is a high-performance microcontroller from STMicroelectronics, based on the Arm® Cortex®-M4 architecture. It operates at a frequency of up to 180 MHz and features a floating-point unit (FPU) and a range of integrated peripherals, making it suitable for various applications, including motor control, medical devices, industrial automation, and consumer electronics.

**Key Specifications:**
- **Voltage Ratings:**
  - Operating Voltage: 1.7 V to 3.6 V
  - VDDUSB: 3.0 V to 3.6 V (for USB functionality)
  
- **Current Ratings:**
  - Supply Current in Run Mode: Up to 109 mA (typical at 180 MHz)
  - Supply Current in Sleep Mode: 23 mA (typical)
  - Supply Current in Stop Mode: 0.63 mA (typical)
  
- **Power Consumption:**
  - Typical current consumption varies based on operating conditions and peripherals enabled. For example, in Run mode with all peripherals enabled, it can consume up to 109 mA.
  
- **Operating Temperature Range:**
  - -40 °C to +105 °C (Industrial grade)
  
- **Package Type:**
  - Available in multiple packages including LQFP100, LQFP144, LQFP176, LQFP208, WLCSP168, UFBGA169, and TFBGA216.

- **Special Features:**
  - Up to 2 MB of Flash memory and 384 + 4 KB of SRAM.
  - Integrated peripherals include USB OTG HS/FS, Ethernet MAC, dual Quad-SPI, graphical accelerator, camera interface, and LCD-TFT controller.
  - Supports advanced connectivity options including CAN, I2C, SPI, USART, and more.
  - Features a true random number generator and a CRC calculation unit.
  - Low-power modes (Sleep, Stop, and Standby) for energy-efficient applications.

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E is typically MSL 3 for most packages.

**Description:**
The STM32F469NIH6 is a 32-bit microcontroller designed for high-performance applications. It features a Cortex-M4 core with DSP instructions and an FPU, allowing for efficient processing of complex algorithms. The device includes a rich set of peripherals, making it versatile for various applications, including graphical user interfaces and real-time control systems.

**Typical Applications:**
- **Motor Drive and Control:** Ideal for applications requiring precise control of motors in industrial and consumer products.
- **Medical Equipment:** Suitable for devices that require reliable and efficient processing capabilities.
- **Industrial Automation:** Can be used in PLCs, inverters, and circuit breakers.
- **Consumer Electronics:** Applications in printers, scanners, and home automation systems.
- **Alarm Systems and HVAC:** Effective in systems requiring real-time monitoring and control.

This microcontroller is particularly well-suited for applications that demand high processing power, extensive connectivity options, and low power consumption, making it a popular choice in the embedded systems market.