
Hyperlink_MB_W6100_Library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000384  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800050c  08000514  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800050c  0800050c  00010514  2**0
                  CONTENTS
  4 .ARM          00000000  0800050c  0800050c  00010514  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800050c  08000514  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800050c  0800050c  0001050c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000510  08000510  00010510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000514  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000514  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010514  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000c88  00000000  00000000  00010544  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000383  00000000  00000000  000111cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000c0  00000000  00000000  00011550  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000088  00000000  00000000  00011610  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000166ad  00000000  00000000  00011698  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000e93  00000000  00000000  00027d45  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007dd43  00000000  00000000  00028bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a691b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001c8  00000000  00000000  000a6998  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004f4 	.word	0x080004f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080004f4 	.word	0x080004f4

080001c8 <SystemRegisterCFG>:
 */
#include "config.h"



void SystemRegisterCFG(void) {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	// RCC Configuration
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN;	// GPIO Clock
 80001cc:	4b1c      	ldr	r3, [pc, #112]	; (8000240 <SystemRegisterCFG+0x78>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001d0:	4a1b      	ldr	r2, [pc, #108]	; (8000240 <SystemRegisterCFG+0x78>)
 80001d2:	f043 0307 	orr.w	r3, r3, #7
 80001d6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;		// SPI1 clock
 80001d8:	4b19      	ldr	r3, [pc, #100]	; (8000240 <SystemRegisterCFG+0x78>)
 80001da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80001dc:	4a18      	ldr	r2, [pc, #96]	; (8000240 <SystemRegisterCFG+0x78>)
 80001de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80001e2:	6453      	str	r3, [r2, #68]	; 0x44

	// Standard GPIO Config
	GPIOC->MODER |= GPIO_MODER_MODE8_0 | GPIO_MODER_MODE9_0 | GPIO_MODER_MODE11_0 | GPIO_MODER_MODE12_0;	// STM LEDs output
 80001e4:	4b17      	ldr	r3, [pc, #92]	; (8000244 <SystemRegisterCFG+0x7c>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a16      	ldr	r2, [pc, #88]	; (8000244 <SystemRegisterCFG+0x7c>)
 80001ea:	f043 73a2 	orr.w	r3, r3, #21233664	; 0x1440000
 80001ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001f2:	6013      	str	r3, [r2, #0]
	GPIOC->ODR |= GPIO_ODR_OD8 | GPIO_ODR_OD9 | GPIO_ODR_OD11 | GPIO_ODR_OD12;		// STM LEDs OFF
 80001f4:	4b13      	ldr	r3, [pc, #76]	; (8000244 <SystemRegisterCFG+0x7c>)
 80001f6:	695b      	ldr	r3, [r3, #20]
 80001f8:	4a12      	ldr	r2, [pc, #72]	; (8000244 <SystemRegisterCFG+0x7c>)
 80001fa:	f443 53d8 	orr.w	r3, r3, #6912	; 0x1b00
 80001fe:	6153      	str	r3, [r2, #20]

	// SPI GPIO Config
	GPIOA->MODER |= GPIO_MODER_MODE4_0 | GPIO_MODER_MODE5_1 | GPIO_MODER_MODE6_1 | GPIO_MODER_MODE7_1;		// SPI1 AFIO Set (NSS Software)
 8000200:	4b11      	ldr	r3, [pc, #68]	; (8000248 <SystemRegisterCFG+0x80>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a10      	ldr	r2, [pc, #64]	; (8000248 <SystemRegisterCFG+0x80>)
 8000206:	f443 4329 	orr.w	r3, r3, #43264	; 0xa900
 800020a:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= GPIO_ODR_OD4;		// Slave select HIGH (disable)
 800020c:	4b0e      	ldr	r3, [pc, #56]	; (8000248 <SystemRegisterCFG+0x80>)
 800020e:	695b      	ldr	r3, [r3, #20]
 8000210:	4a0d      	ldr	r2, [pc, #52]	; (8000248 <SystemRegisterCFG+0x80>)
 8000212:	f043 0310 	orr.w	r3, r3, #16
 8000216:	6153      	str	r3, [r2, #20]
	GPIOA->AFR[0] |= GPIO_AFRL_AFRL5_0 | GPIO_AFRL_AFRL5_2 | GPIO_AFRL_AFRL6_0 |
 8000218:	4b0b      	ldr	r3, [pc, #44]	; (8000248 <SystemRegisterCFG+0x80>)
 800021a:	6a1b      	ldr	r3, [r3, #32]
 800021c:	4a0a      	ldr	r2, [pc, #40]	; (8000248 <SystemRegisterCFG+0x80>)
 800021e:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000222:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000226:	6213      	str	r3, [r2, #32]
					 GPIO_AFRL_AFRL6_2 | GPIO_AFRL_AFRL7_0 | GPIO_AFRL_AFRL7_2;			// SPI1 AFIO => SPI1

	// SPI Config
	SPI1->CR1 |= SPI_CR1_SPE | SPI_CR1_SSI | SPI_CR1_SSM | SPI_CR1_MSTR;
 8000228:	4b08      	ldr	r3, [pc, #32]	; (800024c <SystemRegisterCFG+0x84>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	; (800024c <SystemRegisterCFG+0x84>)
 800022e:	f443 7351 	orr.w	r3, r3, #836	; 0x344
 8000232:	6013      	str	r3, [r2, #0]

}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40023800 	.word	0x40023800
 8000244:	40020800 	.word	0x40020800
 8000248:	40020000 	.word	0x40020000
 800024c:	40013000 	.word	0x40013000

08000250 <SPI_Eth_SS>:

void SPI_Eth_SS(uint8_t state) {
 8000250:	b480      	push	{r7}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	4603      	mov	r3, r0
 8000258:	71fb      	strb	r3, [r7, #7]
	if (state) {
 800025a:	79fb      	ldrb	r3, [r7, #7]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d006      	beq.n	800026e <SPI_Eth_SS+0x1e>
		GPIOA->ODR &= ~GPIO_ODR_OD4;
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <SPI_Eth_SS+0x3c>)
 8000262:	695b      	ldr	r3, [r3, #20]
 8000264:	4a09      	ldr	r2, [pc, #36]	; (800028c <SPI_Eth_SS+0x3c>)
 8000266:	f023 0310 	bic.w	r3, r3, #16
 800026a:	6153      	str	r3, [r2, #20]
	}
	else if (!state) {
		GPIOA->ODR |= GPIO_ODR_OD4;
	}
}
 800026c:	e008      	b.n	8000280 <SPI_Eth_SS+0x30>
	else if (!state) {
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d105      	bne.n	8000280 <SPI_Eth_SS+0x30>
		GPIOA->ODR |= GPIO_ODR_OD4;
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <SPI_Eth_SS+0x3c>)
 8000276:	695b      	ldr	r3, [r3, #20]
 8000278:	4a04      	ldr	r2, [pc, #16]	; (800028c <SPI_Eth_SS+0x3c>)
 800027a:	f043 0310 	orr.w	r3, r3, #16
 800027e:	6153      	str	r3, [r2, #20]
}
 8000280:	bf00      	nop
 8000282:	370c      	adds	r7, #12
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	40020000 	.word	0x40020000

08000290 <SPI_Eth_RT>:

uint8_t SPI_Eth_RT(uint8_t data) {
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
	while(!(SPI1->SR & SPI_SR_TXE));	// Wait for Tx buffer empty
 800029a:	bf00      	nop
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <SPI_Eth_RT+0x40>)
 800029e:	689b      	ldr	r3, [r3, #8]
 80002a0:	f003 0302 	and.w	r3, r3, #2
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d0f9      	beq.n	800029c <SPI_Eth_RT+0xc>
	SPI1->DR = data;
 80002a8:	4a09      	ldr	r2, [pc, #36]	; (80002d0 <SPI_Eth_RT+0x40>)
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	60d3      	str	r3, [r2, #12]
	while(!(SPI1->SR & SPI_SR_RXNE));	// Wait for Rx buffer not empty
 80002ae:	bf00      	nop
 80002b0:	4b07      	ldr	r3, [pc, #28]	; (80002d0 <SPI_Eth_RT+0x40>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	f003 0301 	and.w	r3, r3, #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d0f9      	beq.n	80002b0 <SPI_Eth_RT+0x20>
	data = SPI1->DR;
 80002bc:	4b04      	ldr	r3, [pc, #16]	; (80002d0 <SPI_Eth_RT+0x40>)
 80002be:	68db      	ldr	r3, [r3, #12]
 80002c0:	71fb      	strb	r3, [r7, #7]
	return data;
 80002c2:	79fb      	ldrb	r3, [r7, #7]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr
 80002d0:	40013000 	.word	0x40013000

080002d4 <SPI_W6100_RCR>:

uint8_t SPI_W6100_RCR(uint16_t adr) {
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	80fb      	strh	r3, [r7, #6]
	// See Page 76 - W6100 datasheet
	uint8_t dat;
	SPI_Eth_SS(ON);			// NSS Slave Enable
 80002de:	2001      	movs	r0, #1
 80002e0:	f7ff ffb6 	bl	8000250 <SPI_Eth_SS>
	SPI_Eth_RT(adr>>8);		// Send upper address half
 80002e4:	88fb      	ldrh	r3, [r7, #6]
 80002e6:	0a1b      	lsrs	r3, r3, #8
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	b2db      	uxtb	r3, r3
 80002ec:	4618      	mov	r0, r3
 80002ee:	f7ff ffcf 	bl	8000290 <SPI_Eth_RT>
	SPI_Eth_RT(adr);		// Send lower address half
 80002f2:	88fb      	ldrh	r3, [r7, #6]
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	4618      	mov	r0, r3
 80002f8:	f7ff ffca 	bl	8000290 <SPI_Eth_RT>
	SPI_Eth_RT(0x00);		// Send Control Byte	[CR, Read, Variable Length Data Mode]
 80002fc:	2000      	movs	r0, #0
 80002fe:	f7ff ffc7 	bl	8000290 <SPI_Eth_RT>
	dat = SPI_Eth_RT(0x00);	// Send garbage data to read the Common Register
 8000302:	2000      	movs	r0, #0
 8000304:	f7ff ffc4 	bl	8000290 <SPI_Eth_RT>
 8000308:	4603      	mov	r3, r0
 800030a:	73fb      	strb	r3, [r7, #15]
	SPI_Eth_SS(OFF);		// NSS Slave Disable
 800030c:	2000      	movs	r0, #0
 800030e:	f7ff ff9f 	bl	8000250 <SPI_Eth_SS>
	return dat;
 8000312:	7bfb      	ldrb	r3, [r7, #15]
}
 8000314:	4618      	mov	r0, r3
 8000316:	3710      	adds	r7, #16
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <SPI_W6100_RSOCK>:
	SPI_Eth_RT(0x04);		// Send Control Byte	[CR, Write, Variable Length Data Mode]
	SPI_Eth_RT(val);		// Send val to be written in the register
	SPI_Eth_SS(OFF);
}

uint8_t SPI_W6100_RSOCK(uint16_t adr, uint8_t socket_nbr, uint8_t block) {
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af00      	add	r7, sp, #0
 8000322:	4603      	mov	r3, r0
 8000324:	80fb      	strh	r3, [r7, #6]
 8000326:	460b      	mov	r3, r1
 8000328:	717b      	strb	r3, [r7, #5]
 800032a:	4613      	mov	r3, r2
 800032c:	713b      	strb	r3, [r7, #4]
	uint8_t dat;
	uint8_t cb_temp = 0x00;
 800032e:	2300      	movs	r3, #0
 8000330:	73fb      	strb	r3, [r7, #15]
	cb_temp |= (socket_nbr << 5);
 8000332:	797b      	ldrb	r3, [r7, #5]
 8000334:	015b      	lsls	r3, r3, #5
 8000336:	b25a      	sxtb	r2, r3
 8000338:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800033c:	4313      	orrs	r3, r2
 800033e:	b25b      	sxtb	r3, r3
 8000340:	73fb      	strb	r3, [r7, #15]
	cb_temp |= (block << 3);
 8000342:	793b      	ldrb	r3, [r7, #4]
 8000344:	00db      	lsls	r3, r3, #3
 8000346:	b25a      	sxtb	r2, r3
 8000348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800034c:	4313      	orrs	r3, r2
 800034e:	b25b      	sxtb	r3, r3
 8000350:	73fb      	strb	r3, [r7, #15]
	SPI_Eth_SS(ON);			// NSS Slave Enable
 8000352:	2001      	movs	r0, #1
 8000354:	f7ff ff7c 	bl	8000250 <SPI_Eth_SS>
	SPI_Eth_RT(adr>>8);		// Send upper address half
 8000358:	88fb      	ldrh	r3, [r7, #6]
 800035a:	0a1b      	lsrs	r3, r3, #8
 800035c:	b29b      	uxth	r3, r3
 800035e:	b2db      	uxtb	r3, r3
 8000360:	4618      	mov	r0, r3
 8000362:	f7ff ff95 	bl	8000290 <SPI_Eth_RT>
	SPI_Eth_RT(adr);		// Send lower address half
 8000366:	88fb      	ldrh	r3, [r7, #6]
 8000368:	b2db      	uxtb	r3, r3
 800036a:	4618      	mov	r0, r3
 800036c:	f7ff ff90 	bl	8000290 <SPI_Eth_RT>
	SPI_Eth_RT(cb_temp);	// Send Control Byte
 8000370:	7bfb      	ldrb	r3, [r7, #15]
 8000372:	4618      	mov	r0, r3
 8000374:	f7ff ff8c 	bl	8000290 <SPI_Eth_RT>
	dat = SPI_Eth_RT(0x00);		// Send garbage data to read the Common Register
 8000378:	2000      	movs	r0, #0
 800037a:	f7ff ff89 	bl	8000290 <SPI_Eth_RT>
 800037e:	4603      	mov	r3, r0
 8000380:	73bb      	strb	r3, [r7, #14]
	SPI_Eth_SS(OFF);
 8000382:	2000      	movs	r0, #0
 8000384:	f7ff ff64 	bl	8000250 <SPI_Eth_SS>
	return dat;
 8000388:	7bbb      	ldrb	r3, [r7, #14]
}
 800038a:	4618      	mov	r0, r3
 800038c:	3710      	adds	r7, #16
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
	...

08000394 <main>:




int main(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0

	SystemRegisterCFG();
 800039a:	f7ff ff15 	bl	80001c8 <SystemRegisterCFG>
	uint8_t rx_dat;
	uint32_t i;
  while (1)
  {

	  rx_dat = SPI_W6100_RCR(0x0000);
 800039e:	2000      	movs	r0, #0
 80003a0:	f7ff ff98 	bl	80002d4 <SPI_W6100_RCR>
 80003a4:	4603      	mov	r3, r0
 80003a6:	70fb      	strb	r3, [r7, #3]
	  GPIOC->ODR ^= GPIO_ODR_OD8;
 80003a8:	4b1e      	ldr	r3, [pc, #120]	; (8000424 <main+0x90>)
 80003aa:	695b      	ldr	r3, [r3, #20]
 80003ac:	4a1d      	ldr	r2, [pc, #116]	; (8000424 <main+0x90>)
 80003ae:	f483 7380 	eor.w	r3, r3, #256	; 0x100
 80003b2:	6153      	str	r3, [r2, #20]
	  for (i=0; i<1000000; i++);
 80003b4:	2300      	movs	r3, #0
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	e002      	b.n	80003c0 <main+0x2c>
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	3301      	adds	r3, #1
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	4a19      	ldr	r2, [pc, #100]	; (8000428 <main+0x94>)
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d9f8      	bls.n	80003ba <main+0x26>
	  rx_dat = SPI_W6100_RCR(0x3000);
 80003c8:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80003cc:	f7ff ff82 	bl	80002d4 <SPI_W6100_RCR>
 80003d0:	4603      	mov	r3, r0
 80003d2:	70fb      	strb	r3, [r7, #3]
	  GPIOC->ODR ^= GPIO_ODR_OD8;
 80003d4:	4b13      	ldr	r3, [pc, #76]	; (8000424 <main+0x90>)
 80003d6:	695b      	ldr	r3, [r3, #20]
 80003d8:	4a12      	ldr	r2, [pc, #72]	; (8000424 <main+0x90>)
 80003da:	f483 7380 	eor.w	r3, r3, #256	; 0x100
 80003de:	6153      	str	r3, [r2, #20]
	  for (i=0; i<1000000; i++);
 80003e0:	2300      	movs	r3, #0
 80003e2:	607b      	str	r3, [r7, #4]
 80003e4:	e002      	b.n	80003ec <main+0x58>
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	3301      	adds	r3, #1
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	4a0e      	ldr	r2, [pc, #56]	; (8000428 <main+0x94>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d9f8      	bls.n	80003e6 <main+0x52>
	  rx_dat = SPI_W6100_RSOCK(0x0024, 0, REG);		// Read the 0x0024 register value of Socket 0
 80003f4:	2201      	movs	r2, #1
 80003f6:	2100      	movs	r1, #0
 80003f8:	2024      	movs	r0, #36	; 0x24
 80003fa:	f7ff ff8f 	bl	800031c <SPI_W6100_RSOCK>
 80003fe:	4603      	mov	r3, r0
 8000400:	70fb      	strb	r3, [r7, #3]
	  GPIOC->ODR ^= GPIO_ODR_OD8;
 8000402:	4b08      	ldr	r3, [pc, #32]	; (8000424 <main+0x90>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	4a07      	ldr	r2, [pc, #28]	; (8000424 <main+0x90>)
 8000408:	f483 7380 	eor.w	r3, r3, #256	; 0x100
 800040c:	6153      	str	r3, [r2, #20]
	  for (i=0; i<1000000; i++);
 800040e:	2300      	movs	r3, #0
 8000410:	607b      	str	r3, [r7, #4]
 8000412:	e002      	b.n	800041a <main+0x86>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	3301      	adds	r3, #1
 8000418:	607b      	str	r3, [r7, #4]
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	4a02      	ldr	r2, [pc, #8]	; (8000428 <main+0x94>)
 800041e:	4293      	cmp	r3, r2
 8000420:	d9f8      	bls.n	8000414 <main+0x80>
	  rx_dat = SPI_W6100_RCR(0x0000);
 8000422:	e7bc      	b.n	800039e <main+0xa>
 8000424:	40020800 	.word	0x40020800
 8000428:	000f423f 	.word	0x000f423f

0800042c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000430:	4b08      	ldr	r3, [pc, #32]	; (8000454 <SystemInit+0x28>)
 8000432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000436:	4a07      	ldr	r2, [pc, #28]	; (8000454 <SystemInit+0x28>)
 8000438:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800043c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000440:	4b04      	ldr	r3, [pc, #16]	; (8000454 <SystemInit+0x28>)
 8000442:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000446:	609a      	str	r2, [r3, #8]
#endif
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	e000ed00 	.word	0xe000ed00

08000458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000458:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000490 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800045c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800045e:	e003      	b.n	8000468 <LoopCopyDataInit>

08000460 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000460:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000462:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000464:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000466:	3104      	adds	r1, #4

08000468 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000468:	480b      	ldr	r0, [pc, #44]	; (8000498 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800046a:	4b0c      	ldr	r3, [pc, #48]	; (800049c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800046c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800046e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000470:	d3f6      	bcc.n	8000460 <CopyDataInit>
  ldr  r2, =_sbss
 8000472:	4a0b      	ldr	r2, [pc, #44]	; (80004a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000474:	e002      	b.n	800047c <LoopFillZerobss>

08000476 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000476:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000478:	f842 3b04 	str.w	r3, [r2], #4

0800047c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800047c:	4b09      	ldr	r3, [pc, #36]	; (80004a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800047e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000480:	d3f9      	bcc.n	8000476 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000482:	f7ff ffd3 	bl	800042c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000486:	f000 f811 	bl	80004ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800048a:	f7ff ff83 	bl	8000394 <main>
  bx  lr    
 800048e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000490:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000494:	08000514 	.word	0x08000514
  ldr  r0, =_sdata
 8000498:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800049c:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80004a0:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80004a4:	2000001c 	.word	0x2000001c

080004a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004a8:	e7fe      	b.n	80004a8 <ADC_IRQHandler>
	...

080004ac <__libc_init_array>:
 80004ac:	b570      	push	{r4, r5, r6, lr}
 80004ae:	4e0d      	ldr	r6, [pc, #52]	; (80004e4 <__libc_init_array+0x38>)
 80004b0:	4c0d      	ldr	r4, [pc, #52]	; (80004e8 <__libc_init_array+0x3c>)
 80004b2:	1ba4      	subs	r4, r4, r6
 80004b4:	10a4      	asrs	r4, r4, #2
 80004b6:	2500      	movs	r5, #0
 80004b8:	42a5      	cmp	r5, r4
 80004ba:	d109      	bne.n	80004d0 <__libc_init_array+0x24>
 80004bc:	4e0b      	ldr	r6, [pc, #44]	; (80004ec <__libc_init_array+0x40>)
 80004be:	4c0c      	ldr	r4, [pc, #48]	; (80004f0 <__libc_init_array+0x44>)
 80004c0:	f000 f818 	bl	80004f4 <_init>
 80004c4:	1ba4      	subs	r4, r4, r6
 80004c6:	10a4      	asrs	r4, r4, #2
 80004c8:	2500      	movs	r5, #0
 80004ca:	42a5      	cmp	r5, r4
 80004cc:	d105      	bne.n	80004da <__libc_init_array+0x2e>
 80004ce:	bd70      	pop	{r4, r5, r6, pc}
 80004d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004d4:	4798      	blx	r3
 80004d6:	3501      	adds	r5, #1
 80004d8:	e7ee      	b.n	80004b8 <__libc_init_array+0xc>
 80004da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004de:	4798      	blx	r3
 80004e0:	3501      	adds	r5, #1
 80004e2:	e7f2      	b.n	80004ca <__libc_init_array+0x1e>
 80004e4:	0800050c 	.word	0x0800050c
 80004e8:	0800050c 	.word	0x0800050c
 80004ec:	0800050c 	.word	0x0800050c
 80004f0:	08000510 	.word	0x08000510

080004f4 <_init>:
 80004f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f6:	bf00      	nop
 80004f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004fa:	bc08      	pop	{r3}
 80004fc:	469e      	mov	lr, r3
 80004fe:	4770      	bx	lr

08000500 <_fini>:
 8000500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000502:	bf00      	nop
 8000504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000506:	bc08      	pop	{r3}
 8000508:	469e      	mov	lr, r3
 800050a:	4770      	bx	lr
