
touch_screen_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a820  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000a820  2000a820  00012820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  2000a828  2000a828  00012828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001a0  2000ad48  2000ad48  00012d48  2**2
                  ALLOC
  4 .stack        00003000  2000aee8  2000aee8  00012d48  2**0
                  ALLOC
  5 .comment      00000158  00000000  00000000  00012d48  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000518  00000000  00000000  00012ea0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a98  00000000  00000000  000133b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000074d7  00000000  00000000  00013e50  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000d2b  00000000  00000000  0001b327  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002b4d  00000000  00000000  0001c052  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001de8  00000000  00000000  0001eba0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000242d  00000000  00000000  00020988  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001e22  00000000  00000000  00022db5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0003628c  00000000  00000000  00024bd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0005ae63  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000004f8  00000000  00000000  0005ae88  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20003135 	.word	0x20003135
2000006c:	20003161 	.word	0x20003161
20000070:	20003d91 	.word	0x20003d91
20000074:	20003dbd 	.word	0x20003dbd
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20003de9 	.word	0x20003de9
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000a828 	.word	0x2000a828
20000450:	2000a828 	.word	0x2000a828
20000454:	2000a828 	.word	0x2000a828
20000458:	2000ad48 	.word	0x2000ad48
2000045c:	00000000 	.word	0x00000000
20000460:	2000ad48 	.word	0x2000ad48
20000464:	2000aee8 	.word	0x2000aee8
20000468:	20004059 	.word	0x20004059
2000046c:	20001bc5 	.word	0x20001bc5

20000470 <__do_global_dtors_aux>:
20000470:	f64a 5348 	movw	r3, #44360	; 0xad48
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64a 0028 	movw	r0, #43048	; 0xa828
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <writeLine>:
#define _swap_int16_t(a, b) { int16_t t = a; a = b; b = t; }
#endif


// Bresenham's algorithm - thx wikpedia
void writeLine(struct Print * print, int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) {
200004a0:	b580      	push	{r7, lr}
200004a2:	b08a      	sub	sp, #40	; 0x28
200004a4:	af00      	add	r7, sp, #0
200004a6:	60f8      	str	r0, [r7, #12]
200004a8:	8179      	strh	r1, [r7, #10]
200004aa:	813a      	strh	r2, [r7, #8]
200004ac:	80fb      	strh	r3, [r7, #6]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
200004ae:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
200004b2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
200004b6:	ebc3 0302 	rsb	r3, r3, r2
200004ba:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
200004be:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
200004c2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
200004c6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
200004ca:	ebc3 0301 	rsb	r3, r3, r1
200004ce:	2b00      	cmp	r3, #0
200004d0:	bfb8      	it	lt
200004d2:	425b      	neglt	r3, r3
200004d4:	429a      	cmp	r2, r3
200004d6:	bfd4      	ite	le
200004d8:	2300      	movle	r3, #0
200004da:	2301      	movgt	r3, #1
200004dc:	82fb      	strh	r3, [r7, #22]
    if (steep) {
200004de:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
200004e2:	2b00      	cmp	r3, #0
200004e4:	d00b      	beq.n	200004fe <writeLine+0x5e>
        _swap_int16_t(x0, y0);
200004e6:	897b      	ldrh	r3, [r7, #10]
200004e8:	843b      	strh	r3, [r7, #32]
200004ea:	893b      	ldrh	r3, [r7, #8]
200004ec:	817b      	strh	r3, [r7, #10]
200004ee:	8c3b      	ldrh	r3, [r7, #32]
200004f0:	813b      	strh	r3, [r7, #8]
        _swap_int16_t(x1, y1);
200004f2:	88fb      	ldrh	r3, [r7, #6]
200004f4:	847b      	strh	r3, [r7, #34]	; 0x22
200004f6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
200004f8:	80fb      	strh	r3, [r7, #6]
200004fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
200004fc:	863b      	strh	r3, [r7, #48]	; 0x30
    }

    if (x0 > x1) {
200004fe:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20000502:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000506:	429a      	cmp	r2, r3
20000508:	dd0b      	ble.n	20000522 <writeLine+0x82>
        _swap_int16_t(x0, x1);
2000050a:	897b      	ldrh	r3, [r7, #10]
2000050c:	84bb      	strh	r3, [r7, #36]	; 0x24
2000050e:	88fb      	ldrh	r3, [r7, #6]
20000510:	817b      	strh	r3, [r7, #10]
20000512:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20000514:	80fb      	strh	r3, [r7, #6]
        _swap_int16_t(y0, y1);
20000516:	893b      	ldrh	r3, [r7, #8]
20000518:	84fb      	strh	r3, [r7, #38]	; 0x26
2000051a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
2000051c:	813b      	strh	r3, [r7, #8]
2000051e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20000520:	863b      	strh	r3, [r7, #48]	; 0x30
    }

    int16_t dx, dy;
    dx = x1 - x0;
20000522:	88fa      	ldrh	r2, [r7, #6]
20000524:	897b      	ldrh	r3, [r7, #10]
20000526:	ebc3 0302 	rsb	r3, r3, r2
2000052a:	b29b      	uxth	r3, r3
2000052c:	833b      	strh	r3, [r7, #24]
    dy = abs(y1 - y0);
2000052e:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
20000532:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
20000536:	ebc3 0302 	rsb	r3, r3, r2
2000053a:	2b00      	cmp	r3, #0
2000053c:	bfb8      	it	lt
2000053e:	425b      	neglt	r3, r3
20000540:	837b      	strh	r3, [r7, #26]

    int16_t err = dx / 2;
20000542:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
20000546:	ea4f 72d3 	mov.w	r2, r3, lsr #31
2000054a:	4413      	add	r3, r2
2000054c:	ea4f 0363 	mov.w	r3, r3, asr #1
20000550:	83bb      	strh	r3, [r7, #28]
    int16_t ystep;

    if (y0 < y1) {
20000552:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000556:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
2000055a:	429a      	cmp	r2, r3
2000055c:	da03      	bge.n	20000566 <writeLine+0xc6>
        ystep = 1;
2000055e:	f04f 0301 	mov.w	r3, #1
20000562:	83fb      	strh	r3, [r7, #30]
    } else {
        ystep = -1;
    }

    for (; x0<=x1; x0++) {
20000564:	e030      	b.n	200005c8 <writeLine+0x128>
    int16_t ystep;

    if (y0 < y1) {
        ystep = 1;
    } else {
        ystep = -1;
20000566:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000056a:	83fb      	strh	r3, [r7, #30]
    }

    for (; x0<=x1; x0++) {
2000056c:	e02c      	b.n	200005c8 <writeLine+0x128>
        if (steep) {
2000056e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
20000572:	2b00      	cmp	r3, #0
20000574:	d008      	beq.n	20000588 <writeLine+0xe8>
        	writePixelCoordinates(print, y0, x0, color);
20000576:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
2000057a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
2000057e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
20000580:	68f8      	ldr	r0, [r7, #12]
20000582:	f001 f9a3 	bl	200018cc <writePixelCoordinates>
20000586:	e01b      	b.n	200005c0 <writeLine+0x120>
        } else {
        	writePixelCoordinates(print, x0, y0, color);
20000588:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
2000058c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000590:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
20000592:	68f8      	ldr	r0, [r7, #12]
20000594:	f001 f99a 	bl	200018cc <writePixelCoordinates>
        err -= dy;
20000598:	8bba      	ldrh	r2, [r7, #28]
2000059a:	8b7b      	ldrh	r3, [r7, #26]
2000059c:	ebc3 0302 	rsb	r3, r3, r2
200005a0:	b29b      	uxth	r3, r3
200005a2:	83bb      	strh	r3, [r7, #28]
        if (err < 0) {
200005a4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
200005a8:	2b00      	cmp	r3, #0
200005aa:	da09      	bge.n	200005c0 <writeLine+0x120>
            y0 += ystep;
200005ac:	893a      	ldrh	r2, [r7, #8]
200005ae:	8bfb      	ldrh	r3, [r7, #30]
200005b0:	4413      	add	r3, r2
200005b2:	b29b      	uxth	r3, r3
200005b4:	813b      	strh	r3, [r7, #8]
            err += dx;
200005b6:	8bba      	ldrh	r2, [r7, #28]
200005b8:	8b3b      	ldrh	r3, [r7, #24]
200005ba:	4413      	add	r3, r2
200005bc:	b29b      	uxth	r3, r3
200005be:	83bb      	strh	r3, [r7, #28]
        ystep = 1;
    } else {
        ystep = -1;
    }

    for (; x0<=x1; x0++) {
200005c0:	897b      	ldrh	r3, [r7, #10]
200005c2:	f103 0301 	add.w	r3, r3, #1
200005c6:	817b      	strh	r3, [r7, #10]
200005c8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
200005cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
200005d0:	429a      	cmp	r2, r3
200005d2:	ddcc      	ble.n	2000056e <writeLine+0xce>
            y0 += ystep;
            err += dx;
        }
        }
    }
}
200005d4:	f107 0728 	add.w	r7, r7, #40	; 0x28
200005d8:	46bd      	mov	sp, r7
200005da:	bd80      	pop	{r7, pc}

200005dc <fillScreen>:
//        writeFastVLine(i, y, h, color);
//    }
//
//}

void fillScreen(struct Print * print, uint16_t color) {
200005dc:	b580      	push	{r7, lr}
200005de:	b084      	sub	sp, #16
200005e0:	af02      	add	r7, sp, #8
200005e2:	6078      	str	r0, [r7, #4]
200005e4:	460b      	mov	r3, r1
200005e6:	807b      	strh	r3, [r7, #2]
    // Update in subclasses if desired!
    fillRect(print, 0, 0, print->width, print->height, color);
200005e8:	687b      	ldr	r3, [r7, #4]
200005ea:	889b      	ldrh	r3, [r3, #4]
200005ec:	687a      	ldr	r2, [r7, #4]
200005ee:	88d2      	ldrh	r2, [r2, #6]
200005f0:	b21b      	sxth	r3, r3
200005f2:	b212      	sxth	r2, r2
200005f4:	9200      	str	r2, [sp, #0]
200005f6:	887a      	ldrh	r2, [r7, #2]
200005f8:	9201      	str	r2, [sp, #4]
200005fa:	6878      	ldr	r0, [r7, #4]
200005fc:	f04f 0100 	mov.w	r1, #0
20000600:	f04f 0200 	mov.w	r2, #0
20000604:	f001 fac4 	bl	20001b90 <fillRect>
}
20000608:	f107 0708 	add.w	r7, r7, #8
2000060c:	46bd      	mov	sp, r7
2000060e:	bd80      	pop	{r7, pc}

20000610 <drawLine>:

void drawLine(struct Print * print, int16_t x0, int16_t y0, int16_t x1, int16_t y1,
        uint16_t color) {
20000610:	b580      	push	{r7, lr}
20000612:	b088      	sub	sp, #32
20000614:	af02      	add	r7, sp, #8
20000616:	60f8      	str	r0, [r7, #12]
20000618:	8179      	strh	r1, [r7, #10]
2000061a:	813a      	strh	r2, [r7, #8]
2000061c:	80fb      	strh	r3, [r7, #6]
    // Update in subclasses if desired!
    if(x0 == x1){
2000061e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20000622:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000626:	429a      	cmp	r2, r3
20000628:	d11e      	bne.n	20000668 <drawLine+0x58>
        if(y0 > y1) _swap_int16_t(y0, y1);
2000062a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
2000062e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
20000632:	429a      	cmp	r2, r3
20000634:	dd05      	ble.n	20000642 <drawLine+0x32>
20000636:	893b      	ldrh	r3, [r7, #8]
20000638:	82bb      	strh	r3, [r7, #20]
2000063a:	8c3b      	ldrh	r3, [r7, #32]
2000063c:	813b      	strh	r3, [r7, #8]
2000063e:	8abb      	ldrh	r3, [r7, #20]
20000640:	843b      	strh	r3, [r7, #32]
        drawFastVLine(print, x0, y0, y1 - y0 + 1, color);
20000642:	8c3a      	ldrh	r2, [r7, #32]
20000644:	893b      	ldrh	r3, [r7, #8]
20000646:	ebc3 0302 	rsb	r3, r3, r2
2000064a:	b29b      	uxth	r3, r3
2000064c:	f103 0301 	add.w	r3, r3, #1
20000650:	b29b      	uxth	r3, r3
20000652:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000656:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
2000065a:	b21b      	sxth	r3, r3
2000065c:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
2000065e:	9000      	str	r0, [sp, #0]
20000660:	68f8      	ldr	r0, [r7, #12]
20000662:	f001 fa69 	bl	20001b38 <drawFastVLine>
20000666:	e032      	b.n	200006ce <drawLine+0xbe>
    } else if(y0 == y1){
20000668:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
2000066c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
20000670:	429a      	cmp	r2, r3
20000672:	d11e      	bne.n	200006b2 <drawLine+0xa2>
        if(x0 > x1) _swap_int16_t(x0, x1);
20000674:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20000678:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
2000067c:	429a      	cmp	r2, r3
2000067e:	dd05      	ble.n	2000068c <drawLine+0x7c>
20000680:	897b      	ldrh	r3, [r7, #10]
20000682:	82fb      	strh	r3, [r7, #22]
20000684:	88fb      	ldrh	r3, [r7, #6]
20000686:	817b      	strh	r3, [r7, #10]
20000688:	8afb      	ldrh	r3, [r7, #22]
2000068a:	80fb      	strh	r3, [r7, #6]
        drawFastHLine(print, x0, y0, x1 - x0 + 1, color);
2000068c:	88fa      	ldrh	r2, [r7, #6]
2000068e:	897b      	ldrh	r3, [r7, #10]
20000690:	ebc3 0302 	rsb	r3, r3, r2
20000694:	b29b      	uxth	r3, r3
20000696:	f103 0301 	add.w	r3, r3, #1
2000069a:	b29b      	uxth	r3, r3
2000069c:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
200006a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200006a4:	b21b      	sxth	r3, r3
200006a6:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
200006a8:	9000      	str	r0, [sp, #0]
200006aa:	68f8      	ldr	r0, [r7, #12]
200006ac:	f001 fa5a 	bl	20001b64 <drawFastHLine>
200006b0:	e00d      	b.n	200006ce <drawLine+0xbe>
    } else {

        writeLine(print, x0, y0, x1, y1, color);
200006b2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
200006b6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200006ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
200006be:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
200006c2:	9000      	str	r0, [sp, #0]
200006c4:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
200006c6:	9001      	str	r0, [sp, #4]
200006c8:	68f8      	ldr	r0, [r7, #12]
200006ca:	f7ff fee9 	bl	200004a0 <writeLine>

    }
}
200006ce:	f107 0718 	add.w	r7, r7, #24
200006d2:	46bd      	mov	sp, r7
200006d4:	bd80      	pop	{r7, pc}
200006d6:	bf00      	nop

200006d8 <drawCircle>:


// Draw a circle outline
void drawCircle(struct Print * print, int16_t x0, int16_t y0, int16_t r,
        uint16_t color) {
200006d8:	b580      	push	{r7, lr}
200006da:	b088      	sub	sp, #32
200006dc:	af00      	add	r7, sp, #0
200006de:	60f8      	str	r0, [r7, #12]
200006e0:	8179      	strh	r1, [r7, #10]
200006e2:	813a      	strh	r2, [r7, #8]
200006e4:	80fb      	strh	r3, [r7, #6]
    int16_t f = 1 - r;
200006e6:	88fb      	ldrh	r3, [r7, #6]
200006e8:	f1c3 0301 	rsb	r3, r3, #1
200006ec:	b29b      	uxth	r3, r3
200006ee:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
200006f0:	f04f 0301 	mov.w	r3, #1
200006f4:	833b      	strh	r3, [r7, #24]
    int16_t ddF_y = -2 * r;
200006f6:	88fb      	ldrh	r3, [r7, #6]
200006f8:	461a      	mov	r2, r3
200006fa:	ea4f 32c2 	mov.w	r2, r2, lsl #15
200006fe:	ebc3 0302 	rsb	r3, r3, r2
20000702:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000706:	b29b      	uxth	r3, r3
20000708:	837b      	strh	r3, [r7, #26]
    int16_t x = 0;
2000070a:	f04f 0300 	mov.w	r3, #0
2000070e:	83bb      	strh	r3, [r7, #28]
    int16_t y = r;
20000710:	88fb      	ldrh	r3, [r7, #6]
20000712:	83fb      	strh	r3, [r7, #30]


    writePixelCoordinates(print,x0  , y0+r, color);
20000714:	893a      	ldrh	r2, [r7, #8]
20000716:	88fb      	ldrh	r3, [r7, #6]
20000718:	4413      	add	r3, r2
2000071a:	b29b      	uxth	r3, r3
2000071c:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000720:	b21a      	sxth	r2, r3
20000722:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
20000724:	68f8      	ldr	r0, [r7, #12]
20000726:	f001 f8d1 	bl	200018cc <writePixelCoordinates>
    writePixelCoordinates(print,x0  , y0-r, color);
2000072a:	893a      	ldrh	r2, [r7, #8]
2000072c:	88fb      	ldrh	r3, [r7, #6]
2000072e:	ebc3 0302 	rsb	r3, r3, r2
20000732:	b29b      	uxth	r3, r3
20000734:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000738:	b21a      	sxth	r2, r3
2000073a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
2000073c:	68f8      	ldr	r0, [r7, #12]
2000073e:	f001 f8c5 	bl	200018cc <writePixelCoordinates>
    writePixelCoordinates(print, x0+r, y0  , color);
20000742:	897a      	ldrh	r2, [r7, #10]
20000744:	88fb      	ldrh	r3, [r7, #6]
20000746:	4413      	add	r3, r2
20000748:	b29b      	uxth	r3, r3
2000074a:	b219      	sxth	r1, r3
2000074c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000750:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
20000752:	68f8      	ldr	r0, [r7, #12]
20000754:	f001 f8ba 	bl	200018cc <writePixelCoordinates>
    writePixelCoordinates(print, x0-r, y0  , color);
20000758:	897a      	ldrh	r2, [r7, #10]
2000075a:	88fb      	ldrh	r3, [r7, #6]
2000075c:	ebc3 0302 	rsb	r3, r3, r2
20000760:	b29b      	uxth	r3, r3
20000762:	b219      	sxth	r1, r3
20000764:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000768:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
2000076a:	68f8      	ldr	r0, [r7, #12]
2000076c:	f001 f8ae 	bl	200018cc <writePixelCoordinates>

    while (x<y) {
20000770:	e09f      	b.n	200008b2 <drawCircle+0x1da>
        if (f >= 0) {
20000772:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
20000776:	2b00      	cmp	r3, #0
20000778:	db0d      	blt.n	20000796 <drawCircle+0xbe>
            y--;
2000077a:	8bfb      	ldrh	r3, [r7, #30]
2000077c:	f103 33ff 	add.w	r3, r3, #4294967295
20000780:	83fb      	strh	r3, [r7, #30]
            ddF_y += 2;
20000782:	8b7b      	ldrh	r3, [r7, #26]
20000784:	f103 0302 	add.w	r3, r3, #2
20000788:	b29b      	uxth	r3, r3
2000078a:	837b      	strh	r3, [r7, #26]
            f += ddF_y;
2000078c:	8afa      	ldrh	r2, [r7, #22]
2000078e:	8b7b      	ldrh	r3, [r7, #26]
20000790:	4413      	add	r3, r2
20000792:	b29b      	uxth	r3, r3
20000794:	82fb      	strh	r3, [r7, #22]
        }
        x++;
20000796:	8bbb      	ldrh	r3, [r7, #28]
20000798:	f103 0301 	add.w	r3, r3, #1
2000079c:	83bb      	strh	r3, [r7, #28]
        ddF_x += 2;
2000079e:	8b3b      	ldrh	r3, [r7, #24]
200007a0:	f103 0302 	add.w	r3, r3, #2
200007a4:	b29b      	uxth	r3, r3
200007a6:	833b      	strh	r3, [r7, #24]
        f += ddF_x;
200007a8:	8afa      	ldrh	r2, [r7, #22]
200007aa:	8b3b      	ldrh	r3, [r7, #24]
200007ac:	4413      	add	r3, r2
200007ae:	b29b      	uxth	r3, r3
200007b0:	82fb      	strh	r3, [r7, #22]

        writePixelCoordinates(print,x0 + x, y0 + y, color);
200007b2:	897a      	ldrh	r2, [r7, #10]
200007b4:	8bbb      	ldrh	r3, [r7, #28]
200007b6:	4413      	add	r3, r2
200007b8:	b29b      	uxth	r3, r3
200007ba:	461a      	mov	r2, r3
200007bc:	8939      	ldrh	r1, [r7, #8]
200007be:	8bfb      	ldrh	r3, [r7, #30]
200007c0:	440b      	add	r3, r1
200007c2:	b29b      	uxth	r3, r3
200007c4:	b211      	sxth	r1, r2
200007c6:	b21a      	sxth	r2, r3
200007c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
200007ca:	68f8      	ldr	r0, [r7, #12]
200007cc:	f001 f87e 	bl	200018cc <writePixelCoordinates>
        writePixelCoordinates(print,x0 - x, y0 + y, color);
200007d0:	897a      	ldrh	r2, [r7, #10]
200007d2:	8bbb      	ldrh	r3, [r7, #28]
200007d4:	ebc3 0302 	rsb	r3, r3, r2
200007d8:	b29b      	uxth	r3, r3
200007da:	461a      	mov	r2, r3
200007dc:	8939      	ldrh	r1, [r7, #8]
200007de:	8bfb      	ldrh	r3, [r7, #30]
200007e0:	440b      	add	r3, r1
200007e2:	b29b      	uxth	r3, r3
200007e4:	b211      	sxth	r1, r2
200007e6:	b21a      	sxth	r2, r3
200007e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
200007ea:	68f8      	ldr	r0, [r7, #12]
200007ec:	f001 f86e 	bl	200018cc <writePixelCoordinates>
        writePixelCoordinates(print,x0 + x, y0 - y, color);
200007f0:	897a      	ldrh	r2, [r7, #10]
200007f2:	8bbb      	ldrh	r3, [r7, #28]
200007f4:	4413      	add	r3, r2
200007f6:	b29b      	uxth	r3, r3
200007f8:	461a      	mov	r2, r3
200007fa:	8939      	ldrh	r1, [r7, #8]
200007fc:	8bfb      	ldrh	r3, [r7, #30]
200007fe:	ebc3 0301 	rsb	r3, r3, r1
20000802:	b29b      	uxth	r3, r3
20000804:	b211      	sxth	r1, r2
20000806:	b21a      	sxth	r2, r3
20000808:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
2000080a:	68f8      	ldr	r0, [r7, #12]
2000080c:	f001 f85e 	bl	200018cc <writePixelCoordinates>
        writePixelCoordinates(print, x0 - x, y0 - y, color);
20000810:	897a      	ldrh	r2, [r7, #10]
20000812:	8bbb      	ldrh	r3, [r7, #28]
20000814:	ebc3 0302 	rsb	r3, r3, r2
20000818:	b29b      	uxth	r3, r3
2000081a:	461a      	mov	r2, r3
2000081c:	8939      	ldrh	r1, [r7, #8]
2000081e:	8bfb      	ldrh	r3, [r7, #30]
20000820:	ebc3 0301 	rsb	r3, r3, r1
20000824:	b29b      	uxth	r3, r3
20000826:	b211      	sxth	r1, r2
20000828:	b21a      	sxth	r2, r3
2000082a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
2000082c:	68f8      	ldr	r0, [r7, #12]
2000082e:	f001 f84d 	bl	200018cc <writePixelCoordinates>
        writePixelCoordinates(print,x0 + y, y0 + x, color);
20000832:	897a      	ldrh	r2, [r7, #10]
20000834:	8bfb      	ldrh	r3, [r7, #30]
20000836:	4413      	add	r3, r2
20000838:	b29b      	uxth	r3, r3
2000083a:	461a      	mov	r2, r3
2000083c:	8939      	ldrh	r1, [r7, #8]
2000083e:	8bbb      	ldrh	r3, [r7, #28]
20000840:	440b      	add	r3, r1
20000842:	b29b      	uxth	r3, r3
20000844:	b211      	sxth	r1, r2
20000846:	b21a      	sxth	r2, r3
20000848:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
2000084a:	68f8      	ldr	r0, [r7, #12]
2000084c:	f001 f83e 	bl	200018cc <writePixelCoordinates>
        writePixelCoordinates(print,x0 - y, y0 + x, color);
20000850:	897a      	ldrh	r2, [r7, #10]
20000852:	8bfb      	ldrh	r3, [r7, #30]
20000854:	ebc3 0302 	rsb	r3, r3, r2
20000858:	b29b      	uxth	r3, r3
2000085a:	461a      	mov	r2, r3
2000085c:	8939      	ldrh	r1, [r7, #8]
2000085e:	8bbb      	ldrh	r3, [r7, #28]
20000860:	440b      	add	r3, r1
20000862:	b29b      	uxth	r3, r3
20000864:	b211      	sxth	r1, r2
20000866:	b21a      	sxth	r2, r3
20000868:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
2000086a:	68f8      	ldr	r0, [r7, #12]
2000086c:	f001 f82e 	bl	200018cc <writePixelCoordinates>
        writePixelCoordinates(print,x0 + y, y0 - x, color);
20000870:	897a      	ldrh	r2, [r7, #10]
20000872:	8bfb      	ldrh	r3, [r7, #30]
20000874:	4413      	add	r3, r2
20000876:	b29b      	uxth	r3, r3
20000878:	461a      	mov	r2, r3
2000087a:	8939      	ldrh	r1, [r7, #8]
2000087c:	8bbb      	ldrh	r3, [r7, #28]
2000087e:	ebc3 0301 	rsb	r3, r3, r1
20000882:	b29b      	uxth	r3, r3
20000884:	b211      	sxth	r1, r2
20000886:	b21a      	sxth	r2, r3
20000888:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
2000088a:	68f8      	ldr	r0, [r7, #12]
2000088c:	f001 f81e 	bl	200018cc <writePixelCoordinates>
        writePixelCoordinates(print, x0 - y, y0 - x, color);
20000890:	897a      	ldrh	r2, [r7, #10]
20000892:	8bfb      	ldrh	r3, [r7, #30]
20000894:	ebc3 0302 	rsb	r3, r3, r2
20000898:	b29b      	uxth	r3, r3
2000089a:	461a      	mov	r2, r3
2000089c:	8939      	ldrh	r1, [r7, #8]
2000089e:	8bbb      	ldrh	r3, [r7, #28]
200008a0:	ebc3 0301 	rsb	r3, r3, r1
200008a4:	b29b      	uxth	r3, r3
200008a6:	b211      	sxth	r1, r2
200008a8:	b21a      	sxth	r2, r3
200008aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
200008ac:	68f8      	ldr	r0, [r7, #12]
200008ae:	f001 f80d 	bl	200018cc <writePixelCoordinates>
    writePixelCoordinates(print,x0  , y0+r, color);
    writePixelCoordinates(print,x0  , y0-r, color);
    writePixelCoordinates(print, x0+r, y0  , color);
    writePixelCoordinates(print, x0-r, y0  , color);

    while (x<y) {
200008b2:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
200008b6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
200008ba:	429a      	cmp	r2, r3
200008bc:	f6ff af59 	blt.w	20000772 <drawCircle+0x9a>
        writePixelCoordinates(print,x0 - y, y0 + x, color);
        writePixelCoordinates(print,x0 + y, y0 - x, color);
        writePixelCoordinates(print, x0 - y, y0 - x, color);
    }

}
200008c0:	f107 0720 	add.w	r7, r7, #32
200008c4:	46bd      	mov	sp, r7
200008c6:	bd80      	pop	{r7, pc}

200008c8 <drawCircleHelper>:

void drawCircleHelper(struct Print * print, int16_t x0, int16_t y0,
        int16_t r, uint8_t cornername, uint16_t color) {
200008c8:	b580      	push	{r7, lr}
200008ca:	b088      	sub	sp, #32
200008cc:	af00      	add	r7, sp, #0
200008ce:	60f8      	str	r0, [r7, #12]
200008d0:	8179      	strh	r1, [r7, #10]
200008d2:	813a      	strh	r2, [r7, #8]
200008d4:	80fb      	strh	r3, [r7, #6]
    int16_t f     = 1 - r;
200008d6:	88fb      	ldrh	r3, [r7, #6]
200008d8:	f1c3 0301 	rsb	r3, r3, #1
200008dc:	b29b      	uxth	r3, r3
200008de:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
200008e0:	f04f 0301 	mov.w	r3, #1
200008e4:	833b      	strh	r3, [r7, #24]
    int16_t ddF_y = -2 * r;
200008e6:	88fb      	ldrh	r3, [r7, #6]
200008e8:	461a      	mov	r2, r3
200008ea:	ea4f 32c2 	mov.w	r2, r2, lsl #15
200008ee:	ebc3 0302 	rsb	r3, r3, r2
200008f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
200008f6:	b29b      	uxth	r3, r3
200008f8:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
200008fa:	f04f 0300 	mov.w	r3, #0
200008fe:	83bb      	strh	r3, [r7, #28]
    int16_t y     = r;
20000900:	88fb      	ldrh	r3, [r7, #6]
20000902:	83fb      	strh	r3, [r7, #30]

    while (x<y) {
20000904:	e0b8      	b.n	20000a78 <drawCircleHelper+0x1b0>
        if (f >= 0) {
20000906:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
2000090a:	2b00      	cmp	r3, #0
2000090c:	db0d      	blt.n	2000092a <drawCircleHelper+0x62>
            y--;
2000090e:	8bfb      	ldrh	r3, [r7, #30]
20000910:	f103 33ff 	add.w	r3, r3, #4294967295
20000914:	83fb      	strh	r3, [r7, #30]
            ddF_y += 2;
20000916:	8b7b      	ldrh	r3, [r7, #26]
20000918:	f103 0302 	add.w	r3, r3, #2
2000091c:	b29b      	uxth	r3, r3
2000091e:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
20000920:	8afa      	ldrh	r2, [r7, #22]
20000922:	8b7b      	ldrh	r3, [r7, #26]
20000924:	4413      	add	r3, r2
20000926:	b29b      	uxth	r3, r3
20000928:	82fb      	strh	r3, [r7, #22]
        }
        x++;
2000092a:	8bbb      	ldrh	r3, [r7, #28]
2000092c:	f103 0301 	add.w	r3, r3, #1
20000930:	83bb      	strh	r3, [r7, #28]
        ddF_x += 2;
20000932:	8b3b      	ldrh	r3, [r7, #24]
20000934:	f103 0302 	add.w	r3, r3, #2
20000938:	b29b      	uxth	r3, r3
2000093a:	833b      	strh	r3, [r7, #24]
        f     += ddF_x;
2000093c:	8afa      	ldrh	r2, [r7, #22]
2000093e:	8b3b      	ldrh	r3, [r7, #24]
20000940:	4413      	add	r3, r2
20000942:	b29b      	uxth	r3, r3
20000944:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
20000946:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
2000094a:	f003 0304 	and.w	r3, r3, #4
2000094e:	2b00      	cmp	r3, #0
20000950:	d01d      	beq.n	2000098e <drawCircleHelper+0xc6>
        	writePixelCoordinates(print, x0 + x, y0 + y, color);
20000952:	897a      	ldrh	r2, [r7, #10]
20000954:	8bbb      	ldrh	r3, [r7, #28]
20000956:	4413      	add	r3, r2
20000958:	b29b      	uxth	r3, r3
2000095a:	461a      	mov	r2, r3
2000095c:	8939      	ldrh	r1, [r7, #8]
2000095e:	8bfb      	ldrh	r3, [r7, #30]
20000960:	440b      	add	r3, r1
20000962:	b29b      	uxth	r3, r3
20000964:	b211      	sxth	r1, r2
20000966:	b21a      	sxth	r2, r3
20000968:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
2000096a:	68f8      	ldr	r0, [r7, #12]
2000096c:	f000 ffae 	bl	200018cc <writePixelCoordinates>
        	writePixelCoordinates(print, x0 + y, y0 + x, color);
20000970:	897a      	ldrh	r2, [r7, #10]
20000972:	8bfb      	ldrh	r3, [r7, #30]
20000974:	4413      	add	r3, r2
20000976:	b29b      	uxth	r3, r3
20000978:	461a      	mov	r2, r3
2000097a:	8939      	ldrh	r1, [r7, #8]
2000097c:	8bbb      	ldrh	r3, [r7, #28]
2000097e:	440b      	add	r3, r1
20000980:	b29b      	uxth	r3, r3
20000982:	b211      	sxth	r1, r2
20000984:	b21a      	sxth	r2, r3
20000986:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000988:	68f8      	ldr	r0, [r7, #12]
2000098a:	f000 ff9f 	bl	200018cc <writePixelCoordinates>
        }
        if (cornername & 0x2) {
2000098e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000992:	f003 0302 	and.w	r3, r3, #2
20000996:	2b00      	cmp	r3, #0
20000998:	d01f      	beq.n	200009da <drawCircleHelper+0x112>
        	writePixelCoordinates(print, x0 + x, y0 - y, color);
2000099a:	897a      	ldrh	r2, [r7, #10]
2000099c:	8bbb      	ldrh	r3, [r7, #28]
2000099e:	4413      	add	r3, r2
200009a0:	b29b      	uxth	r3, r3
200009a2:	461a      	mov	r2, r3
200009a4:	8939      	ldrh	r1, [r7, #8]
200009a6:	8bfb      	ldrh	r3, [r7, #30]
200009a8:	ebc3 0301 	rsb	r3, r3, r1
200009ac:	b29b      	uxth	r3, r3
200009ae:	b211      	sxth	r1, r2
200009b0:	b21a      	sxth	r2, r3
200009b2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
200009b4:	68f8      	ldr	r0, [r7, #12]
200009b6:	f000 ff89 	bl	200018cc <writePixelCoordinates>
        	writePixelCoordinates(print, x0 + y, y0 - x, color);
200009ba:	897a      	ldrh	r2, [r7, #10]
200009bc:	8bfb      	ldrh	r3, [r7, #30]
200009be:	4413      	add	r3, r2
200009c0:	b29b      	uxth	r3, r3
200009c2:	461a      	mov	r2, r3
200009c4:	8939      	ldrh	r1, [r7, #8]
200009c6:	8bbb      	ldrh	r3, [r7, #28]
200009c8:	ebc3 0301 	rsb	r3, r3, r1
200009cc:	b29b      	uxth	r3, r3
200009ce:	b211      	sxth	r1, r2
200009d0:	b21a      	sxth	r2, r3
200009d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
200009d4:	68f8      	ldr	r0, [r7, #12]
200009d6:	f000 ff79 	bl	200018cc <writePixelCoordinates>
        }
        if (cornername & 0x8) {
200009da:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
200009de:	f003 0308 	and.w	r3, r3, #8
200009e2:	2b00      	cmp	r3, #0
200009e4:	d01f      	beq.n	20000a26 <drawCircleHelper+0x15e>
        	writePixelCoordinates(print, x0 - y, y0 + x, color);
200009e6:	897a      	ldrh	r2, [r7, #10]
200009e8:	8bfb      	ldrh	r3, [r7, #30]
200009ea:	ebc3 0302 	rsb	r3, r3, r2
200009ee:	b29b      	uxth	r3, r3
200009f0:	461a      	mov	r2, r3
200009f2:	8939      	ldrh	r1, [r7, #8]
200009f4:	8bbb      	ldrh	r3, [r7, #28]
200009f6:	440b      	add	r3, r1
200009f8:	b29b      	uxth	r3, r3
200009fa:	b211      	sxth	r1, r2
200009fc:	b21a      	sxth	r2, r3
200009fe:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000a00:	68f8      	ldr	r0, [r7, #12]
20000a02:	f000 ff63 	bl	200018cc <writePixelCoordinates>
        	writePixelCoordinates(print, x0 - x, y0 + y, color);
20000a06:	897a      	ldrh	r2, [r7, #10]
20000a08:	8bbb      	ldrh	r3, [r7, #28]
20000a0a:	ebc3 0302 	rsb	r3, r3, r2
20000a0e:	b29b      	uxth	r3, r3
20000a10:	461a      	mov	r2, r3
20000a12:	8939      	ldrh	r1, [r7, #8]
20000a14:	8bfb      	ldrh	r3, [r7, #30]
20000a16:	440b      	add	r3, r1
20000a18:	b29b      	uxth	r3, r3
20000a1a:	b211      	sxth	r1, r2
20000a1c:	b21a      	sxth	r2, r3
20000a1e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000a20:	68f8      	ldr	r0, [r7, #12]
20000a22:	f000 ff53 	bl	200018cc <writePixelCoordinates>
        }
        if (cornername & 0x1) {
20000a26:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000a2a:	f003 0301 	and.w	r3, r3, #1
20000a2e:	b2db      	uxtb	r3, r3
20000a30:	2b00      	cmp	r3, #0
20000a32:	d021      	beq.n	20000a78 <drawCircleHelper+0x1b0>
        	writePixelCoordinates(print, x0 - y, y0 - x, color);
20000a34:	897a      	ldrh	r2, [r7, #10]
20000a36:	8bfb      	ldrh	r3, [r7, #30]
20000a38:	ebc3 0302 	rsb	r3, r3, r2
20000a3c:	b29b      	uxth	r3, r3
20000a3e:	461a      	mov	r2, r3
20000a40:	8939      	ldrh	r1, [r7, #8]
20000a42:	8bbb      	ldrh	r3, [r7, #28]
20000a44:	ebc3 0301 	rsb	r3, r3, r1
20000a48:	b29b      	uxth	r3, r3
20000a4a:	b211      	sxth	r1, r2
20000a4c:	b21a      	sxth	r2, r3
20000a4e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000a50:	68f8      	ldr	r0, [r7, #12]
20000a52:	f000 ff3b 	bl	200018cc <writePixelCoordinates>
        	writePixelCoordinates(print, x0 - x, y0 - y, color);
20000a56:	897a      	ldrh	r2, [r7, #10]
20000a58:	8bbb      	ldrh	r3, [r7, #28]
20000a5a:	ebc3 0302 	rsb	r3, r3, r2
20000a5e:	b29b      	uxth	r3, r3
20000a60:	461a      	mov	r2, r3
20000a62:	8939      	ldrh	r1, [r7, #8]
20000a64:	8bfb      	ldrh	r3, [r7, #30]
20000a66:	ebc3 0301 	rsb	r3, r3, r1
20000a6a:	b29b      	uxth	r3, r3
20000a6c:	b211      	sxth	r1, r2
20000a6e:	b21a      	sxth	r2, r3
20000a70:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000a72:	68f8      	ldr	r0, [r7, #12]
20000a74:	f000 ff2a 	bl	200018cc <writePixelCoordinates>
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y) {
20000a78:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
20000a7c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
20000a80:	429a      	cmp	r2, r3
20000a82:	f6ff af40 	blt.w	20000906 <drawCircleHelper+0x3e>
        if (cornername & 0x1) {
        	writePixelCoordinates(print, x0 - y, y0 - x, color);
        	writePixelCoordinates(print, x0 - x, y0 - y, color);
        }
    }
}
20000a86:	f107 0720 	add.w	r7, r7, #32
20000a8a:	46bd      	mov	sp, r7
20000a8c:	bd80      	pop	{r7, pc}
20000a8e:	bf00      	nop

20000a90 <fillCircle>:

void fillCircle(struct Print * print, int16_t x0, int16_t y0, int16_t r,
        uint16_t color) {
20000a90:	b580      	push	{r7, lr}
20000a92:	b088      	sub	sp, #32
20000a94:	af04      	add	r7, sp, #16
20000a96:	60f8      	str	r0, [r7, #12]
20000a98:	8179      	strh	r1, [r7, #10]
20000a9a:	813a      	strh	r2, [r7, #8]
20000a9c:	80fb      	strh	r3, [r7, #6]

    writeFastVLine(print, x0, y0-r, 2*r+1, color);
20000a9e:	893a      	ldrh	r2, [r7, #8]
20000aa0:	88fb      	ldrh	r3, [r7, #6]
20000aa2:	ebc3 0302 	rsb	r3, r3, r2
20000aa6:	b29b      	uxth	r3, r3
20000aa8:	461a      	mov	r2, r3
20000aaa:	88fb      	ldrh	r3, [r7, #6]
20000aac:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000ab0:	b29b      	uxth	r3, r3
20000ab2:	f103 0301 	add.w	r3, r3, #1
20000ab6:	b29b      	uxth	r3, r3
20000ab8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000abc:	b212      	sxth	r2, r2
20000abe:	b21b      	sxth	r3, r3
20000ac0:	8b38      	ldrh	r0, [r7, #24]
20000ac2:	9000      	str	r0, [sp, #0]
20000ac4:	68f8      	ldr	r0, [r7, #12]
20000ac6:	f000 ffe1 	bl	20001a8c <writeFastVLine>
    fillCircleHelper(print, x0, y0, r, 3, 0, color);
20000aca:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000ace:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000ad2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000ad6:	f04f 0003 	mov.w	r0, #3
20000ada:	9000      	str	r0, [sp, #0]
20000adc:	f04f 0000 	mov.w	r0, #0
20000ae0:	9001      	str	r0, [sp, #4]
20000ae2:	8b38      	ldrh	r0, [r7, #24]
20000ae4:	9002      	str	r0, [sp, #8]
20000ae6:	68f8      	ldr	r0, [r7, #12]
20000ae8:	f000 f804 	bl	20000af4 <fillCircleHelper>

}
20000aec:	f107 0710 	add.w	r7, r7, #16
20000af0:	46bd      	mov	sp, r7
20000af2:	bd80      	pop	{r7, pc}

20000af4 <fillCircleHelper>:

// Used to do circles and roundrects
void fillCircleHelper(struct Print * print, int16_t x0, int16_t y0, int16_t r,
        uint8_t cornername, int16_t delta, uint16_t color) {
20000af4:	b580      	push	{r7, lr}
20000af6:	b08a      	sub	sp, #40	; 0x28
20000af8:	af02      	add	r7, sp, #8
20000afa:	60f8      	str	r0, [r7, #12]
20000afc:	8179      	strh	r1, [r7, #10]
20000afe:	813a      	strh	r2, [r7, #8]
20000b00:	80fb      	strh	r3, [r7, #6]

    int16_t f     = 1 - r;
20000b02:	88fb      	ldrh	r3, [r7, #6]
20000b04:	f1c3 0301 	rsb	r3, r3, #1
20000b08:	b29b      	uxth	r3, r3
20000b0a:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
20000b0c:	f04f 0301 	mov.w	r3, #1
20000b10:	833b      	strh	r3, [r7, #24]
    int16_t ddF_y = -2 * r;
20000b12:	88fb      	ldrh	r3, [r7, #6]
20000b14:	461a      	mov	r2, r3
20000b16:	ea4f 32c2 	mov.w	r2, r2, lsl #15
20000b1a:	ebc3 0302 	rsb	r3, r3, r2
20000b1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000b22:	b29b      	uxth	r3, r3
20000b24:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
20000b26:	f04f 0300 	mov.w	r3, #0
20000b2a:	83bb      	strh	r3, [r7, #28]
    int16_t y     = r;
20000b2c:	88fb      	ldrh	r3, [r7, #6]
20000b2e:	83fb      	strh	r3, [r7, #30]

    while (x<y) {
20000b30:	e0a2      	b.n	20000c78 <fillCircleHelper+0x184>
        if (f >= 0) {
20000b32:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
20000b36:	2b00      	cmp	r3, #0
20000b38:	db0d      	blt.n	20000b56 <fillCircleHelper+0x62>
            y--;
20000b3a:	8bfb      	ldrh	r3, [r7, #30]
20000b3c:	f103 33ff 	add.w	r3, r3, #4294967295
20000b40:	83fb      	strh	r3, [r7, #30]
            ddF_y += 2;
20000b42:	8b7b      	ldrh	r3, [r7, #26]
20000b44:	f103 0302 	add.w	r3, r3, #2
20000b48:	b29b      	uxth	r3, r3
20000b4a:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
20000b4c:	8afa      	ldrh	r2, [r7, #22]
20000b4e:	8b7b      	ldrh	r3, [r7, #26]
20000b50:	4413      	add	r3, r2
20000b52:	b29b      	uxth	r3, r3
20000b54:	82fb      	strh	r3, [r7, #22]
        }
        x++;
20000b56:	8bbb      	ldrh	r3, [r7, #28]
20000b58:	f103 0301 	add.w	r3, r3, #1
20000b5c:	83bb      	strh	r3, [r7, #28]
        ddF_x += 2;
20000b5e:	8b3b      	ldrh	r3, [r7, #24]
20000b60:	f103 0302 	add.w	r3, r3, #2
20000b64:	b29b      	uxth	r3, r3
20000b66:	833b      	strh	r3, [r7, #24]
        f     += ddF_x;
20000b68:	8afa      	ldrh	r2, [r7, #22]
20000b6a:	8b3b      	ldrh	r3, [r7, #24]
20000b6c:	4413      	add	r3, r2
20000b6e:	b29b      	uxth	r3, r3
20000b70:	82fb      	strh	r3, [r7, #22]

        if (cornername & 0x1) {
20000b72:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000b76:	f003 0301 	and.w	r3, r3, #1
20000b7a:	b2db      	uxtb	r3, r3
20000b7c:	2b00      	cmp	r3, #0
20000b7e:	d039      	beq.n	20000bf4 <fillCircleHelper+0x100>
            writeFastVLine(print, x0+x, y0-y, 2*y+1+delta, color);
20000b80:	897a      	ldrh	r2, [r7, #10]
20000b82:	8bbb      	ldrh	r3, [r7, #28]
20000b84:	4413      	add	r3, r2
20000b86:	b29b      	uxth	r3, r3
20000b88:	4619      	mov	r1, r3
20000b8a:	893a      	ldrh	r2, [r7, #8]
20000b8c:	8bfb      	ldrh	r3, [r7, #30]
20000b8e:	ebc3 0302 	rsb	r3, r3, r2
20000b92:	b29b      	uxth	r3, r3
20000b94:	461a      	mov	r2, r3
20000b96:	8bfb      	ldrh	r3, [r7, #30]
20000b98:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000b9c:	b298      	uxth	r0, r3
20000b9e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000ba0:	4403      	add	r3, r0
20000ba2:	b29b      	uxth	r3, r3
20000ba4:	f103 0301 	add.w	r3, r3, #1
20000ba8:	b29b      	uxth	r3, r3
20000baa:	b209      	sxth	r1, r1
20000bac:	b212      	sxth	r2, r2
20000bae:	b21b      	sxth	r3, r3
20000bb0:	8e38      	ldrh	r0, [r7, #48]	; 0x30
20000bb2:	9000      	str	r0, [sp, #0]
20000bb4:	68f8      	ldr	r0, [r7, #12]
20000bb6:	f000 ff69 	bl	20001a8c <writeFastVLine>
            writeFastVLine(print, x0+y, y0-x, 2*x+1+delta, color);
20000bba:	897a      	ldrh	r2, [r7, #10]
20000bbc:	8bfb      	ldrh	r3, [r7, #30]
20000bbe:	4413      	add	r3, r2
20000bc0:	b29b      	uxth	r3, r3
20000bc2:	4619      	mov	r1, r3
20000bc4:	893a      	ldrh	r2, [r7, #8]
20000bc6:	8bbb      	ldrh	r3, [r7, #28]
20000bc8:	ebc3 0302 	rsb	r3, r3, r2
20000bcc:	b29b      	uxth	r3, r3
20000bce:	461a      	mov	r2, r3
20000bd0:	8bbb      	ldrh	r3, [r7, #28]
20000bd2:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000bd6:	b298      	uxth	r0, r3
20000bd8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000bda:	4403      	add	r3, r0
20000bdc:	b29b      	uxth	r3, r3
20000bde:	f103 0301 	add.w	r3, r3, #1
20000be2:	b29b      	uxth	r3, r3
20000be4:	b209      	sxth	r1, r1
20000be6:	b212      	sxth	r2, r2
20000be8:	b21b      	sxth	r3, r3
20000bea:	8e38      	ldrh	r0, [r7, #48]	; 0x30
20000bec:	9000      	str	r0, [sp, #0]
20000bee:	68f8      	ldr	r0, [r7, #12]
20000bf0:	f000 ff4c 	bl	20001a8c <writeFastVLine>
        }
        if (cornername & 0x2) {
20000bf4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20000bf8:	f003 0302 	and.w	r3, r3, #2
20000bfc:	2b00      	cmp	r3, #0
20000bfe:	d03b      	beq.n	20000c78 <fillCircleHelper+0x184>
            writeFastVLine(print, x0-x, y0-y, 2*y+1+delta, color);
20000c00:	897a      	ldrh	r2, [r7, #10]
20000c02:	8bbb      	ldrh	r3, [r7, #28]
20000c04:	ebc3 0302 	rsb	r3, r3, r2
20000c08:	b29b      	uxth	r3, r3
20000c0a:	4619      	mov	r1, r3
20000c0c:	893a      	ldrh	r2, [r7, #8]
20000c0e:	8bfb      	ldrh	r3, [r7, #30]
20000c10:	ebc3 0302 	rsb	r3, r3, r2
20000c14:	b29b      	uxth	r3, r3
20000c16:	461a      	mov	r2, r3
20000c18:	8bfb      	ldrh	r3, [r7, #30]
20000c1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000c1e:	b298      	uxth	r0, r3
20000c20:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000c22:	4403      	add	r3, r0
20000c24:	b29b      	uxth	r3, r3
20000c26:	f103 0301 	add.w	r3, r3, #1
20000c2a:	b29b      	uxth	r3, r3
20000c2c:	b209      	sxth	r1, r1
20000c2e:	b212      	sxth	r2, r2
20000c30:	b21b      	sxth	r3, r3
20000c32:	8e38      	ldrh	r0, [r7, #48]	; 0x30
20000c34:	9000      	str	r0, [sp, #0]
20000c36:	68f8      	ldr	r0, [r7, #12]
20000c38:	f000 ff28 	bl	20001a8c <writeFastVLine>
            writeFastVLine(print, x0-y, y0-x, 2*x+1+delta, color);
20000c3c:	897a      	ldrh	r2, [r7, #10]
20000c3e:	8bfb      	ldrh	r3, [r7, #30]
20000c40:	ebc3 0302 	rsb	r3, r3, r2
20000c44:	b29b      	uxth	r3, r3
20000c46:	4619      	mov	r1, r3
20000c48:	893a      	ldrh	r2, [r7, #8]
20000c4a:	8bbb      	ldrh	r3, [r7, #28]
20000c4c:	ebc3 0302 	rsb	r3, r3, r2
20000c50:	b29b      	uxth	r3, r3
20000c52:	461a      	mov	r2, r3
20000c54:	8bbb      	ldrh	r3, [r7, #28]
20000c56:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000c5a:	b298      	uxth	r0, r3
20000c5c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
20000c5e:	4403      	add	r3, r0
20000c60:	b29b      	uxth	r3, r3
20000c62:	f103 0301 	add.w	r3, r3, #1
20000c66:	b29b      	uxth	r3, r3
20000c68:	b209      	sxth	r1, r1
20000c6a:	b212      	sxth	r2, r2
20000c6c:	b21b      	sxth	r3, r3
20000c6e:	8e38      	ldrh	r0, [r7, #48]	; 0x30
20000c70:	9000      	str	r0, [sp, #0]
20000c72:	68f8      	ldr	r0, [r7, #12]
20000c74:	f000 ff0a 	bl	20001a8c <writeFastVLine>
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y) {
20000c78:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
20000c7c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
20000c80:	429a      	cmp	r2, r3
20000c82:	f6ff af56 	blt.w	20000b32 <fillCircleHelper+0x3e>
        if (cornername & 0x2) {
            writeFastVLine(print, x0-x, y0-y, 2*y+1+delta, color);
            writeFastVLine(print, x0-y, y0-x, 2*x+1+delta, color);
        }
    }
}
20000c86:	f107 0720 	add.w	r7, r7, #32
20000c8a:	46bd      	mov	sp, r7
20000c8c:	bd80      	pop	{r7, pc}
20000c8e:	bf00      	nop

20000c90 <drawRect>:

// Draw a rectangle
void drawRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {
20000c90:	b580      	push	{r7, lr}
20000c92:	b086      	sub	sp, #24
20000c94:	af02      	add	r7, sp, #8
20000c96:	60f8      	str	r0, [r7, #12]
20000c98:	8179      	strh	r1, [r7, #10]
20000c9a:	813a      	strh	r2, [r7, #8]
20000c9c:	80fb      	strh	r3, [r7, #6]

    writeFastHLine(print, x, y, w, color);
20000c9e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000ca2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000ca6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000caa:	8bb8      	ldrh	r0, [r7, #28]
20000cac:	9000      	str	r0, [sp, #0]
20000cae:	68f8      	ldr	r0, [r7, #12]
20000cb0:	f000 ff08 	bl	20001ac4 <writeFastHLine>
    writeFastHLine(print, x, y+h-1, w, color);
20000cb4:	893a      	ldrh	r2, [r7, #8]
20000cb6:	8b3b      	ldrh	r3, [r7, #24]
20000cb8:	4413      	add	r3, r2
20000cba:	b29b      	uxth	r3, r3
20000cbc:	f103 33ff 	add.w	r3, r3, #4294967295
20000cc0:	b29b      	uxth	r3, r3
20000cc2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000cc6:	b21a      	sxth	r2, r3
20000cc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000ccc:	8bb8      	ldrh	r0, [r7, #28]
20000cce:	9000      	str	r0, [sp, #0]
20000cd0:	68f8      	ldr	r0, [r7, #12]
20000cd2:	f000 fef7 	bl	20001ac4 <writeFastHLine>
    writeFastVLine(print, x, y, h, color);
20000cd6:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000cda:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000cde:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
20000ce2:	8bb8      	ldrh	r0, [r7, #28]
20000ce4:	9000      	str	r0, [sp, #0]
20000ce6:	68f8      	ldr	r0, [r7, #12]
20000ce8:	f000 fed0 	bl	20001a8c <writeFastVLine>
    writeFastVLine(print, x+w-1, y, h, color);
20000cec:	897a      	ldrh	r2, [r7, #10]
20000cee:	88fb      	ldrh	r3, [r7, #6]
20000cf0:	4413      	add	r3, r2
20000cf2:	b29b      	uxth	r3, r3
20000cf4:	f103 33ff 	add.w	r3, r3, #4294967295
20000cf8:	b29b      	uxth	r3, r3
20000cfa:	b219      	sxth	r1, r3
20000cfc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000d00:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
20000d04:	8bb8      	ldrh	r0, [r7, #28]
20000d06:	9000      	str	r0, [sp, #0]
20000d08:	68f8      	ldr	r0, [r7, #12]
20000d0a:	f000 febf 	bl	20001a8c <writeFastVLine>

}
20000d0e:	f107 0710 	add.w	r7, r7, #16
20000d12:	46bd      	mov	sp, r7
20000d14:	bd80      	pop	{r7, pc}
20000d16:	bf00      	nop

20000d18 <drawRoundRect>:

// Draw a rounded rectangle
void drawRoundRect(struct Print * print, int16_t x, int16_t y, int16_t w,
        int16_t h, int16_t r, uint16_t color) {
20000d18:	b580      	push	{r7, lr}
20000d1a:	b086      	sub	sp, #24
20000d1c:	af02      	add	r7, sp, #8
20000d1e:	60f8      	str	r0, [r7, #12]
20000d20:	8179      	strh	r1, [r7, #10]
20000d22:	813a      	strh	r2, [r7, #8]
20000d24:	80fb      	strh	r3, [r7, #6]
    // smarter version

    writeFastHLine(print, x+r  , y    , w-2*r, color); // Top
20000d26:	897a      	ldrh	r2, [r7, #10]
20000d28:	8bbb      	ldrh	r3, [r7, #28]
20000d2a:	4413      	add	r3, r2
20000d2c:	b29b      	uxth	r3, r3
20000d2e:	461a      	mov	r2, r3
20000d30:	8bbb      	ldrh	r3, [r7, #28]
20000d32:	4619      	mov	r1, r3
20000d34:	ea4f 31c1 	mov.w	r1, r1, lsl #15
20000d38:	ebc3 0301 	rsb	r3, r3, r1
20000d3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000d40:	b299      	uxth	r1, r3
20000d42:	88fb      	ldrh	r3, [r7, #6]
20000d44:	440b      	add	r3, r1
20000d46:	b29b      	uxth	r3, r3
20000d48:	b211      	sxth	r1, r2
20000d4a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000d4e:	b21b      	sxth	r3, r3
20000d50:	8c38      	ldrh	r0, [r7, #32]
20000d52:	9000      	str	r0, [sp, #0]
20000d54:	68f8      	ldr	r0, [r7, #12]
20000d56:	f000 feb5 	bl	20001ac4 <writeFastHLine>
    writeFastHLine(print, x+r  , y+h-1, w-2*r, color); // Bottom
20000d5a:	897a      	ldrh	r2, [r7, #10]
20000d5c:	8bbb      	ldrh	r3, [r7, #28]
20000d5e:	4413      	add	r3, r2
20000d60:	b29b      	uxth	r3, r3
20000d62:	4619      	mov	r1, r3
20000d64:	893a      	ldrh	r2, [r7, #8]
20000d66:	8b3b      	ldrh	r3, [r7, #24]
20000d68:	4413      	add	r3, r2
20000d6a:	b29b      	uxth	r3, r3
20000d6c:	f103 33ff 	add.w	r3, r3, #4294967295
20000d70:	b29b      	uxth	r3, r3
20000d72:	461a      	mov	r2, r3
20000d74:	8bbb      	ldrh	r3, [r7, #28]
20000d76:	4618      	mov	r0, r3
20000d78:	ea4f 30c0 	mov.w	r0, r0, lsl #15
20000d7c:	ebc3 0300 	rsb	r3, r3, r0
20000d80:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000d84:	b298      	uxth	r0, r3
20000d86:	88fb      	ldrh	r3, [r7, #6]
20000d88:	4403      	add	r3, r0
20000d8a:	b29b      	uxth	r3, r3
20000d8c:	b209      	sxth	r1, r1
20000d8e:	b212      	sxth	r2, r2
20000d90:	b21b      	sxth	r3, r3
20000d92:	8c38      	ldrh	r0, [r7, #32]
20000d94:	9000      	str	r0, [sp, #0]
20000d96:	68f8      	ldr	r0, [r7, #12]
20000d98:	f000 fe94 	bl	20001ac4 <writeFastHLine>
    writeFastVLine(print, x    , y+r  , h-2*r, color); // Left
20000d9c:	893a      	ldrh	r2, [r7, #8]
20000d9e:	8bbb      	ldrh	r3, [r7, #28]
20000da0:	4413      	add	r3, r2
20000da2:	b29b      	uxth	r3, r3
20000da4:	461a      	mov	r2, r3
20000da6:	8bbb      	ldrh	r3, [r7, #28]
20000da8:	4619      	mov	r1, r3
20000daa:	ea4f 31c1 	mov.w	r1, r1, lsl #15
20000dae:	ebc3 0301 	rsb	r3, r3, r1
20000db2:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000db6:	b299      	uxth	r1, r3
20000db8:	8b3b      	ldrh	r3, [r7, #24]
20000dba:	440b      	add	r3, r1
20000dbc:	b29b      	uxth	r3, r3
20000dbe:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000dc2:	b212      	sxth	r2, r2
20000dc4:	b21b      	sxth	r3, r3
20000dc6:	8c38      	ldrh	r0, [r7, #32]
20000dc8:	9000      	str	r0, [sp, #0]
20000dca:	68f8      	ldr	r0, [r7, #12]
20000dcc:	f000 fe5e 	bl	20001a8c <writeFastVLine>
    writeFastVLine(print, x+w-1, y+r  , h-2*r, color); // Right
20000dd0:	897a      	ldrh	r2, [r7, #10]
20000dd2:	88fb      	ldrh	r3, [r7, #6]
20000dd4:	4413      	add	r3, r2
20000dd6:	b29b      	uxth	r3, r3
20000dd8:	f103 33ff 	add.w	r3, r3, #4294967295
20000ddc:	b29b      	uxth	r3, r3
20000dde:	4619      	mov	r1, r3
20000de0:	893a      	ldrh	r2, [r7, #8]
20000de2:	8bbb      	ldrh	r3, [r7, #28]
20000de4:	4413      	add	r3, r2
20000de6:	b29b      	uxth	r3, r3
20000de8:	461a      	mov	r2, r3
20000dea:	8bbb      	ldrh	r3, [r7, #28]
20000dec:	4618      	mov	r0, r3
20000dee:	ea4f 30c0 	mov.w	r0, r0, lsl #15
20000df2:	ebc3 0300 	rsb	r3, r3, r0
20000df6:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000dfa:	b298      	uxth	r0, r3
20000dfc:	8b3b      	ldrh	r3, [r7, #24]
20000dfe:	4403      	add	r3, r0
20000e00:	b29b      	uxth	r3, r3
20000e02:	b209      	sxth	r1, r1
20000e04:	b212      	sxth	r2, r2
20000e06:	b21b      	sxth	r3, r3
20000e08:	8c38      	ldrh	r0, [r7, #32]
20000e0a:	9000      	str	r0, [sp, #0]
20000e0c:	68f8      	ldr	r0, [r7, #12]
20000e0e:	f000 fe3d 	bl	20001a8c <writeFastVLine>
    // draw four corners
    drawCircleHelper(print, x+r    , y+r    , r, 1, color);
20000e12:	897a      	ldrh	r2, [r7, #10]
20000e14:	8bbb      	ldrh	r3, [r7, #28]
20000e16:	4413      	add	r3, r2
20000e18:	b29b      	uxth	r3, r3
20000e1a:	461a      	mov	r2, r3
20000e1c:	8939      	ldrh	r1, [r7, #8]
20000e1e:	8bbb      	ldrh	r3, [r7, #28]
20000e20:	440b      	add	r3, r1
20000e22:	b29b      	uxth	r3, r3
20000e24:	b211      	sxth	r1, r2
20000e26:	b21a      	sxth	r2, r3
20000e28:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000e2c:	f04f 0001 	mov.w	r0, #1
20000e30:	9000      	str	r0, [sp, #0]
20000e32:	8c38      	ldrh	r0, [r7, #32]
20000e34:	9001      	str	r0, [sp, #4]
20000e36:	68f8      	ldr	r0, [r7, #12]
20000e38:	f7ff fd46 	bl	200008c8 <drawCircleHelper>
    drawCircleHelper(print, x+w-r-1, y+r    , r, 2, color);
20000e3c:	897a      	ldrh	r2, [r7, #10]
20000e3e:	88fb      	ldrh	r3, [r7, #6]
20000e40:	4413      	add	r3, r2
20000e42:	b29a      	uxth	r2, r3
20000e44:	8bbb      	ldrh	r3, [r7, #28]
20000e46:	ebc3 0302 	rsb	r3, r3, r2
20000e4a:	b29b      	uxth	r3, r3
20000e4c:	f103 33ff 	add.w	r3, r3, #4294967295
20000e50:	b29b      	uxth	r3, r3
20000e52:	461a      	mov	r2, r3
20000e54:	8939      	ldrh	r1, [r7, #8]
20000e56:	8bbb      	ldrh	r3, [r7, #28]
20000e58:	440b      	add	r3, r1
20000e5a:	b29b      	uxth	r3, r3
20000e5c:	b211      	sxth	r1, r2
20000e5e:	b21a      	sxth	r2, r3
20000e60:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000e64:	f04f 0002 	mov.w	r0, #2
20000e68:	9000      	str	r0, [sp, #0]
20000e6a:	8c38      	ldrh	r0, [r7, #32]
20000e6c:	9001      	str	r0, [sp, #4]
20000e6e:	68f8      	ldr	r0, [r7, #12]
20000e70:	f7ff fd2a 	bl	200008c8 <drawCircleHelper>
    drawCircleHelper(print, x+w-r-1, y+h-r-1, r, 4, color);
20000e74:	897a      	ldrh	r2, [r7, #10]
20000e76:	88fb      	ldrh	r3, [r7, #6]
20000e78:	4413      	add	r3, r2
20000e7a:	b29a      	uxth	r2, r3
20000e7c:	8bbb      	ldrh	r3, [r7, #28]
20000e7e:	ebc3 0302 	rsb	r3, r3, r2
20000e82:	b29b      	uxth	r3, r3
20000e84:	f103 33ff 	add.w	r3, r3, #4294967295
20000e88:	b29b      	uxth	r3, r3
20000e8a:	461a      	mov	r2, r3
20000e8c:	8939      	ldrh	r1, [r7, #8]
20000e8e:	8b3b      	ldrh	r3, [r7, #24]
20000e90:	440b      	add	r3, r1
20000e92:	b299      	uxth	r1, r3
20000e94:	8bbb      	ldrh	r3, [r7, #28]
20000e96:	ebc3 0301 	rsb	r3, r3, r1
20000e9a:	b29b      	uxth	r3, r3
20000e9c:	f103 33ff 	add.w	r3, r3, #4294967295
20000ea0:	b29b      	uxth	r3, r3
20000ea2:	b211      	sxth	r1, r2
20000ea4:	b21a      	sxth	r2, r3
20000ea6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000eaa:	f04f 0004 	mov.w	r0, #4
20000eae:	9000      	str	r0, [sp, #0]
20000eb0:	8c38      	ldrh	r0, [r7, #32]
20000eb2:	9001      	str	r0, [sp, #4]
20000eb4:	68f8      	ldr	r0, [r7, #12]
20000eb6:	f7ff fd07 	bl	200008c8 <drawCircleHelper>
    drawCircleHelper(print, x+r    , y+h-r-1, r, 8, color);
20000eba:	897a      	ldrh	r2, [r7, #10]
20000ebc:	8bbb      	ldrh	r3, [r7, #28]
20000ebe:	4413      	add	r3, r2
20000ec0:	b29b      	uxth	r3, r3
20000ec2:	461a      	mov	r2, r3
20000ec4:	8939      	ldrh	r1, [r7, #8]
20000ec6:	8b3b      	ldrh	r3, [r7, #24]
20000ec8:	440b      	add	r3, r1
20000eca:	b299      	uxth	r1, r3
20000ecc:	8bbb      	ldrh	r3, [r7, #28]
20000ece:	ebc3 0301 	rsb	r3, r3, r1
20000ed2:	b29b      	uxth	r3, r3
20000ed4:	f103 33ff 	add.w	r3, r3, #4294967295
20000ed8:	b29b      	uxth	r3, r3
20000eda:	b211      	sxth	r1, r2
20000edc:	b21a      	sxth	r2, r3
20000ede:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000ee2:	f04f 0008 	mov.w	r0, #8
20000ee6:	9000      	str	r0, [sp, #0]
20000ee8:	8c38      	ldrh	r0, [r7, #32]
20000eea:	9001      	str	r0, [sp, #4]
20000eec:	68f8      	ldr	r0, [r7, #12]
20000eee:	f7ff fceb 	bl	200008c8 <drawCircleHelper>

}
20000ef2:	f107 0710 	add.w	r7, r7, #16
20000ef6:	46bd      	mov	sp, r7
20000ef8:	bd80      	pop	{r7, pc}
20000efa:	bf00      	nop

20000efc <fillRoundRect>:

// Fill a rounded rectangle
void fillRoundRect(struct Print * print, int16_t x, int16_t y, int16_t w,
        int16_t h, int16_t r, uint16_t color) {
20000efc:	b580      	push	{r7, lr}
20000efe:	b088      	sub	sp, #32
20000f00:	af04      	add	r7, sp, #16
20000f02:	60f8      	str	r0, [r7, #12]
20000f04:	8179      	strh	r1, [r7, #10]
20000f06:	813a      	strh	r2, [r7, #8]
20000f08:	80fb      	strh	r3, [r7, #6]
    // smarter version

    writeFillRect(print, x+r, y, w-2*r, h, color);
20000f0a:	897a      	ldrh	r2, [r7, #10]
20000f0c:	8bbb      	ldrh	r3, [r7, #28]
20000f0e:	4413      	add	r3, r2
20000f10:	b29b      	uxth	r3, r3
20000f12:	461a      	mov	r2, r3
20000f14:	8bbb      	ldrh	r3, [r7, #28]
20000f16:	4619      	mov	r1, r3
20000f18:	ea4f 31c1 	mov.w	r1, r1, lsl #15
20000f1c:	ebc3 0301 	rsb	r3, r3, r1
20000f20:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f24:	b299      	uxth	r1, r3
20000f26:	88fb      	ldrh	r3, [r7, #6]
20000f28:	440b      	add	r3, r1
20000f2a:	b29b      	uxth	r3, r3
20000f2c:	b211      	sxth	r1, r2
20000f2e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000f32:	b21b      	sxth	r3, r3
20000f34:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
20000f38:	9000      	str	r0, [sp, #0]
20000f3a:	8c38      	ldrh	r0, [r7, #32]
20000f3c:	9001      	str	r0, [sp, #4]
20000f3e:	68f8      	ldr	r0, [r7, #12]
20000f40:	f000 fd20 	bl	20001984 <writeFillRect>

    // draw four corners
    fillCircleHelper(print, x+w-r-1, y+r, r, 1, h-2*r-1, color);
20000f44:	897a      	ldrh	r2, [r7, #10]
20000f46:	88fb      	ldrh	r3, [r7, #6]
20000f48:	4413      	add	r3, r2
20000f4a:	b29a      	uxth	r2, r3
20000f4c:	8bbb      	ldrh	r3, [r7, #28]
20000f4e:	ebc3 0302 	rsb	r3, r3, r2
20000f52:	b29b      	uxth	r3, r3
20000f54:	f103 33ff 	add.w	r3, r3, #4294967295
20000f58:	b29b      	uxth	r3, r3
20000f5a:	4619      	mov	r1, r3
20000f5c:	893a      	ldrh	r2, [r7, #8]
20000f5e:	8bbb      	ldrh	r3, [r7, #28]
20000f60:	4413      	add	r3, r2
20000f62:	b29b      	uxth	r3, r3
20000f64:	461a      	mov	r2, r3
20000f66:	8bbb      	ldrh	r3, [r7, #28]
20000f68:	4618      	mov	r0, r3
20000f6a:	ea4f 30c0 	mov.w	r0, r0, lsl #15
20000f6e:	ebc3 0300 	rsb	r3, r3, r0
20000f72:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f76:	b298      	uxth	r0, r3
20000f78:	8b3b      	ldrh	r3, [r7, #24]
20000f7a:	4403      	add	r3, r0
20000f7c:	b29b      	uxth	r3, r3
20000f7e:	f103 33ff 	add.w	r3, r3, #4294967295
20000f82:	b29b      	uxth	r3, r3
20000f84:	4618      	mov	r0, r3
20000f86:	b209      	sxth	r1, r1
20000f88:	b212      	sxth	r2, r2
20000f8a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000f8e:	f04f 0c01 	mov.w	ip, #1
20000f92:	f8cd c000 	str.w	ip, [sp]
20000f96:	b200      	sxth	r0, r0
20000f98:	9001      	str	r0, [sp, #4]
20000f9a:	8c38      	ldrh	r0, [r7, #32]
20000f9c:	9002      	str	r0, [sp, #8]
20000f9e:	68f8      	ldr	r0, [r7, #12]
20000fa0:	f7ff fda8 	bl	20000af4 <fillCircleHelper>
    fillCircleHelper(print, x+r    , y+r, r, 2, h-2*r-1, color);
20000fa4:	897a      	ldrh	r2, [r7, #10]
20000fa6:	8bbb      	ldrh	r3, [r7, #28]
20000fa8:	4413      	add	r3, r2
20000faa:	b29b      	uxth	r3, r3
20000fac:	4619      	mov	r1, r3
20000fae:	893a      	ldrh	r2, [r7, #8]
20000fb0:	8bbb      	ldrh	r3, [r7, #28]
20000fb2:	4413      	add	r3, r2
20000fb4:	b29b      	uxth	r3, r3
20000fb6:	461a      	mov	r2, r3
20000fb8:	8bbb      	ldrh	r3, [r7, #28]
20000fba:	4618      	mov	r0, r3
20000fbc:	ea4f 30c0 	mov.w	r0, r0, lsl #15
20000fc0:	ebc3 0300 	rsb	r3, r3, r0
20000fc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000fc8:	b298      	uxth	r0, r3
20000fca:	8b3b      	ldrh	r3, [r7, #24]
20000fcc:	4403      	add	r3, r0
20000fce:	b29b      	uxth	r3, r3
20000fd0:	f103 33ff 	add.w	r3, r3, #4294967295
20000fd4:	b29b      	uxth	r3, r3
20000fd6:	4618      	mov	r0, r3
20000fd8:	b209      	sxth	r1, r1
20000fda:	b212      	sxth	r2, r2
20000fdc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20000fe0:	f04f 0c02 	mov.w	ip, #2
20000fe4:	f8cd c000 	str.w	ip, [sp]
20000fe8:	b200      	sxth	r0, r0
20000fea:	9001      	str	r0, [sp, #4]
20000fec:	8c38      	ldrh	r0, [r7, #32]
20000fee:	9002      	str	r0, [sp, #8]
20000ff0:	68f8      	ldr	r0, [r7, #12]
20000ff2:	f7ff fd7f 	bl	20000af4 <fillCircleHelper>

}
20000ff6:	f107 0710 	add.w	r7, r7, #16
20000ffa:	46bd      	mov	sp, r7
20000ffc:	bd80      	pop	{r7, pc}
20000ffe:	bf00      	nop

20001000 <drawTriangle>:

// Draw a triangle
void drawTriangle(struct Print * print, int16_t x0, int16_t y0,
        int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) {
20001000:	b580      	push	{r7, lr}
20001002:	b086      	sub	sp, #24
20001004:	af02      	add	r7, sp, #8
20001006:	60f8      	str	r0, [r7, #12]
20001008:	8179      	strh	r1, [r7, #10]
2000100a:	813a      	strh	r2, [r7, #8]
2000100c:	80fb      	strh	r3, [r7, #6]
    drawLine(print, x0, y0, x1, y1, color);
2000100e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20001012:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20001016:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
2000101a:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
2000101e:	9000      	str	r0, [sp, #0]
20001020:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
20001022:	9001      	str	r0, [sp, #4]
20001024:	68f8      	ldr	r0, [r7, #12]
20001026:	f7ff faf3 	bl	20000610 <drawLine>
    drawLine(print, x1, y1, x2, y2, color);
2000102a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
2000102e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
20001032:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20001036:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
2000103a:	9000      	str	r0, [sp, #0]
2000103c:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
2000103e:	9001      	str	r0, [sp, #4]
20001040:	68f8      	ldr	r0, [r7, #12]
20001042:	f7ff fae5 	bl	20000610 <drawLine>
    drawLine(print, x2, y2, x0, y0, color);
20001046:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
2000104a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
2000104e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
20001052:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
20001056:	9000      	str	r0, [sp, #0]
20001058:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
2000105a:	9001      	str	r0, [sp, #4]
2000105c:	68f8      	ldr	r0, [r7, #12]
2000105e:	f7ff fad7 	bl	20000610 <drawLine>
}
20001062:	f107 0710 	add.w	r7, r7, #16
20001066:	46bd      	mov	sp, r7
20001068:	bd80      	pop	{r7, pc}
2000106a:	bf00      	nop

2000106c <fillTriangle>:

// Fill a triangle
void fillTriangle(struct Print * print, int16_t x0, int16_t y0,
        int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) {
2000106c:	b580      	push	{r7, lr}
2000106e:	b092      	sub	sp, #72	; 0x48
20001070:	af02      	add	r7, sp, #8
20001072:	60f8      	str	r0, [r7, #12]
20001074:	8179      	strh	r1, [r7, #10]
20001076:	813a      	strh	r2, [r7, #8]
20001078:	80fb      	strh	r3, [r7, #6]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
2000107a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
2000107e:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
20001082:	429a      	cmp	r2, r3
20001084:	dd0d      	ble.n	200010a2 <fillTriangle+0x36>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
20001086:	893b      	ldrh	r3, [r7, #8]
20001088:	863b      	strh	r3, [r7, #48]	; 0x30
2000108a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
2000108e:	813b      	strh	r3, [r7, #8]
20001090:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
20001092:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
20001096:	897b      	ldrh	r3, [r7, #10]
20001098:	867b      	strh	r3, [r7, #50]	; 0x32
2000109a:	88fb      	ldrh	r3, [r7, #6]
2000109c:	817b      	strh	r3, [r7, #10]
2000109e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
200010a0:	80fb      	strh	r3, [r7, #6]
    }
    if (y1 > y2) {
200010a2:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
200010a6:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
200010aa:	429a      	cmp	r2, r3
200010ac:	dd11      	ble.n	200010d2 <fillTriangle+0x66>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
200010ae:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
200010b2:	86bb      	strh	r3, [r7, #52]	; 0x34
200010b4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
200010b8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
200010bc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
200010be:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
200010c2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
200010c6:	86fb      	strh	r3, [r7, #54]	; 0x36
200010c8:	88fb      	ldrh	r3, [r7, #6]
200010ca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
200010ce:	8efb      	ldrh	r3, [r7, #54]	; 0x36
200010d0:	80fb      	strh	r3, [r7, #6]
    }
    if (y0 > y1) {
200010d2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200010d6:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
200010da:	429a      	cmp	r2, r3
200010dc:	dd0d      	ble.n	200010fa <fillTriangle+0x8e>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
200010de:	893b      	ldrh	r3, [r7, #8]
200010e0:	873b      	strh	r3, [r7, #56]	; 0x38
200010e2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
200010e6:	813b      	strh	r3, [r7, #8]
200010e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
200010ea:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
200010ee:	897b      	ldrh	r3, [r7, #10]
200010f0:	877b      	strh	r3, [r7, #58]	; 0x3a
200010f2:	88fb      	ldrh	r3, [r7, #6]
200010f4:	817b      	strh	r3, [r7, #10]
200010f6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
200010f8:	80fb      	strh	r3, [r7, #6]
    }


    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
200010fa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200010fe:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
20001102:	429a      	cmp	r2, r3
20001104:	d13b      	bne.n	2000117e <fillTriangle+0x112>
        a = b = x0;
20001106:	897b      	ldrh	r3, [r7, #10]
20001108:	82fb      	strh	r3, [r7, #22]
2000110a:	8afb      	ldrh	r3, [r7, #22]
2000110c:	82bb      	strh	r3, [r7, #20]
        if(x1 < a)      a = x1;
2000110e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001112:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
20001116:	429a      	cmp	r2, r3
20001118:	da02      	bge.n	20001120 <fillTriangle+0xb4>
2000111a:	88fb      	ldrh	r3, [r7, #6]
2000111c:	82bb      	strh	r3, [r7, #20]
2000111e:	e007      	b.n	20001130 <fillTriangle+0xc4>
        else if(x1 > b) b = x1;
20001120:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001124:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
20001128:	429a      	cmp	r2, r3
2000112a:	dd01      	ble.n	20001130 <fillTriangle+0xc4>
2000112c:	88fb      	ldrh	r3, [r7, #6]
2000112e:	82fb      	strh	r3, [r7, #22]
        if(x2 < a)      a = x2;
20001130:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
20001134:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
20001138:	429a      	cmp	r2, r3
2000113a:	da03      	bge.n	20001144 <fillTriangle+0xd8>
2000113c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
20001140:	82bb      	strh	r3, [r7, #20]
20001142:	e008      	b.n	20001156 <fillTriangle+0xea>
        else if(x2 > b) b = x2;
20001144:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
20001148:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
2000114c:	429a      	cmp	r2, r3
2000114e:	dd02      	ble.n	20001156 <fillTriangle+0xea>
20001150:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
20001154:	82fb      	strh	r3, [r7, #22]
        writeFastHLine(print, a, y0, b-a+1, color);
20001156:	8afa      	ldrh	r2, [r7, #22]
20001158:	8abb      	ldrh	r3, [r7, #20]
2000115a:	ebc3 0302 	rsb	r3, r3, r2
2000115e:	b29b      	uxth	r3, r3
20001160:	f103 0301 	add.w	r3, r3, #1
20001164:	b29b      	uxth	r3, r3
20001166:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
2000116a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
2000116e:	b21b      	sxth	r3, r3
20001170:	f8b7 0054 	ldrh.w	r0, [r7, #84]	; 0x54
20001174:	9000      	str	r0, [sp, #0]
20001176:	68f8      	ldr	r0, [r7, #12]
20001178:	f000 fca4 	bl	20001ac4 <writeFastHLine>

        return;
2000117c:	e0e7      	b.n	2000134e <fillTriangle+0x2e2>
    }

    int16_t
    dx01 = x1 - x0,
2000117e:	88fa      	ldrh	r2, [r7, #6]
20001180:	897b      	ldrh	r3, [r7, #10]
20001182:	ebc3 0302 	rsb	r3, r3, r2
20001186:	b29b      	uxth	r3, r3
20001188:	83bb      	strh	r3, [r7, #28]
    dy01 = y1 - y0,
2000118a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
2000118e:	893b      	ldrh	r3, [r7, #8]
20001190:	ebc3 0302 	rsb	r3, r3, r2
20001194:	b29b      	uxth	r3, r3
20001196:	83fb      	strh	r3, [r7, #30]
    dx02 = x2 - x0,
20001198:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
2000119c:	897b      	ldrh	r3, [r7, #10]
2000119e:	ebc3 0302 	rsb	r3, r3, r2
200011a2:	b29b      	uxth	r3, r3
200011a4:	843b      	strh	r3, [r7, #32]
    dy02 = y2 - y0,
200011a6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
200011aa:	893b      	ldrh	r3, [r7, #8]
200011ac:	ebc3 0302 	rsb	r3, r3, r2
200011b0:	b29b      	uxth	r3, r3
200011b2:	847b      	strh	r3, [r7, #34]	; 0x22
    dx12 = x2 - x1,
200011b4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
200011b8:	88fb      	ldrh	r3, [r7, #6]
200011ba:	ebc3 0302 	rsb	r3, r3, r2
200011be:	b29b      	uxth	r3, r3
200011c0:	84bb      	strh	r3, [r7, #36]	; 0x24
    dy12 = y2 - y1;
200011c2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
200011c6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
200011ca:	ebc3 0302 	rsb	r3, r3, r2
200011ce:	b29b      	uxth	r3, r3
200011d0:	84fb      	strh	r3, [r7, #38]	; 0x26
    int32_t
    sa   = 0,
200011d2:	f04f 0300 	mov.w	r3, #0
200011d6:	62bb      	str	r3, [r7, #40]	; 0x28
    sb   = 0;
200011d8:	f04f 0300 	mov.w	r3, #0
200011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
200011de:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
200011e2:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
200011e6:	429a      	cmp	r2, r3
200011e8:	d103      	bne.n	200011f2 <fillTriangle+0x186>
200011ea:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
200011ee:	837b      	strh	r3, [r7, #26]
200011f0:	e005      	b.n	200011fe <fillTriangle+0x192>
    else         last = y1-1; // Skip it
200011f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
200011f6:	f103 33ff 	add.w	r3, r3, #4294967295
200011fa:	b29b      	uxth	r3, r3
200011fc:	837b      	strh	r3, [r7, #26]

    for(y=y0; y<=last; y++) {
200011fe:	893b      	ldrh	r3, [r7, #8]
20001200:	833b      	strh	r3, [r7, #24]
20001202:	e040      	b.n	20001286 <fillTriangle+0x21a>
        a   = x0 + sa / dy01;
20001204:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
20001208:	6aba      	ldr	r2, [r7, #40]	; 0x28
2000120a:	fb92 f3f3 	sdiv	r3, r2, r3
2000120e:	b29a      	uxth	r2, r3
20001210:	897b      	ldrh	r3, [r7, #10]
20001212:	4413      	add	r3, r2
20001214:	b29b      	uxth	r3, r3
20001216:	82bb      	strh	r3, [r7, #20]
        b   = x0 + sb / dy02;
20001218:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
2000121c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
2000121e:	fb92 f3f3 	sdiv	r3, r2, r3
20001222:	b29a      	uxth	r2, r3
20001224:	897b      	ldrh	r3, [r7, #10]
20001226:	4413      	add	r3, r2
20001228:	b29b      	uxth	r3, r3
2000122a:	82fb      	strh	r3, [r7, #22]
        sa += dx01;
2000122c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
20001230:	6aba      	ldr	r2, [r7, #40]	; 0x28
20001232:	4413      	add	r3, r2
20001234:	62bb      	str	r3, [r7, #40]	; 0x28
        sb += dx02;
20001236:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
2000123a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
2000123c:	4413      	add	r3, r2
2000123e:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* longhand:
    a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
    b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
         */
        if(a > b) _swap_int16_t(a,b);
20001240:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
20001244:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
20001248:	429a      	cmp	r2, r3
2000124a:	dd05      	ble.n	20001258 <fillTriangle+0x1ec>
2000124c:	8abb      	ldrh	r3, [r7, #20]
2000124e:	87bb      	strh	r3, [r7, #60]	; 0x3c
20001250:	8afb      	ldrh	r3, [r7, #22]
20001252:	82bb      	strh	r3, [r7, #20]
20001254:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
20001256:	82fb      	strh	r3, [r7, #22]
        writeFastHLine(print, a, y, b-a+1, color);
20001258:	8afa      	ldrh	r2, [r7, #22]
2000125a:	8abb      	ldrh	r3, [r7, #20]
2000125c:	ebc3 0302 	rsb	r3, r3, r2
20001260:	b29b      	uxth	r3, r3
20001262:	f103 0301 	add.w	r3, r3, #1
20001266:	b29b      	uxth	r3, r3
20001268:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
2000126c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
20001270:	b21b      	sxth	r3, r3
20001272:	f8b7 0054 	ldrh.w	r0, [r7, #84]	; 0x54
20001276:	9000      	str	r0, [sp, #0]
20001278:	68f8      	ldr	r0, [r7, #12]
2000127a:	f000 fc23 	bl	20001ac4 <writeFastHLine>
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
    else         last = y1-1; // Skip it

    for(y=y0; y<=last; y++) {
2000127e:	8b3b      	ldrh	r3, [r7, #24]
20001280:	f103 0301 	add.w	r3, r3, #1
20001284:	833b      	strh	r3, [r7, #24]
20001286:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
2000128a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
2000128e:	429a      	cmp	r2, r3
20001290:	ddb8      	ble.n	20001204 <fillTriangle+0x198>
        writeFastHLine(print, a, y, b-a+1, color);
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = dx12 * (y - y1);
20001292:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
20001296:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
2000129a:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
2000129e:	ebc2 0201 	rsb	r2, r2, r1
200012a2:	fb02 f303 	mul.w	r3, r2, r3
200012a6:	62bb      	str	r3, [r7, #40]	; 0x28
    sb = dx02 * (y - y0);
200012a8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
200012ac:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
200012b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200012b4:	ebc2 0201 	rsb	r2, r2, r1
200012b8:	fb02 f303 	mul.w	r3, r2, r3
200012bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    for(; y<=y2; y++) {
200012be:	e040      	b.n	20001342 <fillTriangle+0x2d6>
        a   = x1 + sa / dy12;
200012c0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
200012c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
200012c6:	fb92 f3f3 	sdiv	r3, r2, r3
200012ca:	b29a      	uxth	r2, r3
200012cc:	88fb      	ldrh	r3, [r7, #6]
200012ce:	4413      	add	r3, r2
200012d0:	b29b      	uxth	r3, r3
200012d2:	82bb      	strh	r3, [r7, #20]
        b   = x0 + sb / dy02;
200012d4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
200012d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
200012da:	fb92 f3f3 	sdiv	r3, r2, r3
200012de:	b29a      	uxth	r2, r3
200012e0:	897b      	ldrh	r3, [r7, #10]
200012e2:	4413      	add	r3, r2
200012e4:	b29b      	uxth	r3, r3
200012e6:	82fb      	strh	r3, [r7, #22]
        sa += dx12;
200012e8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
200012ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
200012ee:	4413      	add	r3, r2
200012f0:	62bb      	str	r3, [r7, #40]	; 0x28
        sb += dx02;
200012f2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
200012f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
200012f8:	4413      	add	r3, r2
200012fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* longhand:
    a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
    b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
         */
        if(a > b) _swap_int16_t(a,b);
200012fc:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
20001300:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
20001304:	429a      	cmp	r2, r3
20001306:	dd05      	ble.n	20001314 <fillTriangle+0x2a8>
20001308:	8abb      	ldrh	r3, [r7, #20]
2000130a:	87fb      	strh	r3, [r7, #62]	; 0x3e
2000130c:	8afb      	ldrh	r3, [r7, #22]
2000130e:	82bb      	strh	r3, [r7, #20]
20001310:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
20001312:	82fb      	strh	r3, [r7, #22]
        writeFastHLine(print, a, y, b-a+1, color);
20001314:	8afa      	ldrh	r2, [r7, #22]
20001316:	8abb      	ldrh	r3, [r7, #20]
20001318:	ebc3 0302 	rsb	r3, r3, r2
2000131c:	b29b      	uxth	r3, r3
2000131e:	f103 0301 	add.w	r3, r3, #1
20001322:	b29b      	uxth	r3, r3
20001324:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
20001328:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
2000132c:	b21b      	sxth	r3, r3
2000132e:	f8b7 0054 	ldrh.w	r0, [r7, #84]	; 0x54
20001332:	9000      	str	r0, [sp, #0]
20001334:	68f8      	ldr	r0, [r7, #12]
20001336:	f000 fbc5 	bl	20001ac4 <writeFastHLine>

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = dx12 * (y - y1);
    sb = dx02 * (y - y0);
    for(; y<=y2; y++) {
2000133a:	8b3b      	ldrh	r3, [r7, #24]
2000133c:	f103 0301 	add.w	r3, r3, #1
20001340:	833b      	strh	r3, [r7, #24]
20001342:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
20001346:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
2000134a:	429a      	cmp	r2, r3
2000134c:	ddb8      	ble.n	200012c0 <fillTriangle+0x254>
         */
        if(a > b) _swap_int16_t(a,b);
        writeFastHLine(print, a, y, b-a+1, color);
    }

}
2000134e:	f107 0740 	add.w	r7, r7, #64	; 0x40
20001352:	46bd      	mov	sp, r7
20001354:	bd80      	pop	{r7, pc}
20001356:	bf00      	nop

20001358 <width>:
    } // End classic vs custom font
}


// Return the size of the display (per current rotation)
int16_t width(struct Print* print)  {
20001358:	b480      	push	{r7}
2000135a:	b083      	sub	sp, #12
2000135c:	af00      	add	r7, sp, #0
2000135e:	6078      	str	r0, [r7, #4]
    return print->width;
20001360:	687b      	ldr	r3, [r7, #4]
20001362:	889b      	ldrh	r3, [r3, #4]
20001364:	b21b      	sxth	r3, r3
}
20001366:	4618      	mov	r0, r3
20001368:	f107 070c 	add.w	r7, r7, #12
2000136c:	46bd      	mov	sp, r7
2000136e:	bc80      	pop	{r7}
20001370:	4770      	bx	lr
20001372:	bf00      	nop

20001374 <height>:

int16_t height(struct Print* print)  {
20001374:	b480      	push	{r7}
20001376:	b083      	sub	sp, #12
20001378:	af00      	add	r7, sp, #0
2000137a:	6078      	str	r0, [r7, #4]
    return print->height;
2000137c:	687b      	ldr	r3, [r7, #4]
2000137e:	88db      	ldrh	r3, [r3, #6]
20001380:	b21b      	sxth	r3, r3
}
20001382:	4618      	mov	r0, r3
20001384:	f107 070c 	add.w	r7, r7, #12
20001388:	46bd      	mov	sp, r7
2000138a:	bc80      	pop	{r7}
2000138c:	4770      	bx	lr
2000138e:	bf00      	nop

20001390 <delay>:

#include <time.h>

static uint8_t g_rx_frame = 0;

void delay(int milliseconds) {
20001390:	b580      	push	{r7, lr}
20001392:	b086      	sub	sp, #24
20001394:	af00      	add	r7, sp, #0
20001396:	6078      	str	r0, [r7, #4]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
20001398:	f04f 0300 	mov.w	r3, #0
2000139c:	60fb      	str	r3, [r7, #12]
	now = then = clock();
2000139e:	f002 fe45 	bl	2000402c <clock>
200013a2:	4603      	mov	r3, r0
200013a4:	617b      	str	r3, [r7, #20]
200013a6:	697b      	ldr	r3, [r7, #20]
200013a8:	613b      	str	r3, [r7, #16]
	while( (now-then) < pause )
200013aa:	e003      	b.n	200013b4 <delay+0x24>
		now = clock();
200013ac:	f002 fe3e 	bl	2000402c <clock>
200013b0:	4603      	mov	r3, r0
200013b2:	613b      	str	r3, [r7, #16]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
	now = then = clock();
	while( (now-then) < pause )
200013b4:	693a      	ldr	r2, [r7, #16]
200013b6:	697b      	ldr	r3, [r7, #20]
200013b8:	ebc3 0202 	rsb	r2, r3, r2
200013bc:	68fb      	ldr	r3, [r7, #12]
200013be:	429a      	cmp	r2, r3
200013c0:	d3f4      	bcc.n	200013ac <delay+0x1c>
		now = clock();
}
200013c2:	f107 0718 	add.w	r7, r7, #24
200013c6:	46bd      	mov	sp, r7
200013c8:	bd80      	pop	{r7, pc}
200013ca:	bf00      	nop

200013cc <color565>:
#define MADCTL_BGR 0x08
#define MADCTL_MH  0x04


// Pass 8-bit (each) R,G,B, get back 16-bit packed color
uint16_t color565(uint8_t r, uint8_t g, uint8_t b) {
200013cc:	b480      	push	{r7}
200013ce:	b083      	sub	sp, #12
200013d0:	af00      	add	r7, sp, #0
200013d2:	4613      	mov	r3, r2
200013d4:	4602      	mov	r2, r0
200013d6:	71fa      	strb	r2, [r7, #7]
200013d8:	460a      	mov	r2, r1
200013da:	71ba      	strb	r2, [r7, #6]
200013dc:	717b      	strb	r3, [r7, #5]
    return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
200013de:	79fb      	ldrb	r3, [r7, #7]
200013e0:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
200013e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
200013e8:	b29a      	uxth	r2, r3
200013ea:	79bb      	ldrb	r3, [r7, #6]
200013ec:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
200013f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200013f4:	b29b      	uxth	r3, r3
200013f6:	ea42 0303 	orr.w	r3, r2, r3
200013fa:	b29a      	uxth	r2, r3
200013fc:	797b      	ldrb	r3, [r7, #5]
200013fe:	ea4f 03d3 	mov.w	r3, r3, lsr #3
20001402:	b2db      	uxtb	r3, r3
20001404:	ea42 0303 	orr.w	r3, r2, r3
20001408:	b29b      	uxth	r3, r3
2000140a:	b29b      	uxth	r3, r3
}
2000140c:	4618      	mov	r0, r3
2000140e:	f107 070c 	add.w	r7, r7, #12
20001412:	46bd      	mov	sp, r7
20001414:	bc80      	pop	{r7}
20001416:	4770      	bx	lr

20001418 <startWrite>:

void startWrite(mss_spi_slave_t slave){
20001418:	b580      	push	{r7, lr}
2000141a:	b082      	sub	sp, #8
2000141c:	af00      	add	r7, sp, #0
2000141e:	4603      	mov	r3, r0
20001420:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_set_slave_select( &g_mss_spi1, slave );
20001422:	79fb      	ldrb	r3, [r7, #7]
20001424:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20001428:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000142c:	4619      	mov	r1, r3
2000142e:	f002 f94f 	bl	200036d0 <MSS_SPI_set_slave_select>
}
20001432:	f107 0708 	add.w	r7, r7, #8
20001436:	46bd      	mov	sp, r7
20001438:	bd80      	pop	{r7, pc}
2000143a:	bf00      	nop

2000143c <spiWrite>:

void spiWrite(uint8_t msg) {
2000143c:	b580      	push	{r7, lr}
2000143e:	b082      	sub	sp, #8
20001440:	af00      	add	r7, sp, #0
20001442:	4603      	mov	r3, r0
20001444:	71fb      	strb	r3, [r7, #7]
	startWrite(MSS_SPI_SLAVE_0);
20001446:	f04f 0000 	mov.w	r0, #0
2000144a:	f7ff ffe5 	bl	20001418 <startWrite>
	MSS_SPI_transfer_frame(&g_mss_spi1, msg);
2000144e:	79fb      	ldrb	r3, [r7, #7]
20001450:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20001454:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001458:	4619      	mov	r1, r3
2000145a:	f002 fa05 	bl	20003868 <MSS_SPI_transfer_frame>
	endWrite(MSS_SPI_SLAVE_0);
2000145e:	f04f 0000 	mov.w	r0, #0
20001462:	f000 f805 	bl	20001470 <endWrite>
}
20001466:	f107 0708 	add.w	r7, r7, #8
2000146a:	46bd      	mov	sp, r7
2000146c:	bd80      	pop	{r7, pc}
2000146e:	bf00      	nop

20001470 <endWrite>:

void endWrite(mss_spi_slave_t slave) {
20001470:	b580      	push	{r7, lr}
20001472:	b082      	sub	sp, #8
20001474:	af00      	add	r7, sp, #0
20001476:	4603      	mov	r3, r0
20001478:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_clear_slave_select( &g_mss_spi1, slave );
2000147a:	79fb      	ldrb	r3, [r7, #7]
2000147c:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20001480:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001484:	4619      	mov	r1, r3
20001486:	f002 f9a7 	bl	200037d8 <MSS_SPI_clear_slave_select>
}
2000148a:	f107 0708 	add.w	r7, r7, #8
2000148e:	46bd      	mov	sp, r7
20001490:	bd80      	pop	{r7, pc}
20001492:	bf00      	nop

20001494 <spiRead>:

uint8_t spiRead() {
20001494:	b480      	push	{r7}
20001496:	af00      	add	r7, sp, #0
	return g_rx_frame;
20001498:	f64a 5349 	movw	r3, #44361	; 0xad49
2000149c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a0:	781b      	ldrb	r3, [r3, #0]
}
200014a2:	4618      	mov	r0, r3
200014a4:	46bd      	mov	sp, r7
200014a6:	bc80      	pop	{r7}
200014a8:	4770      	bx	lr
200014aa:	bf00      	nop

200014ac <SPI_WRITE16>:

void rx_handler( uint32_t rx_frame ) {
	g_rx_frame = rx_frame;
}

void SPI_WRITE16(uint16_t y){ spiWrite((y >> 8)&0x00FF); spiWrite(y&0x00FF);}
200014ac:	b580      	push	{r7, lr}
200014ae:	b082      	sub	sp, #8
200014b0:	af00      	add	r7, sp, #0
200014b2:	4603      	mov	r3, r0
200014b4:	80fb      	strh	r3, [r7, #6]
200014b6:	88fb      	ldrh	r3, [r7, #6]
200014b8:	ea4f 2313 	mov.w	r3, r3, lsr #8
200014bc:	b29b      	uxth	r3, r3
200014be:	b2db      	uxtb	r3, r3
200014c0:	4618      	mov	r0, r3
200014c2:	f7ff ffbb 	bl	2000143c <spiWrite>
200014c6:	88fb      	ldrh	r3, [r7, #6]
200014c8:	b2db      	uxtb	r3, r3
200014ca:	4618      	mov	r0, r3
200014cc:	f7ff ffb6 	bl	2000143c <spiWrite>
200014d0:	f107 0708 	add.w	r7, r7, #8
200014d4:	46bd      	mov	sp, r7
200014d6:	bd80      	pop	{r7, pc}

200014d8 <SPI_WRITE32>:
void SPI_WRITE32(uint16_t xa){ spiWrite((xa >> 24) & 0x000000FF); spiWrite((xa >> 16)&0x000000FF); spiWrite((xa >> 8)&0x000000FF); spiWrite(xa&0x000000FF);}
200014d8:	b580      	push	{r7, lr}
200014da:	b082      	sub	sp, #8
200014dc:	af00      	add	r7, sp, #0
200014de:	4603      	mov	r3, r0
200014e0:	80fb      	strh	r3, [r7, #6]
200014e2:	88fb      	ldrh	r3, [r7, #6]
200014e4:	ea4f 6323 	mov.w	r3, r3, asr #24
200014e8:	b2db      	uxtb	r3, r3
200014ea:	4618      	mov	r0, r3
200014ec:	f7ff ffa6 	bl	2000143c <spiWrite>
200014f0:	f04f 0000 	mov.w	r0, #0
200014f4:	f7ff ffa2 	bl	2000143c <spiWrite>
200014f8:	88fb      	ldrh	r3, [r7, #6]
200014fa:	ea4f 2313 	mov.w	r3, r3, lsr #8
200014fe:	b29b      	uxth	r3, r3
20001500:	b2db      	uxtb	r3, r3
20001502:	4618      	mov	r0, r3
20001504:	f7ff ff9a 	bl	2000143c <spiWrite>
20001508:	88fb      	ldrh	r3, [r7, #6]
2000150a:	b2db      	uxtb	r3, r3
2000150c:	4618      	mov	r0, r3
2000150e:	f7ff ff95 	bl	2000143c <spiWrite>
20001512:	f107 0708 	add.w	r7, r7, #8
20001516:	46bd      	mov	sp, r7
20001518:	bd80      	pop	{r7, pc}
2000151a:	bf00      	nop

2000151c <writeCommand>:
		spiWrite(((uint8_t*)((uint8_t*)colors))[i+1]);
		spiWrite(((uint8_t*)((uint8_t*)colors))[i]);
	}
}

void writeCommand(uint8_t cmd) {
2000151c:	b580      	push	{r7, lr}
2000151e:	b082      	sub	sp, #8
20001520:	af00      	add	r7, sp, #0
20001522:	4603      	mov	r3, r0
20001524:	71fb      	strb	r3, [r7, #7]
	//*CD_REG = 0;
	startWrite(MSS_SPI_SLAVE_1);
20001526:	f04f 0001 	mov.w	r0, #1
2000152a:	f7ff ff75 	bl	20001418 <startWrite>
	spiWrite(cmd);
2000152e:	79fb      	ldrb	r3, [r7, #7]
20001530:	4618      	mov	r0, r3
20001532:	f7ff ff83 	bl	2000143c <spiWrite>
	endWrite(MSS_SPI_SLAVE_1);
20001536:	f04f 0001 	mov.w	r0, #1
2000153a:	f7ff ff99 	bl	20001470 <endWrite>
	//*CD_REG = 1;
}
2000153e:	f107 0708 	add.w	r7, r7, #8
20001542:	46bd      	mov	sp, r7
20001544:	bd80      	pop	{r7, pc}
20001546:	bf00      	nop

20001548 <begin>:

void begin(struct Print * print) {
20001548:	b580      	push	{r7, lr}
2000154a:	b082      	sub	sp, #8
2000154c:	af00      	add	r7, sp, #0
2000154e:	6078      	str	r0, [r7, #4]
    writeCommand(0xEF);
20001550:	f04f 00ef 	mov.w	r0, #239	; 0xef
20001554:	f7ff ffe2 	bl	2000151c <writeCommand>
    spiWrite(0x03);
20001558:	f04f 0003 	mov.w	r0, #3
2000155c:	f7ff ff6e 	bl	2000143c <spiWrite>
    spiWrite(0x80);
20001560:	f04f 0080 	mov.w	r0, #128	; 0x80
20001564:	f7ff ff6a 	bl	2000143c <spiWrite>
    spiWrite(0x02);
20001568:	f04f 0002 	mov.w	r0, #2
2000156c:	f7ff ff66 	bl	2000143c <spiWrite>

    writeCommand(0xCF);
20001570:	f04f 00cf 	mov.w	r0, #207	; 0xcf
20001574:	f7ff ffd2 	bl	2000151c <writeCommand>
    spiWrite(0x00);
20001578:	f04f 0000 	mov.w	r0, #0
2000157c:	f7ff ff5e 	bl	2000143c <spiWrite>
    spiWrite(0XC1);
20001580:	f04f 00c1 	mov.w	r0, #193	; 0xc1
20001584:	f7ff ff5a 	bl	2000143c <spiWrite>
    spiWrite(0X30);
20001588:	f04f 0030 	mov.w	r0, #48	; 0x30
2000158c:	f7ff ff56 	bl	2000143c <spiWrite>

    writeCommand(0xED);
20001590:	f04f 00ed 	mov.w	r0, #237	; 0xed
20001594:	f7ff ffc2 	bl	2000151c <writeCommand>
    spiWrite(0x64);
20001598:	f04f 0064 	mov.w	r0, #100	; 0x64
2000159c:	f7ff ff4e 	bl	2000143c <spiWrite>
    spiWrite(0x03);
200015a0:	f04f 0003 	mov.w	r0, #3
200015a4:	f7ff ff4a 	bl	2000143c <spiWrite>
    spiWrite(0X12);
200015a8:	f04f 0012 	mov.w	r0, #18
200015ac:	f7ff ff46 	bl	2000143c <spiWrite>
    spiWrite(0X81);
200015b0:	f04f 0081 	mov.w	r0, #129	; 0x81
200015b4:	f7ff ff42 	bl	2000143c <spiWrite>

    writeCommand(0xE8);
200015b8:	f04f 00e8 	mov.w	r0, #232	; 0xe8
200015bc:	f7ff ffae 	bl	2000151c <writeCommand>
    spiWrite(0x85);
200015c0:	f04f 0085 	mov.w	r0, #133	; 0x85
200015c4:	f7ff ff3a 	bl	2000143c <spiWrite>
    spiWrite(0x00);
200015c8:	f04f 0000 	mov.w	r0, #0
200015cc:	f7ff ff36 	bl	2000143c <spiWrite>
    spiWrite(0x78);
200015d0:	f04f 0078 	mov.w	r0, #120	; 0x78
200015d4:	f7ff ff32 	bl	2000143c <spiWrite>

    writeCommand(0xCB);
200015d8:	f04f 00cb 	mov.w	r0, #203	; 0xcb
200015dc:	f7ff ff9e 	bl	2000151c <writeCommand>
    spiWrite(0x39);
200015e0:	f04f 0039 	mov.w	r0, #57	; 0x39
200015e4:	f7ff ff2a 	bl	2000143c <spiWrite>
    spiWrite(0x2C);
200015e8:	f04f 002c 	mov.w	r0, #44	; 0x2c
200015ec:	f7ff ff26 	bl	2000143c <spiWrite>
    spiWrite(0x00);
200015f0:	f04f 0000 	mov.w	r0, #0
200015f4:	f7ff ff22 	bl	2000143c <spiWrite>
    spiWrite(0x34);
200015f8:	f04f 0034 	mov.w	r0, #52	; 0x34
200015fc:	f7ff ff1e 	bl	2000143c <spiWrite>
    spiWrite(0x02);
20001600:	f04f 0002 	mov.w	r0, #2
20001604:	f7ff ff1a 	bl	2000143c <spiWrite>

    writeCommand(0xF7);
20001608:	f04f 00f7 	mov.w	r0, #247	; 0xf7
2000160c:	f7ff ff86 	bl	2000151c <writeCommand>
    spiWrite(0x20);
20001610:	f04f 0020 	mov.w	r0, #32
20001614:	f7ff ff12 	bl	2000143c <spiWrite>

    writeCommand(0xEA);
20001618:	f04f 00ea 	mov.w	r0, #234	; 0xea
2000161c:	f7ff ff7e 	bl	2000151c <writeCommand>
    spiWrite(0x00);
20001620:	f04f 0000 	mov.w	r0, #0
20001624:	f7ff ff0a 	bl	2000143c <spiWrite>
    spiWrite(0x00);
20001628:	f04f 0000 	mov.w	r0, #0
2000162c:	f7ff ff06 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_PWCTR1);    //Power control
20001630:	f04f 00c0 	mov.w	r0, #192	; 0xc0
20001634:	f7ff ff72 	bl	2000151c <writeCommand>
    spiWrite(0x23);   //VRH[5:0]
20001638:	f04f 0023 	mov.w	r0, #35	; 0x23
2000163c:	f7ff fefe 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_PWCTR2);    //Power control
20001640:	f04f 00c1 	mov.w	r0, #193	; 0xc1
20001644:	f7ff ff6a 	bl	2000151c <writeCommand>
    spiWrite(0x10);   //SAP[2:0];BT[3:0]
20001648:	f04f 0010 	mov.w	r0, #16
2000164c:	f7ff fef6 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_VMCTR1);    //VCM control
20001650:	f04f 00c5 	mov.w	r0, #197	; 0xc5
20001654:	f7ff ff62 	bl	2000151c <writeCommand>
    spiWrite(0x3e);
20001658:	f04f 003e 	mov.w	r0, #62	; 0x3e
2000165c:	f7ff feee 	bl	2000143c <spiWrite>
    spiWrite(0x28);
20001660:	f04f 0028 	mov.w	r0, #40	; 0x28
20001664:	f7ff feea 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_VMCTR2);    //VCM control2
20001668:	f04f 00c7 	mov.w	r0, #199	; 0xc7
2000166c:	f7ff ff56 	bl	2000151c <writeCommand>
    spiWrite(0x86);  //--
20001670:	f04f 0086 	mov.w	r0, #134	; 0x86
20001674:	f7ff fee2 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_MADCTL);    // Memory Access Control
20001678:	f04f 0036 	mov.w	r0, #54	; 0x36
2000167c:	f7ff ff4e 	bl	2000151c <writeCommand>
    spiWrite(0x48);
20001680:	f04f 0048 	mov.w	r0, #72	; 0x48
20001684:	f7ff feda 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_VSCRSADD); // Vertical scroll
20001688:	f04f 0037 	mov.w	r0, #55	; 0x37
2000168c:	f7ff ff46 	bl	2000151c <writeCommand>
	spiWrite(0x00);
20001690:	f04f 0000 	mov.w	r0, #0
20001694:	f7ff fed2 	bl	2000143c <spiWrite>
	spiWrite(0x00);
20001698:	f04f 0000 	mov.w	r0, #0
2000169c:	f7ff fece 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_PIXFMT);
200016a0:	f04f 003a 	mov.w	r0, #58	; 0x3a
200016a4:	f7ff ff3a 	bl	2000151c <writeCommand>
    spiWrite(0x55);
200016a8:	f04f 0055 	mov.w	r0, #85	; 0x55
200016ac:	f7ff fec6 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_FRMCTR1);
200016b0:	f04f 00b1 	mov.w	r0, #177	; 0xb1
200016b4:	f7ff ff32 	bl	2000151c <writeCommand>
    spiWrite(0x00);
200016b8:	f04f 0000 	mov.w	r0, #0
200016bc:	f7ff febe 	bl	2000143c <spiWrite>
    spiWrite(0x18);
200016c0:	f04f 0018 	mov.w	r0, #24
200016c4:	f7ff feba 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_DFUNCTR);    // Display Function Control
200016c8:	f04f 00b6 	mov.w	r0, #182	; 0xb6
200016cc:	f7ff ff26 	bl	2000151c <writeCommand>
    spiWrite(0x08);
200016d0:	f04f 0008 	mov.w	r0, #8
200016d4:	f7ff feb2 	bl	2000143c <spiWrite>
    spiWrite(0x82);
200016d8:	f04f 0082 	mov.w	r0, #130	; 0x82
200016dc:	f7ff feae 	bl	2000143c <spiWrite>
    spiWrite(0x27);
200016e0:	f04f 0027 	mov.w	r0, #39	; 0x27
200016e4:	f7ff feaa 	bl	2000143c <spiWrite>

    writeCommand(0xF2);    // 3Gamma Function Disable
200016e8:	f04f 00f2 	mov.w	r0, #242	; 0xf2
200016ec:	f7ff ff16 	bl	2000151c <writeCommand>
    spiWrite(0x00);
200016f0:	f04f 0000 	mov.w	r0, #0
200016f4:	f7ff fea2 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_GAMMASET);    //Gamma curve selected
200016f8:	f04f 0026 	mov.w	r0, #38	; 0x26
200016fc:	f7ff ff0e 	bl	2000151c <writeCommand>
    spiWrite(0x01);
20001700:	f04f 0001 	mov.w	r0, #1
20001704:	f7ff fe9a 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_GMCTRP1);    //Set Gamma
20001708:	f04f 00e0 	mov.w	r0, #224	; 0xe0
2000170c:	f7ff ff06 	bl	2000151c <writeCommand>
    spiWrite(0x0F);
20001710:	f04f 000f 	mov.w	r0, #15
20001714:	f7ff fe92 	bl	2000143c <spiWrite>
    spiWrite(0x31);
20001718:	f04f 0031 	mov.w	r0, #49	; 0x31
2000171c:	f7ff fe8e 	bl	2000143c <spiWrite>
    spiWrite(0x2B);
20001720:	f04f 002b 	mov.w	r0, #43	; 0x2b
20001724:	f7ff fe8a 	bl	2000143c <spiWrite>
    spiWrite(0x0C);
20001728:	f04f 000c 	mov.w	r0, #12
2000172c:	f7ff fe86 	bl	2000143c <spiWrite>
    spiWrite(0x0E);
20001730:	f04f 000e 	mov.w	r0, #14
20001734:	f7ff fe82 	bl	2000143c <spiWrite>
    spiWrite(0x08);
20001738:	f04f 0008 	mov.w	r0, #8
2000173c:	f7ff fe7e 	bl	2000143c <spiWrite>
    spiWrite(0x4E);
20001740:	f04f 004e 	mov.w	r0, #78	; 0x4e
20001744:	f7ff fe7a 	bl	2000143c <spiWrite>
    spiWrite(0xF1);
20001748:	f04f 00f1 	mov.w	r0, #241	; 0xf1
2000174c:	f7ff fe76 	bl	2000143c <spiWrite>
    spiWrite(0x37);
20001750:	f04f 0037 	mov.w	r0, #55	; 0x37
20001754:	f7ff fe72 	bl	2000143c <spiWrite>
    spiWrite(0x07);
20001758:	f04f 0007 	mov.w	r0, #7
2000175c:	f7ff fe6e 	bl	2000143c <spiWrite>
    spiWrite(0x10);
20001760:	f04f 0010 	mov.w	r0, #16
20001764:	f7ff fe6a 	bl	2000143c <spiWrite>
    spiWrite(0x03);
20001768:	f04f 0003 	mov.w	r0, #3
2000176c:	f7ff fe66 	bl	2000143c <spiWrite>
    spiWrite(0x0E);
20001770:	f04f 000e 	mov.w	r0, #14
20001774:	f7ff fe62 	bl	2000143c <spiWrite>
    spiWrite(0x09);
20001778:	f04f 0009 	mov.w	r0, #9
2000177c:	f7ff fe5e 	bl	2000143c <spiWrite>
    spiWrite(0x00);
20001780:	f04f 0000 	mov.w	r0, #0
20001784:	f7ff fe5a 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_GMCTRN1);    //Set Gamma
20001788:	f04f 00e1 	mov.w	r0, #225	; 0xe1
2000178c:	f7ff fec6 	bl	2000151c <writeCommand>
    spiWrite(0x00);
20001790:	f04f 0000 	mov.w	r0, #0
20001794:	f7ff fe52 	bl	2000143c <spiWrite>
    spiWrite(0x0E);
20001798:	f04f 000e 	mov.w	r0, #14
2000179c:	f7ff fe4e 	bl	2000143c <spiWrite>
    spiWrite(0x14);
200017a0:	f04f 0014 	mov.w	r0, #20
200017a4:	f7ff fe4a 	bl	2000143c <spiWrite>
    spiWrite(0x03);
200017a8:	f04f 0003 	mov.w	r0, #3
200017ac:	f7ff fe46 	bl	2000143c <spiWrite>
    spiWrite(0x11);
200017b0:	f04f 0011 	mov.w	r0, #17
200017b4:	f7ff fe42 	bl	2000143c <spiWrite>
    spiWrite(0x07);
200017b8:	f04f 0007 	mov.w	r0, #7
200017bc:	f7ff fe3e 	bl	2000143c <spiWrite>
    spiWrite(0x31);
200017c0:	f04f 0031 	mov.w	r0, #49	; 0x31
200017c4:	f7ff fe3a 	bl	2000143c <spiWrite>
    spiWrite(0xC1);
200017c8:	f04f 00c1 	mov.w	r0, #193	; 0xc1
200017cc:	f7ff fe36 	bl	2000143c <spiWrite>
    spiWrite(0x48);
200017d0:	f04f 0048 	mov.w	r0, #72	; 0x48
200017d4:	f7ff fe32 	bl	2000143c <spiWrite>
    spiWrite(0x08);
200017d8:	f04f 0008 	mov.w	r0, #8
200017dc:	f7ff fe2e 	bl	2000143c <spiWrite>
    spiWrite(0x0F);
200017e0:	f04f 000f 	mov.w	r0, #15
200017e4:	f7ff fe2a 	bl	2000143c <spiWrite>
    spiWrite(0x0C);
200017e8:	f04f 000c 	mov.w	r0, #12
200017ec:	f7ff fe26 	bl	2000143c <spiWrite>
    spiWrite(0x31);
200017f0:	f04f 0031 	mov.w	r0, #49	; 0x31
200017f4:	f7ff fe22 	bl	2000143c <spiWrite>
    spiWrite(0x36);
200017f8:	f04f 0036 	mov.w	r0, #54	; 0x36
200017fc:	f7ff fe1e 	bl	2000143c <spiWrite>
    spiWrite(0x0F);
20001800:	f04f 000f 	mov.w	r0, #15
20001804:	f7ff fe1a 	bl	2000143c <spiWrite>

    writeCommand(ILI9341_SLPOUT);    //Exit Sleep
20001808:	f04f 0011 	mov.w	r0, #17
2000180c:	f7ff fe86 	bl	2000151c <writeCommand>
    delay(120);
20001810:	f04f 0078 	mov.w	r0, #120	; 0x78
20001814:	f7ff fdbc 	bl	20001390 <delay>
    writeCommand(ILI9341_DISPON);    //Display on
20001818:	f04f 0029 	mov.w	r0, #41	; 0x29
2000181c:	f7ff fe7e 	bl	2000151c <writeCommand>
    delay(120);
20001820:	f04f 0078 	mov.w	r0, #120	; 0x78
20001824:	f7ff fdb4 	bl	20001390 <delay>

    print->width = ILI9341_TFTWIDTH;
20001828:	687b      	ldr	r3, [r7, #4]
2000182a:	f04f 02f0 	mov.w	r2, #240	; 0xf0
2000182e:	809a      	strh	r2, [r3, #4]
    print->height = ILI9341_TFTHEIGHT;
20001830:	687b      	ldr	r3, [r7, #4]
20001832:	f44f 72a0 	mov.w	r2, #320	; 0x140
20001836:	80da      	strh	r2, [r3, #6]
}
20001838:	f107 0708 	add.w	r7, r7, #8
2000183c:	46bd      	mov	sp, r7
2000183e:	bd80      	pop	{r7, pc}

20001840 <setAddrWindow>:
void scrollTo(uint16_t y) {
    writeCommand(ILI9341_VSCRSADD);
    spiWrite((y>>8) & 0x0011);
    spiWrite(y & 0x0011);
}
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
20001840:	b580      	push	{r7, lr}
20001842:	b084      	sub	sp, #16
20001844:	af00      	add	r7, sp, #0
20001846:	80f8      	strh	r0, [r7, #6]
20001848:	80b9      	strh	r1, [r7, #4]
2000184a:	807a      	strh	r2, [r7, #2]
2000184c:	803b      	strh	r3, [r7, #0]
    uint32_t xa = ((uint32_t)x << 16) | (x+w-1);
2000184e:	88fb      	ldrh	r3, [r7, #6]
20001850:	ea4f 4203 	mov.w	r2, r3, lsl #16
20001854:	88f9      	ldrh	r1, [r7, #6]
20001856:	887b      	ldrh	r3, [r7, #2]
20001858:	440b      	add	r3, r1
2000185a:	f103 33ff 	add.w	r3, r3, #4294967295
2000185e:	ea42 0303 	orr.w	r3, r2, r3
20001862:	60bb      	str	r3, [r7, #8]
    uint32_t ya = ((uint32_t)y << 16) | (y+h-1);
20001864:	88bb      	ldrh	r3, [r7, #4]
20001866:	ea4f 4203 	mov.w	r2, r3, lsl #16
2000186a:	88b9      	ldrh	r1, [r7, #4]
2000186c:	883b      	ldrh	r3, [r7, #0]
2000186e:	440b      	add	r3, r1
20001870:	f103 33ff 	add.w	r3, r3, #4294967295
20001874:	ea42 0303 	orr.w	r3, r2, r3
20001878:	60fb      	str	r3, [r7, #12]
    writeCommand(ILI9341_CASET); // Column addr set
2000187a:	f04f 002a 	mov.w	r0, #42	; 0x2a
2000187e:	f7ff fe4d 	bl	2000151c <writeCommand>
    SPI_WRITE32(xa);
20001882:	68bb      	ldr	r3, [r7, #8]
20001884:	b29b      	uxth	r3, r3
20001886:	4618      	mov	r0, r3
20001888:	f7ff fe26 	bl	200014d8 <SPI_WRITE32>
    writeCommand(ILI9341_PASET); // Row addr set
2000188c:	f04f 002b 	mov.w	r0, #43	; 0x2b
20001890:	f7ff fe44 	bl	2000151c <writeCommand>
    SPI_WRITE32(ya);
20001894:	68fb      	ldr	r3, [r7, #12]
20001896:	b29b      	uxth	r3, r3
20001898:	4618      	mov	r0, r3
2000189a:	f7ff fe1d 	bl	200014d8 <SPI_WRITE32>
    writeCommand(ILI9341_RAMWR); // write to RAM
2000189e:	f04f 002c 	mov.w	r0, #44	; 0x2c
200018a2:	f7ff fe3b 	bl	2000151c <writeCommand>
}
200018a6:	f107 0710 	add.w	r7, r7, #16
200018aa:	46bd      	mov	sp, r7
200018ac:	bd80      	pop	{r7, pc}
200018ae:	bf00      	nop

200018b0 <writePixel>:
void pushColor(uint16_t color) {
  SPI_WRITE16(color);
}


void writePixel(uint16_t color){
200018b0:	b580      	push	{r7, lr}
200018b2:	b082      	sub	sp, #8
200018b4:	af00      	add	r7, sp, #0
200018b6:	4603      	mov	r3, r0
200018b8:	80fb      	strh	r3, [r7, #6]
    SPI_WRITE16(color);
200018ba:	88fb      	ldrh	r3, [r7, #6]
200018bc:	4618      	mov	r0, r3
200018be:	f7ff fdf5 	bl	200014ac <SPI_WRITE16>
}
200018c2:	f107 0708 	add.w	r7, r7, #8
200018c6:	46bd      	mov	sp, r7
200018c8:	bd80      	pop	{r7, pc}
200018ca:	bf00      	nop

200018cc <writePixelCoordinates>:
void writePixels(uint16_t * colors, uint32_t len){
    SPI_WRITE_PIXELS((uint8_t*)colors , len * 2);
}


void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
200018cc:	b580      	push	{r7, lr}
200018ce:	b084      	sub	sp, #16
200018d0:	af00      	add	r7, sp, #0
200018d2:	60f8      	str	r0, [r7, #12]
200018d4:	8179      	strh	r1, [r7, #10]
200018d6:	813a      	strh	r2, [r7, #8]
200018d8:	80fb      	strh	r3, [r7, #6]
    if((x < 0) ||(x >= print->width) || (y < 0) || (y >= print->height)) return;
200018da:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
200018de:	2b00      	cmp	r3, #0
200018e0:	db20      	blt.n	20001924 <writePixelCoordinates+0x58>
200018e2:	68fb      	ldr	r3, [r7, #12]
200018e4:	889b      	ldrh	r3, [r3, #4]
200018e6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
200018ea:	b21b      	sxth	r3, r3
200018ec:	429a      	cmp	r2, r3
200018ee:	da1b      	bge.n	20001928 <writePixelCoordinates+0x5c>
200018f0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
200018f4:	2b00      	cmp	r3, #0
200018f6:	db19      	blt.n	2000192c <writePixelCoordinates+0x60>
200018f8:	68fb      	ldr	r3, [r7, #12]
200018fa:	88db      	ldrh	r3, [r3, #6]
200018fc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20001900:	b21b      	sxth	r3, r3
20001902:	429a      	cmp	r2, r3
20001904:	da14      	bge.n	20001930 <writePixelCoordinates+0x64>
    setAddrWindow(x,y,1,1);
20001906:	897a      	ldrh	r2, [r7, #10]
20001908:	893b      	ldrh	r3, [r7, #8]
2000190a:	4610      	mov	r0, r2
2000190c:	4619      	mov	r1, r3
2000190e:	f04f 0201 	mov.w	r2, #1
20001912:	f04f 0301 	mov.w	r3, #1
20001916:	f7ff ff93 	bl	20001840 <setAddrWindow>
    writePixel(color);
2000191a:	88fb      	ldrh	r3, [r7, #6]
2000191c:	4618      	mov	r0, r3
2000191e:	f7ff ffc7 	bl	200018b0 <writePixel>
20001922:	e006      	b.n	20001932 <writePixelCoordinates+0x66>
    SPI_WRITE_PIXELS((uint8_t*)colors , len * 2);
}


void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
    if((x < 0) ||(x >= print->width) || (y < 0) || (y >= print->height)) return;
20001924:	bf00      	nop
20001926:	e004      	b.n	20001932 <writePixelCoordinates+0x66>
20001928:	bf00      	nop
2000192a:	e002      	b.n	20001932 <writePixelCoordinates+0x66>
2000192c:	bf00      	nop
2000192e:	e000      	b.n	20001932 <writePixelCoordinates+0x66>
20001930:	bf00      	nop
    setAddrWindow(x,y,1,1);
    writePixel(color);
}
20001932:	f107 0710 	add.w	r7, r7, #16
20001936:	46bd      	mov	sp, r7
20001938:	bd80      	pop	{r7, pc}
2000193a:	bf00      	nop

2000193c <writeColor>:
void writeColor(struct Print * print, uint16_t color, uint32_t len){
2000193c:	b580      	push	{r7, lr}
2000193e:	b086      	sub	sp, #24
20001940:	af00      	add	r7, sp, #0
20001942:	60f8      	str	r0, [r7, #12]
20001944:	460b      	mov	r3, r1
20001946:	607a      	str	r2, [r7, #4]
20001948:	817b      	strh	r3, [r7, #10]
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
2000194a:	897b      	ldrh	r3, [r7, #10]
2000194c:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001950:	b29b      	uxth	r3, r3
20001952:	75bb      	strb	r3, [r7, #22]
20001954:	897b      	ldrh	r3, [r7, #10]
20001956:	75fb      	strb	r3, [r7, #23]
	for ( t=len; t; t--){
20001958:	687b      	ldr	r3, [r7, #4]
2000195a:	613b      	str	r3, [r7, #16]
2000195c:	e00b      	b.n	20001976 <writeColor+0x3a>
		spiWrite(hi);
2000195e:	7dbb      	ldrb	r3, [r7, #22]
20001960:	4618      	mov	r0, r3
20001962:	f7ff fd6b 	bl	2000143c <spiWrite>
		spiWrite(lo);
20001966:	7dfb      	ldrb	r3, [r7, #23]
20001968:	4618      	mov	r0, r3
2000196a:	f7ff fd67 	bl	2000143c <spiWrite>
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
	for ( t=len; t; t--){
2000196e:	693b      	ldr	r3, [r7, #16]
20001970:	f103 33ff 	add.w	r3, r3, #4294967295
20001974:	613b      	str	r3, [r7, #16]
20001976:	693b      	ldr	r3, [r7, #16]
20001978:	2b00      	cmp	r3, #0
2000197a:	d1f0      	bne.n	2000195e <writeColor+0x22>
		spiWrite(hi);
		spiWrite(lo);
	}

}
2000197c:	f107 0718 	add.w	r7, r7, #24
20001980:	46bd      	mov	sp, r7
20001982:	bd80      	pop	{r7, pc}

20001984 <writeFillRect>:

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
20001984:	b580      	push	{r7, lr}
20001986:	b086      	sub	sp, #24
20001988:	af00      	add	r7, sp, #0
2000198a:	60f8      	str	r0, [r7, #12]
2000198c:	8179      	strh	r1, [r7, #10]
2000198e:	813a      	strh	r2, [r7, #8]
20001990:	80fb      	strh	r3, [r7, #6]
    if((x >= print->width) || (y >= print->height)) return;
20001992:	68fb      	ldr	r3, [r7, #12]
20001994:	889b      	ldrh	r3, [r3, #4]
20001996:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
2000199a:	b21b      	sxth	r3, r3
2000199c:	429a      	cmp	r2, r3
2000199e:	da69      	bge.n	20001a74 <writeFillRect+0xf0>
200019a0:	68fb      	ldr	r3, [r7, #12]
200019a2:	88db      	ldrh	r3, [r3, #6]
200019a4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200019a8:	b21b      	sxth	r3, r3
200019aa:	429a      	cmp	r2, r3
200019ac:	da64      	bge.n	20001a78 <writeFillRect+0xf4>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
200019ae:	897a      	ldrh	r2, [r7, #10]
200019b0:	88fb      	ldrh	r3, [r7, #6]
200019b2:	4413      	add	r3, r2
200019b4:	b29b      	uxth	r3, r3
200019b6:	f103 33ff 	add.w	r3, r3, #4294967295
200019ba:	b29b      	uxth	r3, r3
200019bc:	823b      	strh	r3, [r7, #16]
200019be:	893a      	ldrh	r2, [r7, #8]
200019c0:	8c3b      	ldrh	r3, [r7, #32]
200019c2:	4413      	add	r3, r2
200019c4:	b29b      	uxth	r3, r3
200019c6:	f103 33ff 	add.w	r3, r3, #4294967295
200019ca:	b29b      	uxth	r3, r3
200019cc:	827b      	strh	r3, [r7, #18]
    if((x2 < 0) || (y2 < 0)) return;
200019ce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
200019d2:	2b00      	cmp	r3, #0
200019d4:	db52      	blt.n	20001a7c <writeFillRect+0xf8>
200019d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
200019da:	2b00      	cmp	r3, #0
200019dc:	db50      	blt.n	20001a80 <writeFillRect+0xfc>

    // Clip left/top
    if(x < 0) {
200019de:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
200019e2:	2b00      	cmp	r3, #0
200019e4:	da07      	bge.n	200019f6 <writeFillRect+0x72>
        x = 0;
200019e6:	f04f 0300 	mov.w	r3, #0
200019ea:	817b      	strh	r3, [r7, #10]
        w = x2 + 1;
200019ec:	8a3b      	ldrh	r3, [r7, #16]
200019ee:	f103 0301 	add.w	r3, r3, #1
200019f2:	b29b      	uxth	r3, r3
200019f4:	80fb      	strh	r3, [r7, #6]
    }
    if(y < 0) {
200019f6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
200019fa:	2b00      	cmp	r3, #0
200019fc:	da07      	bge.n	20001a0e <writeFillRect+0x8a>
        y = 0;
200019fe:	f04f 0300 	mov.w	r3, #0
20001a02:	813b      	strh	r3, [r7, #8]
        h = y2 + 1;
20001a04:	8a7b      	ldrh	r3, [r7, #18]
20001a06:	f103 0301 	add.w	r3, r3, #1
20001a0a:	b29b      	uxth	r3, r3
20001a0c:	843b      	strh	r3, [r7, #32]
    }

    // Clip right/bottom
    if(x2 >= print->width)  w = print->width  - x;
20001a0e:	68fb      	ldr	r3, [r7, #12]
20001a10:	889b      	ldrh	r3, [r3, #4]
20001a12:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
20001a16:	b21b      	sxth	r3, r3
20001a18:	429a      	cmp	r2, r3
20001a1a:	db07      	blt.n	20001a2c <writeFillRect+0xa8>
20001a1c:	68fb      	ldr	r3, [r7, #12]
20001a1e:	889b      	ldrh	r3, [r3, #4]
20001a20:	b29a      	uxth	r2, r3
20001a22:	897b      	ldrh	r3, [r7, #10]
20001a24:	ebc3 0302 	rsb	r3, r3, r2
20001a28:	b29b      	uxth	r3, r3
20001a2a:	80fb      	strh	r3, [r7, #6]
    if(y2 >= print->height) h = print->height - y;
20001a2c:	68fb      	ldr	r3, [r7, #12]
20001a2e:	88db      	ldrh	r3, [r3, #6]
20001a30:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
20001a34:	b21b      	sxth	r3, r3
20001a36:	429a      	cmp	r2, r3
20001a38:	db07      	blt.n	20001a4a <writeFillRect+0xc6>
20001a3a:	68fb      	ldr	r3, [r7, #12]
20001a3c:	88db      	ldrh	r3, [r3, #6]
20001a3e:	b29a      	uxth	r2, r3
20001a40:	893b      	ldrh	r3, [r7, #8]
20001a42:	ebc3 0302 	rsb	r3, r3, r2
20001a46:	b29b      	uxth	r3, r3
20001a48:	843b      	strh	r3, [r7, #32]

    int32_t len = (int32_t)w * h;
20001a4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20001a4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
20001a52:	fb02 f303 	mul.w	r3, r2, r3
20001a56:	617b      	str	r3, [r7, #20]
    setAddrWindow(x, y, w, h);
20001a58:	8978      	ldrh	r0, [r7, #10]
20001a5a:	8939      	ldrh	r1, [r7, #8]
20001a5c:	88fa      	ldrh	r2, [r7, #6]
20001a5e:	8c3b      	ldrh	r3, [r7, #32]
20001a60:	f7ff feee 	bl	20001840 <setAddrWindow>
    writeColor(print, color, len);
20001a64:	697b      	ldr	r3, [r7, #20]
20001a66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20001a68:	68f8      	ldr	r0, [r7, #12]
20001a6a:	4611      	mov	r1, r2
20001a6c:	461a      	mov	r2, r3
20001a6e:	f7ff ff65 	bl	2000193c <writeColor>
20001a72:	e006      	b.n	20001a82 <writeFillRect+0xfe>
	}

}

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
    if((x >= print->width) || (y >= print->height)) return;
20001a74:	bf00      	nop
20001a76:	e004      	b.n	20001a82 <writeFillRect+0xfe>
20001a78:	bf00      	nop
20001a7a:	e002      	b.n	20001a82 <writeFillRect+0xfe>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
    if((x2 < 0) || (y2 < 0)) return;
20001a7c:	bf00      	nop
20001a7e:	e000      	b.n	20001a82 <writeFillRect+0xfe>
20001a80:	bf00      	nop
    if(y2 >= print->height) h = print->height - y;

    int32_t len = (int32_t)w * h;
    setAddrWindow(x, y, w, h);
    writeColor(print, color, len);
}
20001a82:	f107 0718 	add.w	r7, r7, #24
20001a86:	46bd      	mov	sp, r7
20001a88:	bd80      	pop	{r7, pc}
20001a8a:	bf00      	nop

20001a8c <writeFastVLine>:

void writeFastVLine(struct Print * print,int16_t x, int16_t y, int16_t h, uint16_t color){
20001a8c:	b580      	push	{r7, lr}
20001a8e:	b086      	sub	sp, #24
20001a90:	af02      	add	r7, sp, #8
20001a92:	60f8      	str	r0, [r7, #12]
20001a94:	8179      	strh	r1, [r7, #10]
20001a96:	813a      	strh	r2, [r7, #8]
20001a98:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x, y, 1, h, color);
20001a9a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20001a9e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
20001aa2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
20001aa6:	9100      	str	r1, [sp, #0]
20001aa8:	8b39      	ldrh	r1, [r7, #24]
20001aaa:	9101      	str	r1, [sp, #4]
20001aac:	68f8      	ldr	r0, [r7, #12]
20001aae:	4611      	mov	r1, r2
20001ab0:	461a      	mov	r2, r3
20001ab2:	f04f 0301 	mov.w	r3, #1
20001ab6:	f7ff ff65 	bl	20001984 <writeFillRect>
}
20001aba:	f107 0710 	add.w	r7, r7, #16
20001abe:	46bd      	mov	sp, r7
20001ac0:	bd80      	pop	{r7, pc}
20001ac2:	bf00      	nop

20001ac4 <writeFastHLine>:

void writeFastHLine(struct Print * print,int16_t x, int16_t y, int16_t w, uint16_t color){
20001ac4:	b580      	push	{r7, lr}
20001ac6:	b086      	sub	sp, #24
20001ac8:	af02      	add	r7, sp, #8
20001aca:	60f8      	str	r0, [r7, #12]
20001acc:	8179      	strh	r1, [r7, #10]
20001ace:	813a      	strh	r2, [r7, #8]
20001ad0:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x, y, w, 1, color);
20001ad2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20001ad6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20001ada:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20001ade:	f04f 0001 	mov.w	r0, #1
20001ae2:	9000      	str	r0, [sp, #0]
20001ae4:	8b38      	ldrh	r0, [r7, #24]
20001ae6:	9001      	str	r0, [sp, #4]
20001ae8:	68f8      	ldr	r0, [r7, #12]
20001aea:	f7ff ff4b 	bl	20001984 <writeFillRect>
}
20001aee:	f107 0710 	add.w	r7, r7, #16
20001af2:	46bd      	mov	sp, r7
20001af4:	bd80      	pop	{r7, pc}
20001af6:	bf00      	nop

20001af8 <readcommand8>:

uint8_t readcommand8(uint8_t c, uint8_t index) {
20001af8:	b580      	push	{r7, lr}
20001afa:	b084      	sub	sp, #16
20001afc:	af00      	add	r7, sp, #0
20001afe:	4602      	mov	r2, r0
20001b00:	460b      	mov	r3, r1
20001b02:	71fa      	strb	r2, [r7, #7]
20001b04:	71bb      	strb	r3, [r7, #6]

    writeCommand(0xD9);  // woo sekret command?
20001b06:	f04f 00d9 	mov.w	r0, #217	; 0xd9
20001b0a:	f7ff fd07 	bl	2000151c <writeCommand>
    spiWrite(0x10 + index);
20001b0e:	79bb      	ldrb	r3, [r7, #6]
20001b10:	f103 0310 	add.w	r3, r3, #16
20001b14:	b2db      	uxtb	r3, r3
20001b16:	4618      	mov	r0, r3
20001b18:	f7ff fc90 	bl	2000143c <spiWrite>
    writeCommand(c);
20001b1c:	79fb      	ldrb	r3, [r7, #7]
20001b1e:	4618      	mov	r0, r3
20001b20:	f7ff fcfc 	bl	2000151c <writeCommand>
    uint8_t r = spiRead();
20001b24:	f7ff fcb6 	bl	20001494 <spiRead>
20001b28:	4603      	mov	r3, r0
20001b2a:	73fb      	strb	r3, [r7, #15]
    return r;
20001b2c:	7bfb      	ldrb	r3, [r7, #15]
}
20001b2e:	4618      	mov	r0, r3
20001b30:	f107 0710 	add.w	r7, r7, #16
20001b34:	46bd      	mov	sp, r7
20001b36:	bd80      	pop	{r7, pc}

20001b38 <drawFastVLine>:
void drawPixel(struct Print * print, int16_t x, int16_t y, uint16_t color){
    writePixelCoordinates(print, x, y, color);
}

void drawFastVLine(struct Print * print,int16_t x, int16_t y,
        int16_t h, uint16_t color) {
20001b38:	b580      	push	{r7, lr}
20001b3a:	b086      	sub	sp, #24
20001b3c:	af02      	add	r7, sp, #8
20001b3e:	60f8      	str	r0, [r7, #12]
20001b40:	8179      	strh	r1, [r7, #10]
20001b42:	813a      	strh	r2, [r7, #8]
20001b44:	80fb      	strh	r3, [r7, #6]
    writeFastVLine(print, x, y, h, color);
20001b46:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20001b4a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20001b4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20001b52:	8b38      	ldrh	r0, [r7, #24]
20001b54:	9000      	str	r0, [sp, #0]
20001b56:	68f8      	ldr	r0, [r7, #12]
20001b58:	f7ff ff98 	bl	20001a8c <writeFastVLine>
}
20001b5c:	f107 0710 	add.w	r7, r7, #16
20001b60:	46bd      	mov	sp, r7
20001b62:	bd80      	pop	{r7, pc}

20001b64 <drawFastHLine>:

void drawFastHLine(struct Print * print,int16_t x, int16_t y,
        int16_t w, uint16_t color) {
20001b64:	b580      	push	{r7, lr}
20001b66:	b086      	sub	sp, #24
20001b68:	af02      	add	r7, sp, #8
20001b6a:	60f8      	str	r0, [r7, #12]
20001b6c:	8179      	strh	r1, [r7, #10]
20001b6e:	813a      	strh	r2, [r7, #8]
20001b70:	80fb      	strh	r3, [r7, #6]
    writeFastHLine(print, x, y, w, color);
20001b72:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20001b76:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20001b7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20001b7e:	8b38      	ldrh	r0, [r7, #24]
20001b80:	9000      	str	r0, [sp, #0]
20001b82:	68f8      	ldr	r0, [r7, #12]
20001b84:	f7ff ff9e 	bl	20001ac4 <writeFastHLine>
}
20001b88:	f107 0710 	add.w	r7, r7, #16
20001b8c:	46bd      	mov	sp, r7
20001b8e:	bd80      	pop	{r7, pc}

20001b90 <fillRect>:

void fillRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {
20001b90:	b580      	push	{r7, lr}
20001b92:	b086      	sub	sp, #24
20001b94:	af02      	add	r7, sp, #8
20001b96:	60f8      	str	r0, [r7, #12]
20001b98:	8179      	strh	r1, [r7, #10]
20001b9a:	813a      	strh	r2, [r7, #8]
20001b9c:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x,y,w,h,color);
20001b9e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20001ba2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20001ba6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20001baa:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
20001bae:	9000      	str	r0, [sp, #0]
20001bb0:	8bb8      	ldrh	r0, [r7, #28]
20001bb2:	9001      	str	r0, [sp, #4]
20001bb4:	68f8      	ldr	r0, [r7, #12]
20001bb6:	f7ff fee5 	bl	20001984 <writeFillRect>
}
20001bba:	f107 0710 	add.w	r7, r7, #16
20001bbe:	46bd      	mov	sp, r7
20001bc0:	bd80      	pop	{r7, pc}
20001bc2:	bf00      	nop

20001bc4 <main>:

struct Print * print;
#define min(a,b) (((a)<(b))?(a):(b))

int main()
{
20001bc4:	b580      	push	{r7, lr}
20001bc6:	b082      	sub	sp, #8
20001bc8:	af02      	add	r7, sp, #8
	print = (struct Print *) malloc(sizeof(struct Print));
20001bca:	f04f 0020 	mov.w	r0, #32
20001bce:	f002 fa73 	bl	200040b8 <malloc>
20001bd2:	4603      	mov	r3, r0
20001bd4:	461a      	mov	r2, r3
20001bd6:	f64a 5388 	movw	r3, #44424	; 0xad88
20001bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bde:	601a      	str	r2, [r3, #0]
	print->HEIGHT = ILI9341_TFTHEIGHT;
20001be0:	f64a 5388 	movw	r3, #44424	; 0xad88
20001be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001be8:	681b      	ldr	r3, [r3, #0]
20001bea:	f44f 72a0 	mov.w	r2, #320	; 0x140
20001bee:	805a      	strh	r2, [r3, #2]
	print->WIDTH = ILI9341_TFTWIDTH;
20001bf0:	f64a 5388 	movw	r3, #44424	; 0xad88
20001bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bf8:	681b      	ldr	r3, [r3, #0]
20001bfa:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20001bfe:	801a      	strh	r2, [r3, #0]

	MSS_SPI_init( &g_mss_spi1 );
20001c00:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20001c04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c08:	f001 fb18 	bl	2000323c <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20001c0c:	f04f 0308 	mov.w	r3, #8
20001c10:	9300      	str	r3, [sp, #0]
20001c12:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20001c16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c1a:	f04f 0100 	mov.w	r1, #0
20001c1e:	f04f 0200 	mov.w	r2, #0
20001c22:	f04f 0307 	mov.w	r3, #7
20001c26:	f001 fcc3 	bl	200035b0 <MSS_SPI_configure_master_mode>
	    MSS_SPI_SLAVE_0,
	    MSS_SPI_MODE0,
	    MSS_SPI_PCLK_DIV_256,
	    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);
	MSS_SPI_configure_master_mode
20001c2a:	f04f 0308 	mov.w	r3, #8
20001c2e:	9300      	str	r3, [sp, #0]
20001c30:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20001c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c38:	f04f 0101 	mov.w	r1, #1
20001c3c:	f04f 0200 	mov.w	r2, #0
20001c40:	f04f 0307 	mov.w	r3, #7
20001c44:	f001 fcb4 	bl	200035b0 <MSS_SPI_configure_master_mode>
		    MSS_SPI_MODE0,
		    MSS_SPI_PCLK_DIV_256,
		    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
		);

	  MSS_SPI_configure_slave_mode
20001c48:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20001c4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c50:	f04f 0100 	mov.w	r1, #0
20001c54:	f04f 0207 	mov.w	r2, #7
20001c58:	f04f 0308 	mov.w	r3, #8
20001c5c:	f001 fc38 	bl	200034d0 <MSS_SPI_configure_slave_mode>
			MSS_SPI_PCLK_DIV_256,
			MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
		);
//	  MSS_SPI_set_frame_rx_handler( &g_mss_spi1, rx_handler );
//
	setup(print);
20001c60:	f64a 5388 	movw	r3, #44424	; 0xad88
20001c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c68:	681b      	ldr	r3, [r3, #0]
20001c6a:	4618      	mov	r0, r3
20001c6c:	f000 fe10 	bl	20002890 <setup>
		//fillScreen(print, ILI9341_BLACK);
//		uint8_t cmd = 0x11;
//		spiWrite(cmd);
//		delay(100);

	}
20001c70:	e7fe      	b.n	20001c70 <main+0xac>
20001c72:	bf00      	nop

20001c74 <testFillScreen>:

	free(print);
	return 0;
}

void testFillScreen(struct Print * print) {
20001c74:	b580      	push	{r7, lr}
20001c76:	b082      	sub	sp, #8
20001c78:	af00      	add	r7, sp, #0
20001c7a:	6078      	str	r0, [r7, #4]
  fillScreen(print, ILI9341_BLACK);
20001c7c:	6878      	ldr	r0, [r7, #4]
20001c7e:	f04f 0100 	mov.w	r1, #0
20001c82:	f7fe fcab 	bl	200005dc <fillScreen>
  fillScreen(print, ILI9341_RED);
20001c86:	6878      	ldr	r0, [r7, #4]
20001c88:	f44f 4178 	mov.w	r1, #63488	; 0xf800
20001c8c:	f7fe fca6 	bl	200005dc <fillScreen>
  fillScreen(print, ILI9341_GREEN);
20001c90:	6878      	ldr	r0, [r7, #4]
20001c92:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
20001c96:	f7fe fca1 	bl	200005dc <fillScreen>
  fillScreen(print, ILI9341_BLUE);
20001c9a:	6878      	ldr	r0, [r7, #4]
20001c9c:	f04f 011f 	mov.w	r1, #31
20001ca0:	f7fe fc9c 	bl	200005dc <fillScreen>
  fillScreen(print, ILI9341_BLACK);
20001ca4:	6878      	ldr	r0, [r7, #4]
20001ca6:	f04f 0100 	mov.w	r1, #0
20001caa:	f7fe fc97 	bl	200005dc <fillScreen>
}
20001cae:	f107 0708 	add.w	r7, r7, #8
20001cb2:	46bd      	mov	sp, r7
20001cb4:	bd80      	pop	{r7, pc}
20001cb6:	bf00      	nop

20001cb8 <testLines>:
//  println("in the gobberwarts");
//  println("with my blurglecruncheon,");
//  println("see if I don't!");
//}

void testLines(struct Print * print, uint16_t color) {
20001cb8:	b580      	push	{r7, lr}
20001cba:	b08a      	sub	sp, #40	; 0x28
20001cbc:	af02      	add	r7, sp, #8
20001cbe:	6078      	str	r0, [r7, #4]
20001cc0:	460b      	mov	r3, r1
20001cc2:	807b      	strh	r3, [r7, #2]
  int           x1, y1, x2, y2,
                w = width(print),
20001cc4:	6878      	ldr	r0, [r7, #4]
20001cc6:	f7ff fb47 	bl	20001358 <width>
20001cca:	4603      	mov	r3, r0
20001ccc:	b29b      	uxth	r3, r3
20001cce:	b21b      	sxth	r3, r3
20001cd0:	61bb      	str	r3, [r7, #24]
                h = height(print);
20001cd2:	6878      	ldr	r0, [r7, #4]
20001cd4:	f7ff fb4e 	bl	20001374 <height>
20001cd8:	4603      	mov	r3, r0
20001cda:	b29b      	uxth	r3, r3
20001cdc:	b21b      	sxth	r3, r3
20001cde:	61fb      	str	r3, [r7, #28]

  fillScreen(print, ILI9341_BLACK);
20001ce0:	6878      	ldr	r0, [r7, #4]
20001ce2:	f04f 0100 	mov.w	r1, #0
20001ce6:	f7fe fc79 	bl	200005dc <fillScreen>

  x1 = y1 = 0;
20001cea:	f04f 0300 	mov.w	r3, #0
20001cee:	60fb      	str	r3, [r7, #12]
20001cf0:	68fb      	ldr	r3, [r7, #12]
20001cf2:	60bb      	str	r3, [r7, #8]
  y2    = h - 1;
20001cf4:	69fb      	ldr	r3, [r7, #28]
20001cf6:	f103 33ff 	add.w	r3, r3, #4294967295
20001cfa:	617b      	str	r3, [r7, #20]
  for(x2=0; x2<w; x2+=6) drawLine(print, x1, y1, x2, y2, color);
20001cfc:	f04f 0300 	mov.w	r3, #0
20001d00:	613b      	str	r3, [r7, #16]
20001d02:	e015      	b.n	20001d30 <testLines+0x78>
20001d04:	68bb      	ldr	r3, [r7, #8]
20001d06:	b299      	uxth	r1, r3
20001d08:	68fb      	ldr	r3, [r7, #12]
20001d0a:	b29a      	uxth	r2, r3
20001d0c:	693b      	ldr	r3, [r7, #16]
20001d0e:	b29b      	uxth	r3, r3
20001d10:	6978      	ldr	r0, [r7, #20]
20001d12:	b280      	uxth	r0, r0
20001d14:	b209      	sxth	r1, r1
20001d16:	b212      	sxth	r2, r2
20001d18:	b21b      	sxth	r3, r3
20001d1a:	b200      	sxth	r0, r0
20001d1c:	9000      	str	r0, [sp, #0]
20001d1e:	8878      	ldrh	r0, [r7, #2]
20001d20:	9001      	str	r0, [sp, #4]
20001d22:	6878      	ldr	r0, [r7, #4]
20001d24:	f7fe fc74 	bl	20000610 <drawLine>
20001d28:	693b      	ldr	r3, [r7, #16]
20001d2a:	f103 0306 	add.w	r3, r3, #6
20001d2e:	613b      	str	r3, [r7, #16]
20001d30:	693a      	ldr	r2, [r7, #16]
20001d32:	69bb      	ldr	r3, [r7, #24]
20001d34:	429a      	cmp	r2, r3
20001d36:	dbe5      	blt.n	20001d04 <testLines+0x4c>
  x2    = w - 1;
20001d38:	69bb      	ldr	r3, [r7, #24]
20001d3a:	f103 33ff 	add.w	r3, r3, #4294967295
20001d3e:	613b      	str	r3, [r7, #16]
  for(y2=0; y2<h; y2+=6) drawLine(print, x1, y1, x2, y2, color);
20001d40:	f04f 0300 	mov.w	r3, #0
20001d44:	617b      	str	r3, [r7, #20]
20001d46:	e015      	b.n	20001d74 <testLines+0xbc>
20001d48:	68bb      	ldr	r3, [r7, #8]
20001d4a:	b299      	uxth	r1, r3
20001d4c:	68fb      	ldr	r3, [r7, #12]
20001d4e:	b29a      	uxth	r2, r3
20001d50:	693b      	ldr	r3, [r7, #16]
20001d52:	b29b      	uxth	r3, r3
20001d54:	6978      	ldr	r0, [r7, #20]
20001d56:	b280      	uxth	r0, r0
20001d58:	b209      	sxth	r1, r1
20001d5a:	b212      	sxth	r2, r2
20001d5c:	b21b      	sxth	r3, r3
20001d5e:	b200      	sxth	r0, r0
20001d60:	9000      	str	r0, [sp, #0]
20001d62:	8878      	ldrh	r0, [r7, #2]
20001d64:	9001      	str	r0, [sp, #4]
20001d66:	6878      	ldr	r0, [r7, #4]
20001d68:	f7fe fc52 	bl	20000610 <drawLine>
20001d6c:	697b      	ldr	r3, [r7, #20]
20001d6e:	f103 0306 	add.w	r3, r3, #6
20001d72:	617b      	str	r3, [r7, #20]
20001d74:	697a      	ldr	r2, [r7, #20]
20001d76:	69fb      	ldr	r3, [r7, #28]
20001d78:	429a      	cmp	r2, r3
20001d7a:	dbe5      	blt.n	20001d48 <testLines+0x90>


  fillScreen(print,ILI9341_BLACK);
20001d7c:	6878      	ldr	r0, [r7, #4]
20001d7e:	f04f 0100 	mov.w	r1, #0
20001d82:	f7fe fc2b 	bl	200005dc <fillScreen>

  x1    = w - 1;
20001d86:	69bb      	ldr	r3, [r7, #24]
20001d88:	f103 33ff 	add.w	r3, r3, #4294967295
20001d8c:	60bb      	str	r3, [r7, #8]
  y1    = 0;
20001d8e:	f04f 0300 	mov.w	r3, #0
20001d92:	60fb      	str	r3, [r7, #12]
  y2    = h - 1;
20001d94:	69fb      	ldr	r3, [r7, #28]
20001d96:	f103 33ff 	add.w	r3, r3, #4294967295
20001d9a:	617b      	str	r3, [r7, #20]

  for(x2=0; x2<w; x2+=6) drawLine(print, x1, y1, x2, y2, color);
20001d9c:	f04f 0300 	mov.w	r3, #0
20001da0:	613b      	str	r3, [r7, #16]
20001da2:	e015      	b.n	20001dd0 <testLines+0x118>
20001da4:	68bb      	ldr	r3, [r7, #8]
20001da6:	b299      	uxth	r1, r3
20001da8:	68fb      	ldr	r3, [r7, #12]
20001daa:	b29a      	uxth	r2, r3
20001dac:	693b      	ldr	r3, [r7, #16]
20001dae:	b29b      	uxth	r3, r3
20001db0:	6978      	ldr	r0, [r7, #20]
20001db2:	b280      	uxth	r0, r0
20001db4:	b209      	sxth	r1, r1
20001db6:	b212      	sxth	r2, r2
20001db8:	b21b      	sxth	r3, r3
20001dba:	b200      	sxth	r0, r0
20001dbc:	9000      	str	r0, [sp, #0]
20001dbe:	8878      	ldrh	r0, [r7, #2]
20001dc0:	9001      	str	r0, [sp, #4]
20001dc2:	6878      	ldr	r0, [r7, #4]
20001dc4:	f7fe fc24 	bl	20000610 <drawLine>
20001dc8:	693b      	ldr	r3, [r7, #16]
20001dca:	f103 0306 	add.w	r3, r3, #6
20001dce:	613b      	str	r3, [r7, #16]
20001dd0:	693a      	ldr	r2, [r7, #16]
20001dd2:	69bb      	ldr	r3, [r7, #24]
20001dd4:	429a      	cmp	r2, r3
20001dd6:	dbe5      	blt.n	20001da4 <testLines+0xec>
  x2    = 0;
20001dd8:	f04f 0300 	mov.w	r3, #0
20001ddc:	613b      	str	r3, [r7, #16]
  for(y2=0; y2<h; y2+=6) drawLine(print, x1, y1, x2, y2, color);
20001dde:	f04f 0300 	mov.w	r3, #0
20001de2:	617b      	str	r3, [r7, #20]
20001de4:	e015      	b.n	20001e12 <testLines+0x15a>
20001de6:	68bb      	ldr	r3, [r7, #8]
20001de8:	b299      	uxth	r1, r3
20001dea:	68fb      	ldr	r3, [r7, #12]
20001dec:	b29a      	uxth	r2, r3
20001dee:	693b      	ldr	r3, [r7, #16]
20001df0:	b29b      	uxth	r3, r3
20001df2:	6978      	ldr	r0, [r7, #20]
20001df4:	b280      	uxth	r0, r0
20001df6:	b209      	sxth	r1, r1
20001df8:	b212      	sxth	r2, r2
20001dfa:	b21b      	sxth	r3, r3
20001dfc:	b200      	sxth	r0, r0
20001dfe:	9000      	str	r0, [sp, #0]
20001e00:	8878      	ldrh	r0, [r7, #2]
20001e02:	9001      	str	r0, [sp, #4]
20001e04:	6878      	ldr	r0, [r7, #4]
20001e06:	f7fe fc03 	bl	20000610 <drawLine>
20001e0a:	697b      	ldr	r3, [r7, #20]
20001e0c:	f103 0306 	add.w	r3, r3, #6
20001e10:	617b      	str	r3, [r7, #20]
20001e12:	697a      	ldr	r2, [r7, #20]
20001e14:	69fb      	ldr	r3, [r7, #28]
20001e16:	429a      	cmp	r2, r3
20001e18:	dbe5      	blt.n	20001de6 <testLines+0x12e>

  fillScreen(print,ILI9341_BLACK);
20001e1a:	6878      	ldr	r0, [r7, #4]
20001e1c:	f04f 0100 	mov.w	r1, #0
20001e20:	f7fe fbdc 	bl	200005dc <fillScreen>

  x1    = 0;
20001e24:	f04f 0300 	mov.w	r3, #0
20001e28:	60bb      	str	r3, [r7, #8]
  y1    = h - 1;
20001e2a:	69fb      	ldr	r3, [r7, #28]
20001e2c:	f103 33ff 	add.w	r3, r3, #4294967295
20001e30:	60fb      	str	r3, [r7, #12]
  y2    = 0;
20001e32:	f04f 0300 	mov.w	r3, #0
20001e36:	617b      	str	r3, [r7, #20]
  for(x2=0; x2<w; x2+=6) drawLine(print, x1, y1, x2, y2, color);
20001e38:	f04f 0300 	mov.w	r3, #0
20001e3c:	613b      	str	r3, [r7, #16]
20001e3e:	e015      	b.n	20001e6c <testLines+0x1b4>
20001e40:	68bb      	ldr	r3, [r7, #8]
20001e42:	b299      	uxth	r1, r3
20001e44:	68fb      	ldr	r3, [r7, #12]
20001e46:	b29a      	uxth	r2, r3
20001e48:	693b      	ldr	r3, [r7, #16]
20001e4a:	b29b      	uxth	r3, r3
20001e4c:	6978      	ldr	r0, [r7, #20]
20001e4e:	b280      	uxth	r0, r0
20001e50:	b209      	sxth	r1, r1
20001e52:	b212      	sxth	r2, r2
20001e54:	b21b      	sxth	r3, r3
20001e56:	b200      	sxth	r0, r0
20001e58:	9000      	str	r0, [sp, #0]
20001e5a:	8878      	ldrh	r0, [r7, #2]
20001e5c:	9001      	str	r0, [sp, #4]
20001e5e:	6878      	ldr	r0, [r7, #4]
20001e60:	f7fe fbd6 	bl	20000610 <drawLine>
20001e64:	693b      	ldr	r3, [r7, #16]
20001e66:	f103 0306 	add.w	r3, r3, #6
20001e6a:	613b      	str	r3, [r7, #16]
20001e6c:	693a      	ldr	r2, [r7, #16]
20001e6e:	69bb      	ldr	r3, [r7, #24]
20001e70:	429a      	cmp	r2, r3
20001e72:	dbe5      	blt.n	20001e40 <testLines+0x188>
  x2    = w - 1;
20001e74:	69bb      	ldr	r3, [r7, #24]
20001e76:	f103 33ff 	add.w	r3, r3, #4294967295
20001e7a:	613b      	str	r3, [r7, #16]
  for(y2=0; y2<h; y2+=6) drawLine(print, x1, y1, x2, y2, color);
20001e7c:	f04f 0300 	mov.w	r3, #0
20001e80:	617b      	str	r3, [r7, #20]
20001e82:	e015      	b.n	20001eb0 <testLines+0x1f8>
20001e84:	68bb      	ldr	r3, [r7, #8]
20001e86:	b299      	uxth	r1, r3
20001e88:	68fb      	ldr	r3, [r7, #12]
20001e8a:	b29a      	uxth	r2, r3
20001e8c:	693b      	ldr	r3, [r7, #16]
20001e8e:	b29b      	uxth	r3, r3
20001e90:	6978      	ldr	r0, [r7, #20]
20001e92:	b280      	uxth	r0, r0
20001e94:	b209      	sxth	r1, r1
20001e96:	b212      	sxth	r2, r2
20001e98:	b21b      	sxth	r3, r3
20001e9a:	b200      	sxth	r0, r0
20001e9c:	9000      	str	r0, [sp, #0]
20001e9e:	8878      	ldrh	r0, [r7, #2]
20001ea0:	9001      	str	r0, [sp, #4]
20001ea2:	6878      	ldr	r0, [r7, #4]
20001ea4:	f7fe fbb4 	bl	20000610 <drawLine>
20001ea8:	697b      	ldr	r3, [r7, #20]
20001eaa:	f103 0306 	add.w	r3, r3, #6
20001eae:	617b      	str	r3, [r7, #20]
20001eb0:	697a      	ldr	r2, [r7, #20]
20001eb2:	69fb      	ldr	r3, [r7, #28]
20001eb4:	429a      	cmp	r2, r3
20001eb6:	dbe5      	blt.n	20001e84 <testLines+0x1cc>

  fillScreen(print,ILI9341_BLACK);
20001eb8:	6878      	ldr	r0, [r7, #4]
20001eba:	f04f 0100 	mov.w	r1, #0
20001ebe:	f7fe fb8d 	bl	200005dc <fillScreen>

  x1    = w - 1;
20001ec2:	69bb      	ldr	r3, [r7, #24]
20001ec4:	f103 33ff 	add.w	r3, r3, #4294967295
20001ec8:	60bb      	str	r3, [r7, #8]
  y1    = h - 1;
20001eca:	69fb      	ldr	r3, [r7, #28]
20001ecc:	f103 33ff 	add.w	r3, r3, #4294967295
20001ed0:	60fb      	str	r3, [r7, #12]
  y2    = 0;
20001ed2:	f04f 0300 	mov.w	r3, #0
20001ed6:	617b      	str	r3, [r7, #20]
  for(x2=0; x2<w; x2+=6) drawLine(print, x1, y1, x2, y2, color);
20001ed8:	f04f 0300 	mov.w	r3, #0
20001edc:	613b      	str	r3, [r7, #16]
20001ede:	e015      	b.n	20001f0c <testLines+0x254>
20001ee0:	68bb      	ldr	r3, [r7, #8]
20001ee2:	b299      	uxth	r1, r3
20001ee4:	68fb      	ldr	r3, [r7, #12]
20001ee6:	b29a      	uxth	r2, r3
20001ee8:	693b      	ldr	r3, [r7, #16]
20001eea:	b29b      	uxth	r3, r3
20001eec:	6978      	ldr	r0, [r7, #20]
20001eee:	b280      	uxth	r0, r0
20001ef0:	b209      	sxth	r1, r1
20001ef2:	b212      	sxth	r2, r2
20001ef4:	b21b      	sxth	r3, r3
20001ef6:	b200      	sxth	r0, r0
20001ef8:	9000      	str	r0, [sp, #0]
20001efa:	8878      	ldrh	r0, [r7, #2]
20001efc:	9001      	str	r0, [sp, #4]
20001efe:	6878      	ldr	r0, [r7, #4]
20001f00:	f7fe fb86 	bl	20000610 <drawLine>
20001f04:	693b      	ldr	r3, [r7, #16]
20001f06:	f103 0306 	add.w	r3, r3, #6
20001f0a:	613b      	str	r3, [r7, #16]
20001f0c:	693a      	ldr	r2, [r7, #16]
20001f0e:	69bb      	ldr	r3, [r7, #24]
20001f10:	429a      	cmp	r2, r3
20001f12:	dbe5      	blt.n	20001ee0 <testLines+0x228>
  x2    = 0;
20001f14:	f04f 0300 	mov.w	r3, #0
20001f18:	613b      	str	r3, [r7, #16]
  for(y2=0; y2<h; y2+=6) drawLine(print, x1, y1, x2, y2, color);
20001f1a:	f04f 0300 	mov.w	r3, #0
20001f1e:	617b      	str	r3, [r7, #20]
20001f20:	e015      	b.n	20001f4e <testLines+0x296>
20001f22:	68bb      	ldr	r3, [r7, #8]
20001f24:	b299      	uxth	r1, r3
20001f26:	68fb      	ldr	r3, [r7, #12]
20001f28:	b29a      	uxth	r2, r3
20001f2a:	693b      	ldr	r3, [r7, #16]
20001f2c:	b29b      	uxth	r3, r3
20001f2e:	6978      	ldr	r0, [r7, #20]
20001f30:	b280      	uxth	r0, r0
20001f32:	b209      	sxth	r1, r1
20001f34:	b212      	sxth	r2, r2
20001f36:	b21b      	sxth	r3, r3
20001f38:	b200      	sxth	r0, r0
20001f3a:	9000      	str	r0, [sp, #0]
20001f3c:	8878      	ldrh	r0, [r7, #2]
20001f3e:	9001      	str	r0, [sp, #4]
20001f40:	6878      	ldr	r0, [r7, #4]
20001f42:	f7fe fb65 	bl	20000610 <drawLine>
20001f46:	697b      	ldr	r3, [r7, #20]
20001f48:	f103 0306 	add.w	r3, r3, #6
20001f4c:	617b      	str	r3, [r7, #20]
20001f4e:	697a      	ldr	r2, [r7, #20]
20001f50:	69fb      	ldr	r3, [r7, #28]
20001f52:	429a      	cmp	r2, r3
20001f54:	dbe5      	blt.n	20001f22 <testLines+0x26a>

}
20001f56:	f107 0720 	add.w	r7, r7, #32
20001f5a:	46bd      	mov	sp, r7
20001f5c:	bd80      	pop	{r7, pc}
20001f5e:	bf00      	nop

20001f60 <testFastLines>:

void testFastLines(struct Print * print, uint16_t color1, uint16_t color2) {
20001f60:	b580      	push	{r7, lr}
20001f62:	b088      	sub	sp, #32
20001f64:	af02      	add	r7, sp, #8
20001f66:	6078      	str	r0, [r7, #4]
20001f68:	4613      	mov	r3, r2
20001f6a:	460a      	mov	r2, r1
20001f6c:	807a      	strh	r2, [r7, #2]
20001f6e:	803b      	strh	r3, [r7, #0]
  int x, y, w = width(print), h = height(print);
20001f70:	6878      	ldr	r0, [r7, #4]
20001f72:	f7ff f9f1 	bl	20001358 <width>
20001f76:	4603      	mov	r3, r0
20001f78:	b29b      	uxth	r3, r3
20001f7a:	b21b      	sxth	r3, r3
20001f7c:	613b      	str	r3, [r7, #16]
20001f7e:	6878      	ldr	r0, [r7, #4]
20001f80:	f7ff f9f8 	bl	20001374 <height>
20001f84:	4603      	mov	r3, r0
20001f86:	b29b      	uxth	r3, r3
20001f88:	b21b      	sxth	r3, r3
20001f8a:	617b      	str	r3, [r7, #20]

  fillScreen(print,ILI9341_BLACK);
20001f8c:	6878      	ldr	r0, [r7, #4]
20001f8e:	f04f 0100 	mov.w	r1, #0
20001f92:	f7fe fb23 	bl	200005dc <fillScreen>

  for(y=0; y<h; y+=5) drawFastHLine(print,0, y, w, color1);
20001f96:	f04f 0300 	mov.w	r3, #0
20001f9a:	60fb      	str	r3, [r7, #12]
20001f9c:	e010      	b.n	20001fc0 <testFastLines+0x60>
20001f9e:	68fb      	ldr	r3, [r7, #12]
20001fa0:	b29a      	uxth	r2, r3
20001fa2:	693b      	ldr	r3, [r7, #16]
20001fa4:	b29b      	uxth	r3, r3
20001fa6:	b212      	sxth	r2, r2
20001fa8:	b21b      	sxth	r3, r3
20001faa:	8879      	ldrh	r1, [r7, #2]
20001fac:	9100      	str	r1, [sp, #0]
20001fae:	6878      	ldr	r0, [r7, #4]
20001fb0:	f04f 0100 	mov.w	r1, #0
20001fb4:	f7ff fdd6 	bl	20001b64 <drawFastHLine>
20001fb8:	68fb      	ldr	r3, [r7, #12]
20001fba:	f103 0305 	add.w	r3, r3, #5
20001fbe:	60fb      	str	r3, [r7, #12]
20001fc0:	68fa      	ldr	r2, [r7, #12]
20001fc2:	697b      	ldr	r3, [r7, #20]
20001fc4:	429a      	cmp	r2, r3
20001fc6:	dbea      	blt.n	20001f9e <testFastLines+0x3e>
  for(x=0; x<w; x+=5) drawFastVLine(print,x, 0, h, color2);
20001fc8:	f04f 0300 	mov.w	r3, #0
20001fcc:	60bb      	str	r3, [r7, #8]
20001fce:	e011      	b.n	20001ff4 <testFastLines+0x94>
20001fd0:	68bb      	ldr	r3, [r7, #8]
20001fd2:	b29a      	uxth	r2, r3
20001fd4:	697b      	ldr	r3, [r7, #20]
20001fd6:	b29b      	uxth	r3, r3
20001fd8:	b212      	sxth	r2, r2
20001fda:	b21b      	sxth	r3, r3
20001fdc:	8839      	ldrh	r1, [r7, #0]
20001fde:	9100      	str	r1, [sp, #0]
20001fe0:	6878      	ldr	r0, [r7, #4]
20001fe2:	4611      	mov	r1, r2
20001fe4:	f04f 0200 	mov.w	r2, #0
20001fe8:	f7ff fda6 	bl	20001b38 <drawFastVLine>
20001fec:	68bb      	ldr	r3, [r7, #8]
20001fee:	f103 0305 	add.w	r3, r3, #5
20001ff2:	60bb      	str	r3, [r7, #8]
20001ff4:	68ba      	ldr	r2, [r7, #8]
20001ff6:	693b      	ldr	r3, [r7, #16]
20001ff8:	429a      	cmp	r2, r3
20001ffa:	dbe9      	blt.n	20001fd0 <testFastLines+0x70>

}
20001ffc:	f107 0718 	add.w	r7, r7, #24
20002000:	46bd      	mov	sp, r7
20002002:	bd80      	pop	{r7, pc}

20002004 <testRects>:

void testRects(struct Print * print, uint16_t color) {
20002004:	b590      	push	{r4, r7, lr}
20002006:	b08b      	sub	sp, #44	; 0x2c
20002008:	af02      	add	r7, sp, #8
2000200a:	6078      	str	r0, [r7, #4]
2000200c:	460b      	mov	r3, r1
2000200e:	807b      	strh	r3, [r7, #2]
  int           n, i, i2,
                cx = width(print)  / 2,
20002010:	6878      	ldr	r0, [r7, #4]
20002012:	f7ff f9a1 	bl	20001358 <width>
20002016:	4603      	mov	r3, r0
20002018:	b29b      	uxth	r3, r3
2000201a:	b21b      	sxth	r3, r3
2000201c:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002020:	4413      	add	r3, r2
20002022:	ea4f 0363 	mov.w	r3, r3, asr #1
20002026:	b29b      	uxth	r3, r3
20002028:	b21b      	sxth	r3, r3
2000202a:	61bb      	str	r3, [r7, #24]
                cy = height(print) / 2;
2000202c:	6878      	ldr	r0, [r7, #4]
2000202e:	f7ff f9a1 	bl	20001374 <height>
20002032:	4603      	mov	r3, r0
20002034:	b29b      	uxth	r3, r3
20002036:	b21b      	sxth	r3, r3
20002038:	ea4f 72d3 	mov.w	r2, r3, lsr #31
2000203c:	4413      	add	r3, r2
2000203e:	ea4f 0363 	mov.w	r3, r3, asr #1
20002042:	b29b      	uxth	r3, r3
20002044:	b21b      	sxth	r3, r3
20002046:	61fb      	str	r3, [r7, #28]

  fillScreen(print,ILI9341_BLACK);
20002048:	6878      	ldr	r0, [r7, #4]
2000204a:	f04f 0100 	mov.w	r1, #0
2000204e:	f7fe fac5 	bl	200005dc <fillScreen>
  n     = min(width(print), height(print));
20002052:	6878      	ldr	r0, [r7, #4]
20002054:	f7ff f980 	bl	20001358 <width>
20002058:	4603      	mov	r3, r0
2000205a:	b29c      	uxth	r4, r3
2000205c:	6878      	ldr	r0, [r7, #4]
2000205e:	f7ff f989 	bl	20001374 <height>
20002062:	4603      	mov	r3, r0
20002064:	b29b      	uxth	r3, r3
20002066:	b222      	sxth	r2, r4
20002068:	b21b      	sxth	r3, r3
2000206a:	429a      	cmp	r2, r3
2000206c:	da06      	bge.n	2000207c <testRects+0x78>
2000206e:	6878      	ldr	r0, [r7, #4]
20002070:	f7ff f972 	bl	20001358 <width>
20002074:	4603      	mov	r3, r0
20002076:	b29b      	uxth	r3, r3
20002078:	b21b      	sxth	r3, r3
2000207a:	e005      	b.n	20002088 <testRects+0x84>
2000207c:	6878      	ldr	r0, [r7, #4]
2000207e:	f7ff f979 	bl	20001374 <height>
20002082:	4603      	mov	r3, r0
20002084:	b29b      	uxth	r3, r3
20002086:	b21b      	sxth	r3, r3
20002088:	60fb      	str	r3, [r7, #12]
  for(i=2; i<n; i+=6) {
2000208a:	f04f 0302 	mov.w	r3, #2
2000208e:	613b      	str	r3, [r7, #16]
20002090:	e028      	b.n	200020e4 <testRects+0xe0>
    i2 = i / 2;
20002092:	693b      	ldr	r3, [r7, #16]
20002094:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002098:	4413      	add	r3, r2
2000209a:	ea4f 0363 	mov.w	r3, r3, asr #1
2000209e:	617b      	str	r3, [r7, #20]
    drawRect(print, cx-i2, cy-i2, i, i, color);
200020a0:	69bb      	ldr	r3, [r7, #24]
200020a2:	b29a      	uxth	r2, r3
200020a4:	697b      	ldr	r3, [r7, #20]
200020a6:	b29b      	uxth	r3, r3
200020a8:	ebc3 0302 	rsb	r3, r3, r2
200020ac:	b29b      	uxth	r3, r3
200020ae:	4619      	mov	r1, r3
200020b0:	69fb      	ldr	r3, [r7, #28]
200020b2:	b29a      	uxth	r2, r3
200020b4:	697b      	ldr	r3, [r7, #20]
200020b6:	b29b      	uxth	r3, r3
200020b8:	ebc3 0302 	rsb	r3, r3, r2
200020bc:	b29b      	uxth	r3, r3
200020be:	461a      	mov	r2, r3
200020c0:	693b      	ldr	r3, [r7, #16]
200020c2:	b29b      	uxth	r3, r3
200020c4:	6938      	ldr	r0, [r7, #16]
200020c6:	b280      	uxth	r0, r0
200020c8:	b209      	sxth	r1, r1
200020ca:	b212      	sxth	r2, r2
200020cc:	b21b      	sxth	r3, r3
200020ce:	b200      	sxth	r0, r0
200020d0:	9000      	str	r0, [sp, #0]
200020d2:	8878      	ldrh	r0, [r7, #2]
200020d4:	9001      	str	r0, [sp, #4]
200020d6:	6878      	ldr	r0, [r7, #4]
200020d8:	f7fe fdda 	bl	20000c90 <drawRect>
                cx = width(print)  / 2,
                cy = height(print) / 2;

  fillScreen(print,ILI9341_BLACK);
  n     = min(width(print), height(print));
  for(i=2; i<n; i+=6) {
200020dc:	693b      	ldr	r3, [r7, #16]
200020de:	f103 0306 	add.w	r3, r3, #6
200020e2:	613b      	str	r3, [r7, #16]
200020e4:	693a      	ldr	r2, [r7, #16]
200020e6:	68fb      	ldr	r3, [r7, #12]
200020e8:	429a      	cmp	r2, r3
200020ea:	dbd2      	blt.n	20002092 <testRects+0x8e>
    i2 = i / 2;
    drawRect(print, cx-i2, cy-i2, i, i, color);
  }

}
200020ec:	f107 0724 	add.w	r7, r7, #36	; 0x24
200020f0:	46bd      	mov	sp, r7
200020f2:	bd90      	pop	{r4, r7, pc}

200020f4 <testFilledRects>:

void testFilledRects(struct Print * print, uint16_t color1, uint16_t color2) {
200020f4:	b590      	push	{r4, r7, lr}
200020f6:	b08b      	sub	sp, #44	; 0x2c
200020f8:	af02      	add	r7, sp, #8
200020fa:	6078      	str	r0, [r7, #4]
200020fc:	4613      	mov	r3, r2
200020fe:	460a      	mov	r2, r1
20002100:	807a      	strh	r2, [r7, #2]
20002102:	803b      	strh	r3, [r7, #0]
  int           n, i, i2,
                cx = width(print)  / 2 - 1,
20002104:	6878      	ldr	r0, [r7, #4]
20002106:	f7ff f927 	bl	20001358 <width>
2000210a:	4603      	mov	r3, r0
2000210c:	b29b      	uxth	r3, r3
2000210e:	b21b      	sxth	r3, r3
20002110:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002114:	4413      	add	r3, r2
20002116:	ea4f 0363 	mov.w	r3, r3, asr #1
2000211a:	b29b      	uxth	r3, r3
2000211c:	b21b      	sxth	r3, r3
2000211e:	f103 33ff 	add.w	r3, r3, #4294967295
20002122:	61bb      	str	r3, [r7, #24]
                cy = height(print) / 2 - 1;
20002124:	6878      	ldr	r0, [r7, #4]
20002126:	f7ff f925 	bl	20001374 <height>
2000212a:	4603      	mov	r3, r0
2000212c:	b29b      	uxth	r3, r3
2000212e:	b21b      	sxth	r3, r3
20002130:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002134:	4413      	add	r3, r2
20002136:	ea4f 0363 	mov.w	r3, r3, asr #1
2000213a:	b29b      	uxth	r3, r3
2000213c:	b21b      	sxth	r3, r3
2000213e:	f103 33ff 	add.w	r3, r3, #4294967295
20002142:	61fb      	str	r3, [r7, #28]

  fillScreen(print, ILI9341_BLACK);
20002144:	6878      	ldr	r0, [r7, #4]
20002146:	f04f 0100 	mov.w	r1, #0
2000214a:	f7fe fa47 	bl	200005dc <fillScreen>
  n = min(width(print), height(print));
2000214e:	6878      	ldr	r0, [r7, #4]
20002150:	f7ff f902 	bl	20001358 <width>
20002154:	4603      	mov	r3, r0
20002156:	b29c      	uxth	r4, r3
20002158:	6878      	ldr	r0, [r7, #4]
2000215a:	f7ff f90b 	bl	20001374 <height>
2000215e:	4603      	mov	r3, r0
20002160:	b29b      	uxth	r3, r3
20002162:	b222      	sxth	r2, r4
20002164:	b21b      	sxth	r3, r3
20002166:	429a      	cmp	r2, r3
20002168:	da06      	bge.n	20002178 <testFilledRects+0x84>
2000216a:	6878      	ldr	r0, [r7, #4]
2000216c:	f7ff f8f4 	bl	20001358 <width>
20002170:	4603      	mov	r3, r0
20002172:	b29b      	uxth	r3, r3
20002174:	b21b      	sxth	r3, r3
20002176:	e005      	b.n	20002184 <testFilledRects+0x90>
20002178:	6878      	ldr	r0, [r7, #4]
2000217a:	f7ff f8fb 	bl	20001374 <height>
2000217e:	4603      	mov	r3, r0
20002180:	b29b      	uxth	r3, r3
20002182:	b21b      	sxth	r3, r3
20002184:	60fb      	str	r3, [r7, #12]
  for(i=n; i>0; i-=6) {
20002186:	68fb      	ldr	r3, [r7, #12]
20002188:	613b      	str	r3, [r7, #16]
2000218a:	e046      	b.n	2000221a <testFilledRects+0x126>
    i2    = i / 2;
2000218c:	693b      	ldr	r3, [r7, #16]
2000218e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002192:	4413      	add	r3, r2
20002194:	ea4f 0363 	mov.w	r3, r3, asr #1
20002198:	617b      	str	r3, [r7, #20]
    fillRect(print, cx-i2, cy-i2, i, i, color1);
2000219a:	69bb      	ldr	r3, [r7, #24]
2000219c:	b29a      	uxth	r2, r3
2000219e:	697b      	ldr	r3, [r7, #20]
200021a0:	b29b      	uxth	r3, r3
200021a2:	ebc3 0302 	rsb	r3, r3, r2
200021a6:	b29b      	uxth	r3, r3
200021a8:	4619      	mov	r1, r3
200021aa:	69fb      	ldr	r3, [r7, #28]
200021ac:	b29a      	uxth	r2, r3
200021ae:	697b      	ldr	r3, [r7, #20]
200021b0:	b29b      	uxth	r3, r3
200021b2:	ebc3 0302 	rsb	r3, r3, r2
200021b6:	b29b      	uxth	r3, r3
200021b8:	461a      	mov	r2, r3
200021ba:	693b      	ldr	r3, [r7, #16]
200021bc:	b29b      	uxth	r3, r3
200021be:	6938      	ldr	r0, [r7, #16]
200021c0:	b280      	uxth	r0, r0
200021c2:	b209      	sxth	r1, r1
200021c4:	b212      	sxth	r2, r2
200021c6:	b21b      	sxth	r3, r3
200021c8:	b200      	sxth	r0, r0
200021ca:	9000      	str	r0, [sp, #0]
200021cc:	8878      	ldrh	r0, [r7, #2]
200021ce:	9001      	str	r0, [sp, #4]
200021d0:	6878      	ldr	r0, [r7, #4]
200021d2:	f7ff fcdd 	bl	20001b90 <fillRect>
    // Outlines are not included in timing results
    drawRect(print,cx-i2, cy-i2, i, i, color2);
200021d6:	69bb      	ldr	r3, [r7, #24]
200021d8:	b29a      	uxth	r2, r3
200021da:	697b      	ldr	r3, [r7, #20]
200021dc:	b29b      	uxth	r3, r3
200021de:	ebc3 0302 	rsb	r3, r3, r2
200021e2:	b29b      	uxth	r3, r3
200021e4:	4619      	mov	r1, r3
200021e6:	69fb      	ldr	r3, [r7, #28]
200021e8:	b29a      	uxth	r2, r3
200021ea:	697b      	ldr	r3, [r7, #20]
200021ec:	b29b      	uxth	r3, r3
200021ee:	ebc3 0302 	rsb	r3, r3, r2
200021f2:	b29b      	uxth	r3, r3
200021f4:	461a      	mov	r2, r3
200021f6:	693b      	ldr	r3, [r7, #16]
200021f8:	b29b      	uxth	r3, r3
200021fa:	6938      	ldr	r0, [r7, #16]
200021fc:	b280      	uxth	r0, r0
200021fe:	b209      	sxth	r1, r1
20002200:	b212      	sxth	r2, r2
20002202:	b21b      	sxth	r3, r3
20002204:	b200      	sxth	r0, r0
20002206:	9000      	str	r0, [sp, #0]
20002208:	8838      	ldrh	r0, [r7, #0]
2000220a:	9001      	str	r0, [sp, #4]
2000220c:	6878      	ldr	r0, [r7, #4]
2000220e:	f7fe fd3f 	bl	20000c90 <drawRect>
                cx = width(print)  / 2 - 1,
                cy = height(print) / 2 - 1;

  fillScreen(print, ILI9341_BLACK);
  n = min(width(print), height(print));
  for(i=n; i>0; i-=6) {
20002212:	693b      	ldr	r3, [r7, #16]
20002214:	f1a3 0306 	sub.w	r3, r3, #6
20002218:	613b      	str	r3, [r7, #16]
2000221a:	693b      	ldr	r3, [r7, #16]
2000221c:	2b00      	cmp	r3, #0
2000221e:	dcb5      	bgt.n	2000218c <testFilledRects+0x98>
    fillRect(print, cx-i2, cy-i2, i, i, color1);
    // Outlines are not included in timing results
    drawRect(print,cx-i2, cy-i2, i, i, color2);
  }

}
20002220:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002224:	46bd      	mov	sp, r7
20002226:	bd90      	pop	{r4, r7, pc}

20002228 <testFilledCircles>:

void testFilledCircles(struct Print * print, uint8_t radius, uint16_t color) {
20002228:	b580      	push	{r7, lr}
2000222a:	b08a      	sub	sp, #40	; 0x28
2000222c:	af02      	add	r7, sp, #8
2000222e:	6078      	str	r0, [r7, #4]
20002230:	4613      	mov	r3, r2
20002232:	460a      	mov	r2, r1
20002234:	70fa      	strb	r2, [r7, #3]
20002236:	803b      	strh	r3, [r7, #0]
  int x, y, w = width(print), h = height(print), r2 = radius * 2;
20002238:	6878      	ldr	r0, [r7, #4]
2000223a:	f7ff f88d 	bl	20001358 <width>
2000223e:	4603      	mov	r3, r0
20002240:	b29b      	uxth	r3, r3
20002242:	b21b      	sxth	r3, r3
20002244:	617b      	str	r3, [r7, #20]
20002246:	6878      	ldr	r0, [r7, #4]
20002248:	f7ff f894 	bl	20001374 <height>
2000224c:	4603      	mov	r3, r0
2000224e:	b29b      	uxth	r3, r3
20002250:	b21b      	sxth	r3, r3
20002252:	61bb      	str	r3, [r7, #24]
20002254:	78fb      	ldrb	r3, [r7, #3]
20002256:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000225a:	61fb      	str	r3, [r7, #28]

  fillScreen(print, ILI9341_BLACK);
2000225c:	6878      	ldr	r0, [r7, #4]
2000225e:	f04f 0100 	mov.w	r1, #0
20002262:	f7fe f9bb 	bl	200005dc <fillScreen>
  for(x=radius; x<w; x+=r2) {
20002266:	78fb      	ldrb	r3, [r7, #3]
20002268:	60fb      	str	r3, [r7, #12]
2000226a:	e01b      	b.n	200022a4 <testFilledCircles+0x7c>
    for(y=radius; y<h; y+=r2) {
2000226c:	78fb      	ldrb	r3, [r7, #3]
2000226e:	613b      	str	r3, [r7, #16]
20002270:	e010      	b.n	20002294 <testFilledCircles+0x6c>
      fillCircle(print, x, y, radius, color);
20002272:	68fb      	ldr	r3, [r7, #12]
20002274:	b299      	uxth	r1, r3
20002276:	693b      	ldr	r3, [r7, #16]
20002278:	b29a      	uxth	r2, r3
2000227a:	78fb      	ldrb	r3, [r7, #3]
2000227c:	b209      	sxth	r1, r1
2000227e:	b212      	sxth	r2, r2
20002280:	b21b      	sxth	r3, r3
20002282:	8838      	ldrh	r0, [r7, #0]
20002284:	9000      	str	r0, [sp, #0]
20002286:	6878      	ldr	r0, [r7, #4]
20002288:	f7fe fc02 	bl	20000a90 <fillCircle>
void testFilledCircles(struct Print * print, uint8_t radius, uint16_t color) {
  int x, y, w = width(print), h = height(print), r2 = radius * 2;

  fillScreen(print, ILI9341_BLACK);
  for(x=radius; x<w; x+=r2) {
    for(y=radius; y<h; y+=r2) {
2000228c:	693a      	ldr	r2, [r7, #16]
2000228e:	69fb      	ldr	r3, [r7, #28]
20002290:	4413      	add	r3, r2
20002292:	613b      	str	r3, [r7, #16]
20002294:	693a      	ldr	r2, [r7, #16]
20002296:	69bb      	ldr	r3, [r7, #24]
20002298:	429a      	cmp	r2, r3
2000229a:	dbea      	blt.n	20002272 <testFilledCircles+0x4a>

void testFilledCircles(struct Print * print, uint8_t radius, uint16_t color) {
  int x, y, w = width(print), h = height(print), r2 = radius * 2;

  fillScreen(print, ILI9341_BLACK);
  for(x=radius; x<w; x+=r2) {
2000229c:	68fa      	ldr	r2, [r7, #12]
2000229e:	69fb      	ldr	r3, [r7, #28]
200022a0:	4413      	add	r3, r2
200022a2:	60fb      	str	r3, [r7, #12]
200022a4:	68fa      	ldr	r2, [r7, #12]
200022a6:	697b      	ldr	r3, [r7, #20]
200022a8:	429a      	cmp	r2, r3
200022aa:	dbdf      	blt.n	2000226c <testFilledCircles+0x44>
    for(y=radius; y<h; y+=r2) {
      fillCircle(print, x, y, radius, color);
    }
  }

}
200022ac:	f107 0720 	add.w	r7, r7, #32
200022b0:	46bd      	mov	sp, r7
200022b2:	bd80      	pop	{r7, pc}

200022b4 <testCircles>:

void testCircles(struct Print * print, uint8_t radius, uint16_t color) {
200022b4:	b580      	push	{r7, lr}
200022b6:	b08a      	sub	sp, #40	; 0x28
200022b8:	af02      	add	r7, sp, #8
200022ba:	6078      	str	r0, [r7, #4]
200022bc:	4613      	mov	r3, r2
200022be:	460a      	mov	r2, r1
200022c0:	70fa      	strb	r2, [r7, #3]
200022c2:	803b      	strh	r3, [r7, #0]
  int           x, y, r2 = radius * 2,
200022c4:	78fb      	ldrb	r3, [r7, #3]
200022c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
200022ca:	617b      	str	r3, [r7, #20]
                w = width(print) + radius,
200022cc:	6878      	ldr	r0, [r7, #4]
200022ce:	f7ff f843 	bl	20001358 <width>
200022d2:	4603      	mov	r3, r0
200022d4:	b29b      	uxth	r3, r3
200022d6:	b21a      	sxth	r2, r3
200022d8:	78fb      	ldrb	r3, [r7, #3]
200022da:	4413      	add	r3, r2
200022dc:	61bb      	str	r3, [r7, #24]
                h = height(print) + radius;
200022de:	6878      	ldr	r0, [r7, #4]
200022e0:	f7ff f848 	bl	20001374 <height>
200022e4:	4603      	mov	r3, r0
200022e6:	b29b      	uxth	r3, r3
200022e8:	b21a      	sxth	r2, r3
200022ea:	78fb      	ldrb	r3, [r7, #3]
200022ec:	4413      	add	r3, r2
200022ee:	61fb      	str	r3, [r7, #28]

  // Screen is not cleared for this one -- this is
  // intentional and does not affect the reported time.
  for(x=0; x<w; x+=r2) {
200022f0:	f04f 0300 	mov.w	r3, #0
200022f4:	60fb      	str	r3, [r7, #12]
200022f6:	e01c      	b.n	20002332 <testCircles+0x7e>
    for(y=0; y<h; y+=r2) {
200022f8:	f04f 0300 	mov.w	r3, #0
200022fc:	613b      	str	r3, [r7, #16]
200022fe:	e010      	b.n	20002322 <testCircles+0x6e>
      drawCircle(print, x, y, radius, color);
20002300:	68fb      	ldr	r3, [r7, #12]
20002302:	b299      	uxth	r1, r3
20002304:	693b      	ldr	r3, [r7, #16]
20002306:	b29a      	uxth	r2, r3
20002308:	78fb      	ldrb	r3, [r7, #3]
2000230a:	b209      	sxth	r1, r1
2000230c:	b212      	sxth	r2, r2
2000230e:	b21b      	sxth	r3, r3
20002310:	8838      	ldrh	r0, [r7, #0]
20002312:	9000      	str	r0, [sp, #0]
20002314:	6878      	ldr	r0, [r7, #4]
20002316:	f7fe f9df 	bl	200006d8 <drawCircle>
                h = height(print) + radius;

  // Screen is not cleared for this one -- this is
  // intentional and does not affect the reported time.
  for(x=0; x<w; x+=r2) {
    for(y=0; y<h; y+=r2) {
2000231a:	693a      	ldr	r2, [r7, #16]
2000231c:	697b      	ldr	r3, [r7, #20]
2000231e:	4413      	add	r3, r2
20002320:	613b      	str	r3, [r7, #16]
20002322:	693a      	ldr	r2, [r7, #16]
20002324:	69fb      	ldr	r3, [r7, #28]
20002326:	429a      	cmp	r2, r3
20002328:	dbea      	blt.n	20002300 <testCircles+0x4c>
                w = width(print) + radius,
                h = height(print) + radius;

  // Screen is not cleared for this one -- this is
  // intentional and does not affect the reported time.
  for(x=0; x<w; x+=r2) {
2000232a:	68fa      	ldr	r2, [r7, #12]
2000232c:	697b      	ldr	r3, [r7, #20]
2000232e:	4413      	add	r3, r2
20002330:	60fb      	str	r3, [r7, #12]
20002332:	68fa      	ldr	r2, [r7, #12]
20002334:	69bb      	ldr	r3, [r7, #24]
20002336:	429a      	cmp	r2, r3
20002338:	dbde      	blt.n	200022f8 <testCircles+0x44>
    for(y=0; y<h; y+=r2) {
      drawCircle(print, x, y, radius, color);
    }
  }

}
2000233a:	f107 0720 	add.w	r7, r7, #32
2000233e:	46bd      	mov	sp, r7
20002340:	bd80      	pop	{r7, pc}
20002342:	bf00      	nop

20002344 <testTriangles>:

void testTriangles(struct Print * print) {
20002344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002348:	b08a      	sub	sp, #40	; 0x28
2000234a:	af04      	add	r7, sp, #16
2000234c:	6078      	str	r0, [r7, #4]
  int           n, i, cx = width(print)  / 2 - 1,
2000234e:	6878      	ldr	r0, [r7, #4]
20002350:	f7ff f802 	bl	20001358 <width>
20002354:	4603      	mov	r3, r0
20002356:	b29b      	uxth	r3, r3
20002358:	b21b      	sxth	r3, r3
2000235a:	ea4f 72d3 	mov.w	r2, r3, lsr #31
2000235e:	4413      	add	r3, r2
20002360:	ea4f 0363 	mov.w	r3, r3, asr #1
20002364:	b29b      	uxth	r3, r3
20002366:	b21b      	sxth	r3, r3
20002368:	f103 33ff 	add.w	r3, r3, #4294967295
2000236c:	613b      	str	r3, [r7, #16]
                      cy = height(print) / 2 - 1;
2000236e:	6878      	ldr	r0, [r7, #4]
20002370:	f7ff f800 	bl	20001374 <height>
20002374:	4603      	mov	r3, r0
20002376:	b29b      	uxth	r3, r3
20002378:	b21b      	sxth	r3, r3
2000237a:	ea4f 72d3 	mov.w	r2, r3, lsr #31
2000237e:	4413      	add	r3, r2
20002380:	ea4f 0363 	mov.w	r3, r3, asr #1
20002384:	b29b      	uxth	r3, r3
20002386:	b21b      	sxth	r3, r3
20002388:	f103 33ff 	add.w	r3, r3, #4294967295
2000238c:	617b      	str	r3, [r7, #20]

  fillScreen(print, ILI9341_BLACK);
2000238e:	6878      	ldr	r0, [r7, #4]
20002390:	f04f 0100 	mov.w	r1, #0
20002394:	f7fe f922 	bl	200005dc <fillScreen>
  n     = min(cx, cy);
20002398:	697a      	ldr	r2, [r7, #20]
2000239a:	693b      	ldr	r3, [r7, #16]
2000239c:	429a      	cmp	r2, r3
2000239e:	bfb8      	it	lt
200023a0:	4613      	movlt	r3, r2
200023a2:	60bb      	str	r3, [r7, #8]
  for(i=0; i<n; i+=5) {
200023a4:	f04f 0300 	mov.w	r3, #0
200023a8:	60fb      	str	r3, [r7, #12]
200023aa:	e04e      	b.n	2000244a <testTriangles+0x106>
    drawTriangle(print,
200023ac:	693b      	ldr	r3, [r7, #16]
200023ae:	fa1f f983 	uxth.w	r9, r3
200023b2:	697b      	ldr	r3, [r7, #20]
200023b4:	b29a      	uxth	r2, r3
200023b6:	68fb      	ldr	r3, [r7, #12]
200023b8:	b29b      	uxth	r3, r3
200023ba:	ebc3 0302 	rsb	r3, r3, r2
200023be:	b29b      	uxth	r3, r3
200023c0:	469a      	mov	sl, r3
200023c2:	693b      	ldr	r3, [r7, #16]
200023c4:	b29a      	uxth	r2, r3
200023c6:	68fb      	ldr	r3, [r7, #12]
200023c8:	b29b      	uxth	r3, r3
200023ca:	ebc3 0302 	rsb	r3, r3, r2
200023ce:	b29b      	uxth	r3, r3
200023d0:	4698      	mov	r8, r3
200023d2:	697b      	ldr	r3, [r7, #20]
200023d4:	b29a      	uxth	r2, r3
200023d6:	68fb      	ldr	r3, [r7, #12]
200023d8:	b29b      	uxth	r3, r3
200023da:	4413      	add	r3, r2
200023dc:	b29b      	uxth	r3, r3
200023de:	461e      	mov	r6, r3
200023e0:	693b      	ldr	r3, [r7, #16]
200023e2:	b29a      	uxth	r2, r3
200023e4:	68fb      	ldr	r3, [r7, #12]
200023e6:	b29b      	uxth	r3, r3
200023e8:	4413      	add	r3, r2
200023ea:	b29b      	uxth	r3, r3
200023ec:	461d      	mov	r5, r3
200023ee:	697b      	ldr	r3, [r7, #20]
200023f0:	b29a      	uxth	r2, r3
200023f2:	68fb      	ldr	r3, [r7, #12]
200023f4:	b29b      	uxth	r3, r3
200023f6:	4413      	add	r3, r2
200023f8:	b29b      	uxth	r3, r3
200023fa:	461c      	mov	r4, r3
200023fc:	68fb      	ldr	r3, [r7, #12]
200023fe:	b2d9      	uxtb	r1, r3
20002400:	68fb      	ldr	r3, [r7, #12]
20002402:	b2da      	uxtb	r2, r3
20002404:	68fb      	ldr	r3, [r7, #12]
20002406:	b2db      	uxtb	r3, r3
20002408:	4608      	mov	r0, r1
2000240a:	4611      	mov	r1, r2
2000240c:	461a      	mov	r2, r3
2000240e:	f7fe ffdd 	bl	200013cc <color565>
20002412:	4603      	mov	r3, r0
20002414:	4618      	mov	r0, r3
20002416:	fa0f f189 	sxth.w	r1, r9
2000241a:	fa0f f28a 	sxth.w	r2, sl
2000241e:	fa0f f388 	sxth.w	r3, r8
20002422:	fa0f fc86 	sxth.w	ip, r6
20002426:	f8cd c000 	str.w	ip, [sp]
2000242a:	fa0f fc85 	sxth.w	ip, r5
2000242e:	f8cd c004 	str.w	ip, [sp, #4]
20002432:	fa0f fc84 	sxth.w	ip, r4
20002436:	f8cd c008 	str.w	ip, [sp, #8]
2000243a:	9003      	str	r0, [sp, #12]
2000243c:	6878      	ldr	r0, [r7, #4]
2000243e:	f7fe fddf 	bl	20001000 <drawTriangle>
  int           n, i, cx = width(print)  / 2 - 1,
                      cy = height(print) / 2 - 1;

  fillScreen(print, ILI9341_BLACK);
  n     = min(cx, cy);
  for(i=0; i<n; i+=5) {
20002442:	68fb      	ldr	r3, [r7, #12]
20002444:	f103 0305 	add.w	r3, r3, #5
20002448:	60fb      	str	r3, [r7, #12]
2000244a:	68fa      	ldr	r2, [r7, #12]
2000244c:	68bb      	ldr	r3, [r7, #8]
2000244e:	429a      	cmp	r2, r3
20002450:	dbac      	blt.n	200023ac <testTriangles+0x68>
      cx - i, cy + i, // bottom left
      cx + i, cy + i, // bottom right
      color565(i, i, i));
  }

}
20002452:	f107 0718 	add.w	r7, r7, #24
20002456:	46bd      	mov	sp, r7
20002458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

2000245c <testFilledTriangles>:

void testFilledTriangles(struct Print * print) {
2000245c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002460:	b08a      	sub	sp, #40	; 0x28
20002462:	af04      	add	r7, sp, #16
20002464:	6078      	str	r0, [r7, #4]
  int           i, cx = width(print)  / 2 - 1,
20002466:	6878      	ldr	r0, [r7, #4]
20002468:	f7fe ff76 	bl	20001358 <width>
2000246c:	4603      	mov	r3, r0
2000246e:	b29b      	uxth	r3, r3
20002470:	b21b      	sxth	r3, r3
20002472:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002476:	4413      	add	r3, r2
20002478:	ea4f 0363 	mov.w	r3, r3, asr #1
2000247c:	b29b      	uxth	r3, r3
2000247e:	b21b      	sxth	r3, r3
20002480:	f103 33ff 	add.w	r3, r3, #4294967295
20002484:	613b      	str	r3, [r7, #16]
                   cy = height(print) / 2 - 1;
20002486:	6878      	ldr	r0, [r7, #4]
20002488:	f7fe ff74 	bl	20001374 <height>
2000248c:	4603      	mov	r3, r0
2000248e:	b29b      	uxth	r3, r3
20002490:	b21b      	sxth	r3, r3
20002492:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002496:	4413      	add	r3, r2
20002498:	ea4f 0363 	mov.w	r3, r3, asr #1
2000249c:	b29b      	uxth	r3, r3
2000249e:	b21b      	sxth	r3, r3
200024a0:	f103 33ff 	add.w	r3, r3, #4294967295
200024a4:	617b      	str	r3, [r7, #20]

  fillScreen(print, ILI9341_BLACK);
200024a6:	6878      	ldr	r0, [r7, #4]
200024a8:	f04f 0100 	mov.w	r1, #0
200024ac:	f7fe f896 	bl	200005dc <fillScreen>
  for(i=min(cx,cy); i>10; i-=5) {
200024b0:	697a      	ldr	r2, [r7, #20]
200024b2:	693b      	ldr	r3, [r7, #16]
200024b4:	429a      	cmp	r2, r3
200024b6:	bfb8      	it	lt
200024b8:	4613      	movlt	r3, r2
200024ba:	60fb      	str	r3, [r7, #12]
200024bc:	e0b3      	b.n	20002626 <testFilledTriangles+0x1ca>
    fillTriangle(print, cx, cy - i, cx - i, cy + i, cx + i, cy + i,
200024be:	693b      	ldr	r3, [r7, #16]
200024c0:	fa1f f983 	uxth.w	r9, r3
200024c4:	697b      	ldr	r3, [r7, #20]
200024c6:	b29a      	uxth	r2, r3
200024c8:	68fb      	ldr	r3, [r7, #12]
200024ca:	b29b      	uxth	r3, r3
200024cc:	ebc3 0302 	rsb	r3, r3, r2
200024d0:	b29b      	uxth	r3, r3
200024d2:	469a      	mov	sl, r3
200024d4:	693b      	ldr	r3, [r7, #16]
200024d6:	b29a      	uxth	r2, r3
200024d8:	68fb      	ldr	r3, [r7, #12]
200024da:	b29b      	uxth	r3, r3
200024dc:	ebc3 0302 	rsb	r3, r3, r2
200024e0:	b29b      	uxth	r3, r3
200024e2:	4698      	mov	r8, r3
200024e4:	697b      	ldr	r3, [r7, #20]
200024e6:	b29a      	uxth	r2, r3
200024e8:	68fb      	ldr	r3, [r7, #12]
200024ea:	b29b      	uxth	r3, r3
200024ec:	4413      	add	r3, r2
200024ee:	b29b      	uxth	r3, r3
200024f0:	461e      	mov	r6, r3
200024f2:	693b      	ldr	r3, [r7, #16]
200024f4:	b29a      	uxth	r2, r3
200024f6:	68fb      	ldr	r3, [r7, #12]
200024f8:	b29b      	uxth	r3, r3
200024fa:	4413      	add	r3, r2
200024fc:	b29b      	uxth	r3, r3
200024fe:	461d      	mov	r5, r3
20002500:	697b      	ldr	r3, [r7, #20]
20002502:	b29a      	uxth	r2, r3
20002504:	68fb      	ldr	r3, [r7, #12]
20002506:	b29b      	uxth	r3, r3
20002508:	4413      	add	r3, r2
2000250a:	b29b      	uxth	r3, r3
2000250c:	461c      	mov	r4, r3
2000250e:	68fb      	ldr	r3, [r7, #12]
20002510:	b2db      	uxtb	r3, r3
20002512:	461a      	mov	r2, r3
20002514:	ea4f 0282 	mov.w	r2, r2, lsl #2
20002518:	4413      	add	r3, r2
2000251a:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000251e:	b2da      	uxtb	r2, r3
20002520:	68fb      	ldr	r3, [r7, #12]
20002522:	b2db      	uxtb	r3, r3
20002524:	4619      	mov	r1, r3
20002526:	ea4f 0181 	mov.w	r1, r1, lsl #2
2000252a:	440b      	add	r3, r1
2000252c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002530:	b2db      	uxtb	r3, r3
20002532:	f04f 0000 	mov.w	r0, #0
20002536:	4611      	mov	r1, r2
20002538:	461a      	mov	r2, r3
2000253a:	f7fe ff47 	bl	200013cc <color565>
2000253e:	4603      	mov	r3, r0
20002540:	4618      	mov	r0, r3
20002542:	fa0f f189 	sxth.w	r1, r9
20002546:	fa0f f28a 	sxth.w	r2, sl
2000254a:	fa0f f388 	sxth.w	r3, r8
2000254e:	fa0f fc86 	sxth.w	ip, r6
20002552:	f8cd c000 	str.w	ip, [sp]
20002556:	fa0f fc85 	sxth.w	ip, r5
2000255a:	f8cd c004 	str.w	ip, [sp, #4]
2000255e:	fa0f fc84 	sxth.w	ip, r4
20002562:	f8cd c008 	str.w	ip, [sp, #8]
20002566:	9003      	str	r0, [sp, #12]
20002568:	6878      	ldr	r0, [r7, #4]
2000256a:	f7fe fd7f 	bl	2000106c <fillTriangle>
      color565(0, i*10, i*10));
    drawTriangle(print, cx, cy - i, cx - i, cy + i, cx + i, cy + i,
2000256e:	693b      	ldr	r3, [r7, #16]
20002570:	fa1f f983 	uxth.w	r9, r3
20002574:	697b      	ldr	r3, [r7, #20]
20002576:	b29a      	uxth	r2, r3
20002578:	68fb      	ldr	r3, [r7, #12]
2000257a:	b29b      	uxth	r3, r3
2000257c:	ebc3 0302 	rsb	r3, r3, r2
20002580:	b29b      	uxth	r3, r3
20002582:	469a      	mov	sl, r3
20002584:	693b      	ldr	r3, [r7, #16]
20002586:	b29a      	uxth	r2, r3
20002588:	68fb      	ldr	r3, [r7, #12]
2000258a:	b29b      	uxth	r3, r3
2000258c:	ebc3 0302 	rsb	r3, r3, r2
20002590:	b29b      	uxth	r3, r3
20002592:	4698      	mov	r8, r3
20002594:	697b      	ldr	r3, [r7, #20]
20002596:	b29a      	uxth	r2, r3
20002598:	68fb      	ldr	r3, [r7, #12]
2000259a:	b29b      	uxth	r3, r3
2000259c:	4413      	add	r3, r2
2000259e:	b29b      	uxth	r3, r3
200025a0:	461e      	mov	r6, r3
200025a2:	693b      	ldr	r3, [r7, #16]
200025a4:	b29a      	uxth	r2, r3
200025a6:	68fb      	ldr	r3, [r7, #12]
200025a8:	b29b      	uxth	r3, r3
200025aa:	4413      	add	r3, r2
200025ac:	b29b      	uxth	r3, r3
200025ae:	461d      	mov	r5, r3
200025b0:	697b      	ldr	r3, [r7, #20]
200025b2:	b29a      	uxth	r2, r3
200025b4:	68fb      	ldr	r3, [r7, #12]
200025b6:	b29b      	uxth	r3, r3
200025b8:	4413      	add	r3, r2
200025ba:	b29b      	uxth	r3, r3
200025bc:	461c      	mov	r4, r3
200025be:	68fb      	ldr	r3, [r7, #12]
200025c0:	b2db      	uxtb	r3, r3
200025c2:	461a      	mov	r2, r3
200025c4:	ea4f 0282 	mov.w	r2, r2, lsl #2
200025c8:	4413      	add	r3, r2
200025ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
200025ce:	b2da      	uxtb	r2, r3
200025d0:	68fb      	ldr	r3, [r7, #12]
200025d2:	b2db      	uxtb	r3, r3
200025d4:	4619      	mov	r1, r3
200025d6:	ea4f 0181 	mov.w	r1, r1, lsl #2
200025da:	440b      	add	r3, r1
200025dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
200025e0:	b2db      	uxtb	r3, r3
200025e2:	4610      	mov	r0, r2
200025e4:	4619      	mov	r1, r3
200025e6:	f04f 0200 	mov.w	r2, #0
200025ea:	f7fe feef 	bl	200013cc <color565>
200025ee:	4603      	mov	r3, r0
200025f0:	4618      	mov	r0, r3
200025f2:	fa0f f189 	sxth.w	r1, r9
200025f6:	fa0f f28a 	sxth.w	r2, sl
200025fa:	fa0f f388 	sxth.w	r3, r8
200025fe:	fa0f fc86 	sxth.w	ip, r6
20002602:	f8cd c000 	str.w	ip, [sp]
20002606:	fa0f fc85 	sxth.w	ip, r5
2000260a:	f8cd c004 	str.w	ip, [sp, #4]
2000260e:	fa0f fc84 	sxth.w	ip, r4
20002612:	f8cd c008 	str.w	ip, [sp, #8]
20002616:	9003      	str	r0, [sp, #12]
20002618:	6878      	ldr	r0, [r7, #4]
2000261a:	f7fe fcf1 	bl	20001000 <drawTriangle>
void testFilledTriangles(struct Print * print) {
  int           i, cx = width(print)  / 2 - 1,
                   cy = height(print) / 2 - 1;

  fillScreen(print, ILI9341_BLACK);
  for(i=min(cx,cy); i>10; i-=5) {
2000261e:	68fb      	ldr	r3, [r7, #12]
20002620:	f1a3 0305 	sub.w	r3, r3, #5
20002624:	60fb      	str	r3, [r7, #12]
20002626:	68fb      	ldr	r3, [r7, #12]
20002628:	2b0a      	cmp	r3, #10
2000262a:	f73f af48 	bgt.w	200024be <testFilledTriangles+0x62>
      color565(0, i*10, i*10));
    drawTriangle(print, cx, cy - i, cx - i, cy + i, cx + i, cy + i,
      color565(i*10, i*10, 0));
  }

}
2000262e:	f107 0718 	add.w	r7, r7, #24
20002632:	46bd      	mov	sp, r7
20002634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

20002638 <testRoundRects>:

void testRoundRects(struct Print * print) {
20002638:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000263c:	b08d      	sub	sp, #52	; 0x34
2000263e:	af04      	add	r7, sp, #16
20002640:	6078      	str	r0, [r7, #4]
  int           w, i, i2,
                cx = width(print)  / 2 - 1,
20002642:	6878      	ldr	r0, [r7, #4]
20002644:	f7fe fe88 	bl	20001358 <width>
20002648:	4603      	mov	r3, r0
2000264a:	b29b      	uxth	r3, r3
2000264c:	b21b      	sxth	r3, r3
2000264e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002652:	4413      	add	r3, r2
20002654:	ea4f 0363 	mov.w	r3, r3, asr #1
20002658:	b29b      	uxth	r3, r3
2000265a:	b21b      	sxth	r3, r3
2000265c:	f103 33ff 	add.w	r3, r3, #4294967295
20002660:	61bb      	str	r3, [r7, #24]
                cy = height(print) / 2 - 1;
20002662:	6878      	ldr	r0, [r7, #4]
20002664:	f7fe fe86 	bl	20001374 <height>
20002668:	4603      	mov	r3, r0
2000266a:	b29b      	uxth	r3, r3
2000266c:	b21b      	sxth	r3, r3
2000266e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002672:	4413      	add	r3, r2
20002674:	ea4f 0363 	mov.w	r3, r3, asr #1
20002678:	b29b      	uxth	r3, r3
2000267a:	b21b      	sxth	r3, r3
2000267c:	f103 33ff 	add.w	r3, r3, #4294967295
20002680:	61fb      	str	r3, [r7, #28]

  fillScreen(print, ILI9341_BLACK);
20002682:	6878      	ldr	r0, [r7, #4]
20002684:	f04f 0100 	mov.w	r1, #0
20002688:	f7fd ffa8 	bl	200005dc <fillScreen>
  w     = min(width(print), height(print));
2000268c:	6878      	ldr	r0, [r7, #4]
2000268e:	f7fe fe63 	bl	20001358 <width>
20002692:	4603      	mov	r3, r0
20002694:	b29c      	uxth	r4, r3
20002696:	6878      	ldr	r0, [r7, #4]
20002698:	f7fe fe6c 	bl	20001374 <height>
2000269c:	4603      	mov	r3, r0
2000269e:	b29b      	uxth	r3, r3
200026a0:	b222      	sxth	r2, r4
200026a2:	b21b      	sxth	r3, r3
200026a4:	429a      	cmp	r2, r3
200026a6:	da06      	bge.n	200026b6 <testRoundRects+0x7e>
200026a8:	6878      	ldr	r0, [r7, #4]
200026aa:	f7fe fe55 	bl	20001358 <width>
200026ae:	4603      	mov	r3, r0
200026b0:	b29b      	uxth	r3, r3
200026b2:	b21b      	sxth	r3, r3
200026b4:	e005      	b.n	200026c2 <testRoundRects+0x8a>
200026b6:	6878      	ldr	r0, [r7, #4]
200026b8:	f7fe fe5c 	bl	20001374 <height>
200026bc:	4603      	mov	r3, r0
200026be:	b29b      	uxth	r3, r3
200026c0:	b21b      	sxth	r3, r3
200026c2:	60fb      	str	r3, [r7, #12]
  for(i=0; i<w; i+=6) {
200026c4:	f04f 0300 	mov.w	r3, #0
200026c8:	613b      	str	r3, [r7, #16]
200026ca:	e043      	b.n	20002754 <testRoundRects+0x11c>
    i2 = i / 2;
200026cc:	693b      	ldr	r3, [r7, #16]
200026ce:	ea4f 72d3 	mov.w	r2, r3, lsr #31
200026d2:	4413      	add	r3, r2
200026d4:	ea4f 0363 	mov.w	r3, r3, asr #1
200026d8:	617b      	str	r3, [r7, #20]
    drawRoundRect(print, cx-i2, cy-i2, i, i, i/8, color565(i, 0, 0));
200026da:	69bb      	ldr	r3, [r7, #24]
200026dc:	b29a      	uxth	r2, r3
200026de:	697b      	ldr	r3, [r7, #20]
200026e0:	b29b      	uxth	r3, r3
200026e2:	ebc3 0302 	rsb	r3, r3, r2
200026e6:	b29b      	uxth	r3, r3
200026e8:	469a      	mov	sl, r3
200026ea:	69fb      	ldr	r3, [r7, #28]
200026ec:	b29a      	uxth	r2, r3
200026ee:	697b      	ldr	r3, [r7, #20]
200026f0:	b29b      	uxth	r3, r3
200026f2:	ebc3 0302 	rsb	r3, r3, r2
200026f6:	b29b      	uxth	r3, r3
200026f8:	4698      	mov	r8, r3
200026fa:	693b      	ldr	r3, [r7, #16]
200026fc:	b29e      	uxth	r6, r3
200026fe:	693b      	ldr	r3, [r7, #16]
20002700:	b29d      	uxth	r5, r3
20002702:	693b      	ldr	r3, [r7, #16]
20002704:	f103 0207 	add.w	r2, r3, #7
20002708:	2b00      	cmp	r3, #0
2000270a:	bfb8      	it	lt
2000270c:	4613      	movlt	r3, r2
2000270e:	ea4f 03e3 	mov.w	r3, r3, asr #3
20002712:	b29c      	uxth	r4, r3
20002714:	693b      	ldr	r3, [r7, #16]
20002716:	b2db      	uxtb	r3, r3
20002718:	4618      	mov	r0, r3
2000271a:	f04f 0100 	mov.w	r1, #0
2000271e:	f04f 0200 	mov.w	r2, #0
20002722:	f7fe fe53 	bl	200013cc <color565>
20002726:	4603      	mov	r3, r0
20002728:	4618      	mov	r0, r3
2000272a:	fa0f f18a 	sxth.w	r1, sl
2000272e:	fa0f f288 	sxth.w	r2, r8
20002732:	b233      	sxth	r3, r6
20002734:	fa0f fc85 	sxth.w	ip, r5
20002738:	f8cd c000 	str.w	ip, [sp]
2000273c:	fa0f fc84 	sxth.w	ip, r4
20002740:	f8cd c004 	str.w	ip, [sp, #4]
20002744:	9002      	str	r0, [sp, #8]
20002746:	6878      	ldr	r0, [r7, #4]
20002748:	f7fe fae6 	bl	20000d18 <drawRoundRect>
                cx = width(print)  / 2 - 1,
                cy = height(print) / 2 - 1;

  fillScreen(print, ILI9341_BLACK);
  w     = min(width(print), height(print));
  for(i=0; i<w; i+=6) {
2000274c:	693b      	ldr	r3, [r7, #16]
2000274e:	f103 0306 	add.w	r3, r3, #6
20002752:	613b      	str	r3, [r7, #16]
20002754:	693a      	ldr	r2, [r7, #16]
20002756:	68fb      	ldr	r3, [r7, #12]
20002758:	429a      	cmp	r2, r3
2000275a:	dbb7      	blt.n	200026cc <testRoundRects+0x94>
    i2 = i / 2;
    drawRoundRect(print, cx-i2, cy-i2, i, i, i/8, color565(i, 0, 0));
  }

}
2000275c:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002760:	46bd      	mov	sp, r7
20002762:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20002766:	bf00      	nop

20002768 <testFilledRoundRects>:

void testFilledRoundRects(struct Print * print) {
20002768:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000276c:	b08b      	sub	sp, #44	; 0x2c
2000276e:	af04      	add	r7, sp, #16
20002770:	6078      	str	r0, [r7, #4]
  int           i, i2,
                cx = width(print)  / 2 - 1,
20002772:	6878      	ldr	r0, [r7, #4]
20002774:	f7fe fdf0 	bl	20001358 <width>
20002778:	4603      	mov	r3, r0
2000277a:	b29b      	uxth	r3, r3
2000277c:	b21b      	sxth	r3, r3
2000277e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20002782:	4413      	add	r3, r2
20002784:	ea4f 0363 	mov.w	r3, r3, asr #1
20002788:	b29b      	uxth	r3, r3
2000278a:	b21b      	sxth	r3, r3
2000278c:	f103 33ff 	add.w	r3, r3, #4294967295
20002790:	613b      	str	r3, [r7, #16]
                cy = height(print) / 2 - 1;
20002792:	6878      	ldr	r0, [r7, #4]
20002794:	f7fe fdee 	bl	20001374 <height>
20002798:	4603      	mov	r3, r0
2000279a:	b29b      	uxth	r3, r3
2000279c:	b21b      	sxth	r3, r3
2000279e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
200027a2:	4413      	add	r3, r2
200027a4:	ea4f 0363 	mov.w	r3, r3, asr #1
200027a8:	b29b      	uxth	r3, r3
200027aa:	b21b      	sxth	r3, r3
200027ac:	f103 33ff 	add.w	r3, r3, #4294967295
200027b0:	617b      	str	r3, [r7, #20]

  fillScreen(print, ILI9341_BLACK);
200027b2:	6878      	ldr	r0, [r7, #4]
200027b4:	f04f 0100 	mov.w	r1, #0
200027b8:	f7fd ff10 	bl	200005dc <fillScreen>
  for(i=min(width(print), height(print)); i>20; i-=6) {
200027bc:	6878      	ldr	r0, [r7, #4]
200027be:	f7fe fdcb 	bl	20001358 <width>
200027c2:	4603      	mov	r3, r0
200027c4:	b29c      	uxth	r4, r3
200027c6:	6878      	ldr	r0, [r7, #4]
200027c8:	f7fe fdd4 	bl	20001374 <height>
200027cc:	4603      	mov	r3, r0
200027ce:	b29b      	uxth	r3, r3
200027d0:	b222      	sxth	r2, r4
200027d2:	b21b      	sxth	r3, r3
200027d4:	429a      	cmp	r2, r3
200027d6:	da06      	bge.n	200027e6 <testFilledRoundRects+0x7e>
200027d8:	6878      	ldr	r0, [r7, #4]
200027da:	f7fe fdbd 	bl	20001358 <width>
200027de:	4603      	mov	r3, r0
200027e0:	b29b      	uxth	r3, r3
200027e2:	b21b      	sxth	r3, r3
200027e4:	e005      	b.n	200027f2 <testFilledRoundRects+0x8a>
200027e6:	6878      	ldr	r0, [r7, #4]
200027e8:	f7fe fdc4 	bl	20001374 <height>
200027ec:	4603      	mov	r3, r0
200027ee:	b29b      	uxth	r3, r3
200027f0:	b21b      	sxth	r3, r3
200027f2:	60bb      	str	r3, [r7, #8]
200027f4:	e043      	b.n	2000287e <testFilledRoundRects+0x116>
    i2 = i / 2;
200027f6:	68bb      	ldr	r3, [r7, #8]
200027f8:	ea4f 72d3 	mov.w	r2, r3, lsr #31
200027fc:	4413      	add	r3, r2
200027fe:	ea4f 0363 	mov.w	r3, r3, asr #1
20002802:	60fb      	str	r3, [r7, #12]
    fillRoundRect(print, cx-i2, cy-i2, i, i, i/8, color565(0, i, 0));
20002804:	693b      	ldr	r3, [r7, #16]
20002806:	b29a      	uxth	r2, r3
20002808:	68fb      	ldr	r3, [r7, #12]
2000280a:	b29b      	uxth	r3, r3
2000280c:	ebc3 0302 	rsb	r3, r3, r2
20002810:	b29b      	uxth	r3, r3
20002812:	469a      	mov	sl, r3
20002814:	697b      	ldr	r3, [r7, #20]
20002816:	b29a      	uxth	r2, r3
20002818:	68fb      	ldr	r3, [r7, #12]
2000281a:	b29b      	uxth	r3, r3
2000281c:	ebc3 0302 	rsb	r3, r3, r2
20002820:	b29b      	uxth	r3, r3
20002822:	4698      	mov	r8, r3
20002824:	68bb      	ldr	r3, [r7, #8]
20002826:	b29e      	uxth	r6, r3
20002828:	68bb      	ldr	r3, [r7, #8]
2000282a:	b29d      	uxth	r5, r3
2000282c:	68bb      	ldr	r3, [r7, #8]
2000282e:	f103 0207 	add.w	r2, r3, #7
20002832:	2b00      	cmp	r3, #0
20002834:	bfb8      	it	lt
20002836:	4613      	movlt	r3, r2
20002838:	ea4f 03e3 	mov.w	r3, r3, asr #3
2000283c:	b29c      	uxth	r4, r3
2000283e:	68bb      	ldr	r3, [r7, #8]
20002840:	b2db      	uxtb	r3, r3
20002842:	f04f 0000 	mov.w	r0, #0
20002846:	4619      	mov	r1, r3
20002848:	f04f 0200 	mov.w	r2, #0
2000284c:	f7fe fdbe 	bl	200013cc <color565>
20002850:	4603      	mov	r3, r0
20002852:	4618      	mov	r0, r3
20002854:	fa0f f18a 	sxth.w	r1, sl
20002858:	fa0f f288 	sxth.w	r2, r8
2000285c:	b233      	sxth	r3, r6
2000285e:	fa0f fc85 	sxth.w	ip, r5
20002862:	f8cd c000 	str.w	ip, [sp]
20002866:	fa0f fc84 	sxth.w	ip, r4
2000286a:	f8cd c004 	str.w	ip, [sp, #4]
2000286e:	9002      	str	r0, [sp, #8]
20002870:	6878      	ldr	r0, [r7, #4]
20002872:	f7fe fb43 	bl	20000efc <fillRoundRect>
  int           i, i2,
                cx = width(print)  / 2 - 1,
                cy = height(print) / 2 - 1;

  fillScreen(print, ILI9341_BLACK);
  for(i=min(width(print), height(print)); i>20; i-=6) {
20002876:	68bb      	ldr	r3, [r7, #8]
20002878:	f1a3 0306 	sub.w	r3, r3, #6
2000287c:	60bb      	str	r3, [r7, #8]
2000287e:	68bb      	ldr	r3, [r7, #8]
20002880:	2b14      	cmp	r3, #20
20002882:	dcb8      	bgt.n	200027f6 <testFilledRoundRects+0x8e>
    i2 = i / 2;
    fillRoundRect(print, cx-i2, cy-i2, i, i, i/8, color565(0, i, 0));
  }

}
20002884:	f107 071c 	add.w	r7, r7, #28
20002888:	46bd      	mov	sp, r7
2000288a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000288e:	bf00      	nop

20002890 <setup>:

void setup(struct Print * print) {
20002890:	b580      	push	{r7, lr}
20002892:	b084      	sub	sp, #16
20002894:	af00      	add	r7, sp, #0
20002896:	6078      	str	r0, [r7, #4]
  printf("ILI9341 Test!\n\r");
20002898:	f24a 30d0 	movw	r0, #41936	; 0xa3d0
2000289c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028a0:	f001 ff52 	bl	20004748 <printf>

  begin(print);
200028a4:	6878      	ldr	r0, [r7, #4]
200028a6:	f7fe fe4f 	bl	20001548 <begin>

  // read diagnostics (optional but can help debug problems)
  uint8_t x = readcommand8(ILI9341_RDMODE, 0);
200028aa:	f04f 000a 	mov.w	r0, #10
200028ae:	f04f 0100 	mov.w	r1, #0
200028b2:	f7ff f921 	bl	20001af8 <readcommand8>
200028b6:	4603      	mov	r3, r0
200028b8:	73fb      	strb	r3, [r7, #15]
  printf("Display Power Mode: %d\n\r", x);
200028ba:	7bfb      	ldrb	r3, [r7, #15]
200028bc:	f24a 30e0 	movw	r0, #41952	; 0xa3e0
200028c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028c4:	4619      	mov	r1, r3
200028c6:	f001 ff3f 	bl	20004748 <printf>
  x = readcommand8(ILI9341_RDMADCTL, 0);
200028ca:	f04f 000b 	mov.w	r0, #11
200028ce:	f04f 0100 	mov.w	r1, #0
200028d2:	f7ff f911 	bl	20001af8 <readcommand8>
200028d6:	4603      	mov	r3, r0
200028d8:	73fb      	strb	r3, [r7, #15]
  printf("MADCTL Mode: %d\n\r", x);
200028da:	7bfb      	ldrb	r3, [r7, #15]
200028dc:	f24a 30fc 	movw	r0, #41980	; 0xa3fc
200028e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028e4:	4619      	mov	r1, r3
200028e6:	f001 ff2f 	bl	20004748 <printf>
  x = readcommand8(ILI9341_RDPIXFMT, 0);
200028ea:	f04f 000c 	mov.w	r0, #12
200028ee:	f04f 0100 	mov.w	r1, #0
200028f2:	f7ff f901 	bl	20001af8 <readcommand8>
200028f6:	4603      	mov	r3, r0
200028f8:	73fb      	strb	r3, [r7, #15]
  printf("Pixel Format: %d\n\r", x);
200028fa:	7bfb      	ldrb	r3, [r7, #15]
200028fc:	f24a 4010 	movw	r0, #42000	; 0xa410
20002900:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002904:	4619      	mov	r1, r3
20002906:	f001 ff1f 	bl	20004748 <printf>
  x = readcommand8(ILI9341_RDIMGFMT, 0);
2000290a:	f04f 000d 	mov.w	r0, #13
2000290e:	f04f 0100 	mov.w	r1, #0
20002912:	f7ff f8f1 	bl	20001af8 <readcommand8>
20002916:	4603      	mov	r3, r0
20002918:	73fb      	strb	r3, [r7, #15]
  printf("Image Format: %d\n\r", x);
2000291a:	7bfb      	ldrb	r3, [r7, #15]
2000291c:	f24a 4024 	movw	r0, #42020	; 0xa424
20002920:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002924:	4619      	mov	r1, r3
20002926:	f001 ff0f 	bl	20004748 <printf>
  x = readcommand8(ILI9341_RDSELFDIAG, 0);
2000292a:	f04f 000f 	mov.w	r0, #15
2000292e:	f04f 0100 	mov.w	r1, #0
20002932:	f7ff f8e1 	bl	20001af8 <readcommand8>
20002936:	4603      	mov	r3, r0
20002938:	73fb      	strb	r3, [r7, #15]
  printf("Self Diagnostic: %d\n\r", x);
2000293a:	7bfb      	ldrb	r3, [r7, #15]
2000293c:	f24a 4038 	movw	r0, #42040	; 0xa438
20002940:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002944:	4619      	mov	r1, r3
20002946:	f001 feff 	bl	20004748 <printf>

  printf("Screen fill              \n\r");
2000294a:	f24a 4050 	movw	r0, #42064	; 0xa450
2000294e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002952:	f001 fef9 	bl	20004748 <printf>
  testFillScreen(print);
20002956:	6878      	ldr	r0, [r7, #4]
20002958:	f7ff f98c 	bl	20001c74 <testFillScreen>

//  Serial.print(F("Text                     "));
//  Serial.println(testText());
//  delay(3000);

  printf("Lines                    \n\r");
2000295c:	f24a 406c 	movw	r0, #42092	; 0xa46c
20002960:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002964:	f001 fef0 	bl	20004748 <printf>
  testLines(print,ILI9341_CYAN);
20002968:	6878      	ldr	r0, [r7, #4]
2000296a:	f240 71ff 	movw	r1, #2047	; 0x7ff
2000296e:	f7ff f9a3 	bl	20001cb8 <testLines>

  printf("Horiz/Vert Lines         \n\r");
20002972:	f24a 4088 	movw	r0, #42120	; 0xa488
20002976:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000297a:	f001 fee5 	bl	20004748 <printf>
  testFastLines(print, ILI9341_RED, ILI9341_BLUE);
2000297e:	6878      	ldr	r0, [r7, #4]
20002980:	f44f 4178 	mov.w	r1, #63488	; 0xf800
20002984:	f04f 021f 	mov.w	r2, #31
20002988:	f7ff faea 	bl	20001f60 <testFastLines>

  printf("Rectangles (outline)     \n\r");
2000298c:	f24a 40a4 	movw	r0, #42148	; 0xa4a4
20002990:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002994:	f001 fed8 	bl	20004748 <printf>
  testRects(print, ILI9341_GREEN);
20002998:	6878      	ldr	r0, [r7, #4]
2000299a:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
2000299e:	f7ff fb31 	bl	20002004 <testRects>

  printf("Rectangles (filled)      \n\r");
200029a2:	f24a 40c0 	movw	r0, #42176	; 0xa4c0
200029a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029aa:	f001 fecd 	bl	20004748 <printf>
  testFilledRects(print, ILI9341_YELLOW, ILI9341_MAGENTA);
200029ae:	6878      	ldr	r0, [r7, #4]
200029b0:	f64f 71e0 	movw	r1, #65504	; 0xffe0
200029b4:	f64f 021f 	movw	r2, #63519	; 0xf81f
200029b8:	f7ff fb9c 	bl	200020f4 <testFilledRects>

  printf("Circles (filled)         \n\r");
200029bc:	f24a 40dc 	movw	r0, #42204	; 0xa4dc
200029c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029c4:	f001 fec0 	bl	20004748 <printf>
  testFilledCircles(print, 10, ILI9341_MAGENTA);
200029c8:	6878      	ldr	r0, [r7, #4]
200029ca:	f04f 010a 	mov.w	r1, #10
200029ce:	f64f 021f 	movw	r2, #63519	; 0xf81f
200029d2:	f7ff fc29 	bl	20002228 <testFilledCircles>

  printf("Circles (outline)        \n\r");
200029d6:	f24a 40f8 	movw	r0, #42232	; 0xa4f8
200029da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029de:	f001 feb3 	bl	20004748 <printf>
  testCircles(print, 10, ILI9341_WHITE);
200029e2:	6878      	ldr	r0, [r7, #4]
200029e4:	f04f 010a 	mov.w	r1, #10
200029e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
200029ec:	f7ff fc62 	bl	200022b4 <testCircles>

  printf("Triangles (outline)      \n\r");
200029f0:	f24a 5014 	movw	r0, #42260	; 0xa514
200029f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029f8:	f001 fea6 	bl	20004748 <printf>
  testTriangles(print);
200029fc:	6878      	ldr	r0, [r7, #4]
200029fe:	f7ff fca1 	bl	20002344 <testTriangles>

  printf("Triangles (filled)       \n\r");
20002a02:	f24a 5030 	movw	r0, #42288	; 0xa530
20002a06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002a0a:	f001 fe9d 	bl	20004748 <printf>
  testFilledTriangles(print);
20002a0e:	6878      	ldr	r0, [r7, #4]
20002a10:	f7ff fd24 	bl	2000245c <testFilledTriangles>

  printf("Rounded rects (outline)  \n\r");
20002a14:	f24a 504c 	movw	r0, #42316	; 0xa54c
20002a18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002a1c:	f001 fe94 	bl	20004748 <printf>
  testRoundRects(print);
20002a20:	6878      	ldr	r0, [r7, #4]
20002a22:	f7ff fe09 	bl	20002638 <testRoundRects>

  printf("Rounded rects (filled)   \n\r");
20002a26:	f24a 5068 	movw	r0, #42344	; 0xa568
20002a2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002a2e:	f001 fe8b 	bl	20004748 <printf>
  testFilledRoundRects(print);
20002a32:	6878      	ldr	r0, [r7, #4]
20002a34:	f7ff fe98 	bl	20002768 <testFilledRoundRects>

  printf("Done!");
20002a38:	f24a 5084 	movw	r0, #42372	; 0xa584
20002a3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002a40:	f001 fe82 	bl	20004748 <printf>

}
20002a44:	f107 0710 	add.w	r7, r7, #16
20002a48:	46bd      	mov	sp, r7
20002a4a:	bd80      	pop	{r7, pc}

20002a4c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20002a4c:	b480      	push	{r7}
20002a4e:	b083      	sub	sp, #12
20002a50:	af00      	add	r7, sp, #0
20002a52:	6078      	str	r0, [r7, #4]
    return -1;
20002a54:	f04f 33ff 	mov.w	r3, #4294967295
}
20002a58:	4618      	mov	r0, r3
20002a5a:	f107 070c 	add.w	r7, r7, #12
20002a5e:	46bd      	mov	sp, r7
20002a60:	bc80      	pop	{r7}
20002a62:	4770      	bx	lr

20002a64 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20002a64:	b480      	push	{r7}
20002a66:	b083      	sub	sp, #12
20002a68:	af00      	add	r7, sp, #0
20002a6a:	6078      	str	r0, [r7, #4]
20002a6c:	e7fe      	b.n	20002a6c <_exit+0x8>
20002a6e:	bf00      	nop

20002a70 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20002a70:	b480      	push	{r7}
20002a72:	b083      	sub	sp, #12
20002a74:	af00      	add	r7, sp, #0
20002a76:	6078      	str	r0, [r7, #4]
20002a78:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20002a7a:	683b      	ldr	r3, [r7, #0]
20002a7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20002a80:	605a      	str	r2, [r3, #4]
    return 0;
20002a82:	f04f 0300 	mov.w	r3, #0
}
20002a86:	4618      	mov	r0, r3
20002a88:	f107 070c 	add.w	r7, r7, #12
20002a8c:	46bd      	mov	sp, r7
20002a8e:	bc80      	pop	{r7}
20002a90:	4770      	bx	lr
20002a92:	bf00      	nop

20002a94 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20002a94:	b480      	push	{r7}
20002a96:	b083      	sub	sp, #12
20002a98:	af00      	add	r7, sp, #0
20002a9a:	6078      	str	r0, [r7, #4]
    return 1;
20002a9c:	f04f 0301 	mov.w	r3, #1
}
20002aa0:	4618      	mov	r0, r3
20002aa2:	f107 070c 	add.w	r7, r7, #12
20002aa6:	46bd      	mov	sp, r7
20002aa8:	bc80      	pop	{r7}
20002aaa:	4770      	bx	lr

20002aac <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20002aac:	b480      	push	{r7}
20002aae:	b085      	sub	sp, #20
20002ab0:	af00      	add	r7, sp, #0
20002ab2:	60f8      	str	r0, [r7, #12]
20002ab4:	60b9      	str	r1, [r7, #8]
20002ab6:	607a      	str	r2, [r7, #4]
    return 0;
20002ab8:	f04f 0300 	mov.w	r3, #0
}
20002abc:	4618      	mov	r0, r3
20002abe:	f107 0714 	add.w	r7, r7, #20
20002ac2:	46bd      	mov	sp, r7
20002ac4:	bc80      	pop	{r7}
20002ac6:	4770      	bx	lr

20002ac8 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20002ac8:	b480      	push	{r7}
20002aca:	b085      	sub	sp, #20
20002acc:	af00      	add	r7, sp, #0
20002ace:	60f8      	str	r0, [r7, #12]
20002ad0:	60b9      	str	r1, [r7, #8]
20002ad2:	607a      	str	r2, [r7, #4]
    return 0;
20002ad4:	f04f 0300 	mov.w	r3, #0
}
20002ad8:	4618      	mov	r0, r3
20002ada:	f107 0714 	add.w	r7, r7, #20
20002ade:	46bd      	mov	sp, r7
20002ae0:	bc80      	pop	{r7}
20002ae2:	4770      	bx	lr

20002ae4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002ae4:	b580      	push	{r7, lr}
20002ae6:	b084      	sub	sp, #16
20002ae8:	af00      	add	r7, sp, #0
20002aea:	60f8      	str	r0, [r7, #12]
20002aec:	60b9      	str	r1, [r7, #8]
20002aee:	607a      	str	r2, [r7, #4]
20002af0:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20002af2:	f64a 534c 	movw	r3, #44364	; 0xad4c
20002af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002afa:	681b      	ldr	r3, [r3, #0]
20002afc:	2b00      	cmp	r3, #0
20002afe:	d110      	bne.n	20002b22 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20002b00:	f64a 50b4 	movw	r0, #44468	; 0xadb4
20002b04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b08:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20002b0c:	f04f 0203 	mov.w	r2, #3
20002b10:	f000 f88a 	bl	20002c28 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20002b14:	f64a 534c 	movw	r3, #44364	; 0xad4c
20002b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b1c:	f04f 0201 	mov.w	r2, #1
20002b20:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20002b22:	683b      	ldr	r3, [r7, #0]
20002b24:	f64a 50b4 	movw	r0, #44468	; 0xadb4
20002b28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b2c:	6879      	ldr	r1, [r7, #4]
20002b2e:	461a      	mov	r2, r3
20002b30:	f000 f97c 	bl	20002e2c <MSS_UART_polled_tx>
    
    return len;
20002b34:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20002b36:	4618      	mov	r0, r3
20002b38:	f107 0710 	add.w	r7, r7, #16
20002b3c:	46bd      	mov	sp, r7
20002b3e:	bd80      	pop	{r7, pc}

20002b40 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20002b40:	b580      	push	{r7, lr}
20002b42:	b084      	sub	sp, #16
20002b44:	af00      	add	r7, sp, #0
20002b46:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20002b48:	f64a 5350 	movw	r3, #44368	; 0xad50
20002b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b50:	681b      	ldr	r3, [r3, #0]
20002b52:	2b00      	cmp	r3, #0
20002b54:	d108      	bne.n	20002b68 <_sbrk+0x28>
    {
      heap_end = &_end;
20002b56:	f64a 5350 	movw	r3, #44368	; 0xad50
20002b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b5e:	f64a 62e8 	movw	r2, #44776	; 0xaee8
20002b62:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002b66:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20002b68:	f64a 5350 	movw	r3, #44368	; 0xad50
20002b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b70:	681b      	ldr	r3, [r3, #0]
20002b72:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20002b74:	f3ef 8308 	mrs	r3, MSP
20002b78:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20002b7a:	f64a 5350 	movw	r3, #44368	; 0xad50
20002b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b82:	681a      	ldr	r2, [r3, #0]
20002b84:	687b      	ldr	r3, [r7, #4]
20002b86:	441a      	add	r2, r3
20002b88:	68fb      	ldr	r3, [r7, #12]
20002b8a:	429a      	cmp	r2, r3
20002b8c:	d90f      	bls.n	20002bae <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20002b8e:	f04f 0000 	mov.w	r0, #0
20002b92:	f04f 0101 	mov.w	r1, #1
20002b96:	f24a 528c 	movw	r2, #42380	; 0xa58c
20002b9a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002b9e:	f04f 0319 	mov.w	r3, #25
20002ba2:	f7ff ff9f 	bl	20002ae4 <_write_r>
      _exit (1);
20002ba6:	f04f 0001 	mov.w	r0, #1
20002baa:	f7ff ff5b 	bl	20002a64 <_exit>
    }
  
    heap_end += incr;
20002bae:	f64a 5350 	movw	r3, #44368	; 0xad50
20002bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bb6:	681a      	ldr	r2, [r3, #0]
20002bb8:	687b      	ldr	r3, [r7, #4]
20002bba:	441a      	add	r2, r3
20002bbc:	f64a 5350 	movw	r3, #44368	; 0xad50
20002bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bc4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20002bc6:	68bb      	ldr	r3, [r7, #8]
}
20002bc8:	4618      	mov	r0, r3
20002bca:	f107 0710 	add.w	r7, r7, #16
20002bce:	46bd      	mov	sp, r7
20002bd0:	bd80      	pop	{r7, pc}
20002bd2:	bf00      	nop

20002bd4 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
20002bd4:	b480      	push	{r7}
20002bd6:	b083      	sub	sp, #12
20002bd8:	af00      	add	r7, sp, #0
20002bda:	6078      	str	r0, [r7, #4]
    return -1;
20002bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
20002be0:	4618      	mov	r0, r3
20002be2:	f107 070c 	add.w	r7, r7, #12
20002be6:	46bd      	mov	sp, r7
20002be8:	bc80      	pop	{r7}
20002bea:	4770      	bx	lr

20002bec <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002bec:	b480      	push	{r7}
20002bee:	b083      	sub	sp, #12
20002bf0:	af00      	add	r7, sp, #0
20002bf2:	4603      	mov	r3, r0
20002bf4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002bf6:	f24e 1300 	movw	r3, #57600	; 0xe100
20002bfa:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002bfe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002c02:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c06:	88f9      	ldrh	r1, [r7, #6]
20002c08:	f001 011f 	and.w	r1, r1, #31
20002c0c:	f04f 0001 	mov.w	r0, #1
20002c10:	fa00 f101 	lsl.w	r1, r0, r1
20002c14:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002c1c:	f107 070c 	add.w	r7, r7, #12
20002c20:	46bd      	mov	sp, r7
20002c22:	bc80      	pop	{r7}
20002c24:	4770      	bx	lr
20002c26:	bf00      	nop

20002c28 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20002c28:	b580      	push	{r7, lr}
20002c2a:	b088      	sub	sp, #32
20002c2c:	af00      	add	r7, sp, #0
20002c2e:	60f8      	str	r0, [r7, #12]
20002c30:	60b9      	str	r1, [r7, #8]
20002c32:	4613      	mov	r3, r2
20002c34:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20002c36:	f04f 0301 	mov.w	r3, #1
20002c3a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20002c3c:	f04f 0300 	mov.w	r3, #0
20002c40:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002c42:	68fa      	ldr	r2, [r7, #12]
20002c44:	f64a 53b4 	movw	r3, #44468	; 0xadb4
20002c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c4c:	429a      	cmp	r2, r3
20002c4e:	d007      	beq.n	20002c60 <MSS_UART_init+0x38>
20002c50:	68fa      	ldr	r2, [r7, #12]
20002c52:	f64a 538c 	movw	r3, #44428	; 0xad8c
20002c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c5a:	429a      	cmp	r2, r3
20002c5c:	d000      	beq.n	20002c60 <MSS_UART_init+0x38>
20002c5e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20002c60:	68bb      	ldr	r3, [r7, #8]
20002c62:	2b00      	cmp	r3, #0
20002c64:	d100      	bne.n	20002c68 <MSS_UART_init+0x40>
20002c66:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20002c68:	f001 f8c4 	bl	20003df4 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20002c6c:	68fa      	ldr	r2, [r7, #12]
20002c6e:	f64a 53b4 	movw	r3, #44468	; 0xadb4
20002c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c76:	429a      	cmp	r2, r3
20002c78:	d12e      	bne.n	20002cd8 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20002c7a:	68fb      	ldr	r3, [r7, #12]
20002c7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20002c80:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20002c82:	68fb      	ldr	r3, [r7, #12]
20002c84:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20002c88:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20002c8a:	68fb      	ldr	r3, [r7, #12]
20002c8c:	f04f 020a 	mov.w	r2, #10
20002c90:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20002c92:	f64a 0334 	movw	r3, #43060	; 0xa834
20002c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c9a:	681b      	ldr	r3, [r3, #0]
20002c9c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20002c9e:	f242 0300 	movw	r3, #8192	; 0x2000
20002ca2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ca6:	f242 0200 	movw	r2, #8192	; 0x2000
20002caa:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002cae:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002cb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002cb4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20002cb6:	f04f 000a 	mov.w	r0, #10
20002cba:	f7ff ff97 	bl	20002bec <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20002cbe:	f242 0300 	movw	r3, #8192	; 0x2000
20002cc2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002cc6:	f242 0200 	movw	r2, #8192	; 0x2000
20002cca:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002cce:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002cd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002cd4:	631a      	str	r2, [r3, #48]	; 0x30
20002cd6:	e031      	b.n	20002d3c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002cd8:	68fa      	ldr	r2, [r7, #12]
20002cda:	f240 0300 	movw	r3, #0
20002cde:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002ce2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20002ce4:	68fa      	ldr	r2, [r7, #12]
20002ce6:	f240 0300 	movw	r3, #0
20002cea:	f2c4 2320 	movt	r3, #16928	; 0x4220
20002cee:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20002cf0:	68fb      	ldr	r3, [r7, #12]
20002cf2:	f04f 020b 	mov.w	r2, #11
20002cf6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20002cf8:	f64a 0338 	movw	r3, #43064	; 0xa838
20002cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d00:	681b      	ldr	r3, [r3, #0]
20002d02:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20002d04:	f242 0300 	movw	r3, #8192	; 0x2000
20002d08:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d0c:	f242 0200 	movw	r2, #8192	; 0x2000
20002d10:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002d14:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002d16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20002d1a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20002d1c:	f04f 000b 	mov.w	r0, #11
20002d20:	f7ff ff64 	bl	20002bec <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20002d24:	f242 0300 	movw	r3, #8192	; 0x2000
20002d28:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d2c:	f242 0200 	movw	r2, #8192	; 0x2000
20002d30:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002d34:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002d36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20002d3a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20002d3c:	68fb      	ldr	r3, [r7, #12]
20002d3e:	681b      	ldr	r3, [r3, #0]
20002d40:	f04f 0200 	mov.w	r2, #0
20002d44:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20002d46:	68bb      	ldr	r3, [r7, #8]
20002d48:	2b00      	cmp	r3, #0
20002d4a:	d021      	beq.n	20002d90 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20002d4c:	69ba      	ldr	r2, [r7, #24]
20002d4e:	68bb      	ldr	r3, [r7, #8]
20002d50:	fbb2 f3f3 	udiv	r3, r2, r3
20002d54:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20002d56:	69fb      	ldr	r3, [r7, #28]
20002d58:	f003 0308 	and.w	r3, r3, #8
20002d5c:	2b00      	cmp	r3, #0
20002d5e:	d006      	beq.n	20002d6e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20002d60:	69fb      	ldr	r3, [r7, #28]
20002d62:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002d66:	f103 0301 	add.w	r3, r3, #1
20002d6a:	61fb      	str	r3, [r7, #28]
20002d6c:	e003      	b.n	20002d76 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20002d6e:	69fb      	ldr	r3, [r7, #28]
20002d70:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002d74:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002d76:	69fa      	ldr	r2, [r7, #28]
20002d78:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002d7c:	429a      	cmp	r2, r3
20002d7e:	d900      	bls.n	20002d82 <MSS_UART_init+0x15a>
20002d80:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20002d82:	69fa      	ldr	r2, [r7, #28]
20002d84:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002d88:	429a      	cmp	r2, r3
20002d8a:	d801      	bhi.n	20002d90 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20002d8c:	69fb      	ldr	r3, [r7, #28]
20002d8e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20002d90:	68fb      	ldr	r3, [r7, #12]
20002d92:	685b      	ldr	r3, [r3, #4]
20002d94:	f04f 0201 	mov.w	r2, #1
20002d98:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002d9c:	68fb      	ldr	r3, [r7, #12]
20002d9e:	681b      	ldr	r3, [r3, #0]
20002da0:	8afa      	ldrh	r2, [r7, #22]
20002da2:	ea4f 2212 	mov.w	r2, r2, lsr #8
20002da6:	b292      	uxth	r2, r2
20002da8:	b2d2      	uxtb	r2, r2
20002daa:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002dac:	68fb      	ldr	r3, [r7, #12]
20002dae:	681b      	ldr	r3, [r3, #0]
20002db0:	8afa      	ldrh	r2, [r7, #22]
20002db2:	b2d2      	uxtb	r2, r2
20002db4:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002db6:	68fb      	ldr	r3, [r7, #12]
20002db8:	685b      	ldr	r3, [r3, #4]
20002dba:	f04f 0200 	mov.w	r2, #0
20002dbe:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20002dc2:	68fb      	ldr	r3, [r7, #12]
20002dc4:	681b      	ldr	r3, [r3, #0]
20002dc6:	79fa      	ldrb	r2, [r7, #7]
20002dc8:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20002dca:	68fb      	ldr	r3, [r7, #12]
20002dcc:	681b      	ldr	r3, [r3, #0]
20002dce:	f04f 020e 	mov.w	r2, #14
20002dd2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002dd4:	68fb      	ldr	r3, [r7, #12]
20002dd6:	685b      	ldr	r3, [r3, #4]
20002dd8:	f04f 0200 	mov.w	r2, #0
20002ddc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20002de0:	68fb      	ldr	r3, [r7, #12]
20002de2:	f04f 0200 	mov.w	r2, #0
20002de6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20002de8:	68fb      	ldr	r3, [r7, #12]
20002dea:	f04f 0200 	mov.w	r2, #0
20002dee:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20002df0:	68fb      	ldr	r3, [r7, #12]
20002df2:	f04f 0200 	mov.w	r2, #0
20002df6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002df8:	68fb      	ldr	r3, [r7, #12]
20002dfa:	f04f 0200 	mov.w	r2, #0
20002dfe:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20002e00:	68fa      	ldr	r2, [r7, #12]
20002e02:	f243 032d 	movw	r3, #12333	; 0x302d
20002e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e0a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20002e0c:	68fb      	ldr	r3, [r7, #12]
20002e0e:	f04f 0200 	mov.w	r2, #0
20002e12:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20002e14:	68fb      	ldr	r3, [r7, #12]
20002e16:	f04f 0200 	mov.w	r2, #0
20002e1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20002e1c:	68fb      	ldr	r3, [r7, #12]
20002e1e:	f04f 0200 	mov.w	r2, #0
20002e22:	729a      	strb	r2, [r3, #10]
}
20002e24:	f107 0720 	add.w	r7, r7, #32
20002e28:	46bd      	mov	sp, r7
20002e2a:	bd80      	pop	{r7, pc}

20002e2c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20002e2c:	b480      	push	{r7}
20002e2e:	b089      	sub	sp, #36	; 0x24
20002e30:	af00      	add	r7, sp, #0
20002e32:	60f8      	str	r0, [r7, #12]
20002e34:	60b9      	str	r1, [r7, #8]
20002e36:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20002e38:	f04f 0300 	mov.w	r3, #0
20002e3c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002e3e:	68fa      	ldr	r2, [r7, #12]
20002e40:	f64a 53b4 	movw	r3, #44468	; 0xadb4
20002e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e48:	429a      	cmp	r2, r3
20002e4a:	d007      	beq.n	20002e5c <MSS_UART_polled_tx+0x30>
20002e4c:	68fa      	ldr	r2, [r7, #12]
20002e4e:	f64a 538c 	movw	r3, #44428	; 0xad8c
20002e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e56:	429a      	cmp	r2, r3
20002e58:	d000      	beq.n	20002e5c <MSS_UART_polled_tx+0x30>
20002e5a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20002e5c:	68bb      	ldr	r3, [r7, #8]
20002e5e:	2b00      	cmp	r3, #0
20002e60:	d100      	bne.n	20002e64 <MSS_UART_polled_tx+0x38>
20002e62:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20002e64:	687b      	ldr	r3, [r7, #4]
20002e66:	2b00      	cmp	r3, #0
20002e68:	d100      	bne.n	20002e6c <MSS_UART_polled_tx+0x40>
20002e6a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002e6c:	68fa      	ldr	r2, [r7, #12]
20002e6e:	f64a 53b4 	movw	r3, #44468	; 0xadb4
20002e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e76:	429a      	cmp	r2, r3
20002e78:	d006      	beq.n	20002e88 <MSS_UART_polled_tx+0x5c>
20002e7a:	68fa      	ldr	r2, [r7, #12]
20002e7c:	f64a 538c 	movw	r3, #44428	; 0xad8c
20002e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e84:	429a      	cmp	r2, r3
20002e86:	d13d      	bne.n	20002f04 <MSS_UART_polled_tx+0xd8>
20002e88:	68bb      	ldr	r3, [r7, #8]
20002e8a:	2b00      	cmp	r3, #0
20002e8c:	d03a      	beq.n	20002f04 <MSS_UART_polled_tx+0xd8>
20002e8e:	687b      	ldr	r3, [r7, #4]
20002e90:	2b00      	cmp	r3, #0
20002e92:	d037      	beq.n	20002f04 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002e94:	68fb      	ldr	r3, [r7, #12]
20002e96:	681b      	ldr	r3, [r3, #0]
20002e98:	7d1b      	ldrb	r3, [r3, #20]
20002e9a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002e9c:	68fb      	ldr	r3, [r7, #12]
20002e9e:	7a9a      	ldrb	r2, [r3, #10]
20002ea0:	7efb      	ldrb	r3, [r7, #27]
20002ea2:	ea42 0303 	orr.w	r3, r2, r3
20002ea6:	b2da      	uxtb	r2, r3
20002ea8:	68fb      	ldr	r3, [r7, #12]
20002eaa:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002eac:	7efb      	ldrb	r3, [r7, #27]
20002eae:	f003 0320 	and.w	r3, r3, #32
20002eb2:	2b00      	cmp	r3, #0
20002eb4:	d023      	beq.n	20002efe <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002eb6:	f04f 0310 	mov.w	r3, #16
20002eba:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002ebc:	687b      	ldr	r3, [r7, #4]
20002ebe:	2b0f      	cmp	r3, #15
20002ec0:	d801      	bhi.n	20002ec6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20002ec2:	687b      	ldr	r3, [r7, #4]
20002ec4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002ec6:	f04f 0300 	mov.w	r3, #0
20002eca:	617b      	str	r3, [r7, #20]
20002ecc:	e00e      	b.n	20002eec <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20002ece:	68fb      	ldr	r3, [r7, #12]
20002ed0:	681b      	ldr	r3, [r3, #0]
20002ed2:	68b9      	ldr	r1, [r7, #8]
20002ed4:	693a      	ldr	r2, [r7, #16]
20002ed6:	440a      	add	r2, r1
20002ed8:	7812      	ldrb	r2, [r2, #0]
20002eda:	701a      	strb	r2, [r3, #0]
20002edc:	693b      	ldr	r3, [r7, #16]
20002ede:	f103 0301 	add.w	r3, r3, #1
20002ee2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002ee4:	697b      	ldr	r3, [r7, #20]
20002ee6:	f103 0301 	add.w	r3, r3, #1
20002eea:	617b      	str	r3, [r7, #20]
20002eec:	697a      	ldr	r2, [r7, #20]
20002eee:	69fb      	ldr	r3, [r7, #28]
20002ef0:	429a      	cmp	r2, r3
20002ef2:	d3ec      	bcc.n	20002ece <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20002ef4:	687a      	ldr	r2, [r7, #4]
20002ef6:	697b      	ldr	r3, [r7, #20]
20002ef8:	ebc3 0302 	rsb	r3, r3, r2
20002efc:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20002efe:	687b      	ldr	r3, [r7, #4]
20002f00:	2b00      	cmp	r3, #0
20002f02:	d1c7      	bne.n	20002e94 <MSS_UART_polled_tx+0x68>
    }
}
20002f04:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002f08:	46bd      	mov	sp, r7
20002f0a:	bc80      	pop	{r7}
20002f0c:	4770      	bx	lr
20002f0e:	bf00      	nop

20002f10 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20002f10:	b580      	push	{r7, lr}
20002f12:	b084      	sub	sp, #16
20002f14:	af00      	add	r7, sp, #0
20002f16:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002f18:	687a      	ldr	r2, [r7, #4]
20002f1a:	f64a 53b4 	movw	r3, #44468	; 0xadb4
20002f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f22:	429a      	cmp	r2, r3
20002f24:	d007      	beq.n	20002f36 <MSS_UART_isr+0x26>
20002f26:	687a      	ldr	r2, [r7, #4]
20002f28:	f64a 538c 	movw	r3, #44428	; 0xad8c
20002f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f30:	429a      	cmp	r2, r3
20002f32:	d000      	beq.n	20002f36 <MSS_UART_isr+0x26>
20002f34:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002f36:	687a      	ldr	r2, [r7, #4]
20002f38:	f64a 53b4 	movw	r3, #44468	; 0xadb4
20002f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f40:	429a      	cmp	r2, r3
20002f42:	d006      	beq.n	20002f52 <MSS_UART_isr+0x42>
20002f44:	687a      	ldr	r2, [r7, #4]
20002f46:	f64a 538c 	movw	r3, #44428	; 0xad8c
20002f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f4e:	429a      	cmp	r2, r3
20002f50:	d167      	bne.n	20003022 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20002f52:	687b      	ldr	r3, [r7, #4]
20002f54:	681b      	ldr	r3, [r3, #0]
20002f56:	7a1b      	ldrb	r3, [r3, #8]
20002f58:	b2db      	uxtb	r3, r3
20002f5a:	f003 030f 	and.w	r3, r3, #15
20002f5e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20002f60:	7bfb      	ldrb	r3, [r7, #15]
20002f62:	2b0c      	cmp	r3, #12
20002f64:	d854      	bhi.n	20003010 <MSS_UART_isr+0x100>
20002f66:	a201      	add	r2, pc, #4	; (adr r2, 20002f6c <MSS_UART_isr+0x5c>)
20002f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002f6c:	20002fa1 	.word	0x20002fa1
20002f70:	20003011 	.word	0x20003011
20002f74:	20002fbd 	.word	0x20002fbd
20002f78:	20003011 	.word	0x20003011
20002f7c:	20002fd9 	.word	0x20002fd9
20002f80:	20003011 	.word	0x20003011
20002f84:	20002ff5 	.word	0x20002ff5
20002f88:	20003011 	.word	0x20003011
20002f8c:	20003011 	.word	0x20003011
20002f90:	20003011 	.word	0x20003011
20002f94:	20003011 	.word	0x20003011
20002f98:	20003011 	.word	0x20003011
20002f9c:	20002fd9 	.word	0x20002fd9
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20002fa0:	687b      	ldr	r3, [r7, #4]
20002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002fa4:	2b00      	cmp	r3, #0
20002fa6:	d100      	bne.n	20002faa <MSS_UART_isr+0x9a>
20002fa8:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20002faa:	687b      	ldr	r3, [r7, #4]
20002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002fae:	2b00      	cmp	r3, #0
20002fb0:	d030      	beq.n	20003014 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20002fb2:	687b      	ldr	r3, [r7, #4]
20002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002fb6:	6878      	ldr	r0, [r7, #4]
20002fb8:	4798      	blx	r3
                }
            }
            break;
20002fba:	e032      	b.n	20003022 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20002fbc:	687b      	ldr	r3, [r7, #4]
20002fbe:	6a1b      	ldr	r3, [r3, #32]
20002fc0:	2b00      	cmp	r3, #0
20002fc2:	d100      	bne.n	20002fc6 <MSS_UART_isr+0xb6>
20002fc4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002fc6:	687b      	ldr	r3, [r7, #4]
20002fc8:	6a1b      	ldr	r3, [r3, #32]
20002fca:	2b00      	cmp	r3, #0
20002fcc:	d024      	beq.n	20003018 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20002fce:	687b      	ldr	r3, [r7, #4]
20002fd0:	6a1b      	ldr	r3, [r3, #32]
20002fd2:	6878      	ldr	r0, [r7, #4]
20002fd4:	4798      	blx	r3
                }
            }
            break;
20002fd6:	e024      	b.n	20003022 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002fd8:	687b      	ldr	r3, [r7, #4]
20002fda:	69db      	ldr	r3, [r3, #28]
20002fdc:	2b00      	cmp	r3, #0
20002fde:	d100      	bne.n	20002fe2 <MSS_UART_isr+0xd2>
20002fe0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20002fe2:	687b      	ldr	r3, [r7, #4]
20002fe4:	69db      	ldr	r3, [r3, #28]
20002fe6:	2b00      	cmp	r3, #0
20002fe8:	d018      	beq.n	2000301c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002fea:	687b      	ldr	r3, [r7, #4]
20002fec:	69db      	ldr	r3, [r3, #28]
20002fee:	6878      	ldr	r0, [r7, #4]
20002ff0:	4798      	blx	r3
                }
            }
            break;
20002ff2:	e016      	b.n	20003022 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002ff4:	687b      	ldr	r3, [r7, #4]
20002ff6:	699b      	ldr	r3, [r3, #24]
20002ff8:	2b00      	cmp	r3, #0
20002ffa:	d100      	bne.n	20002ffe <MSS_UART_isr+0xee>
20002ffc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20002ffe:	687b      	ldr	r3, [r7, #4]
20003000:	699b      	ldr	r3, [r3, #24]
20003002:	2b00      	cmp	r3, #0
20003004:	d00c      	beq.n	20003020 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20003006:	687b      	ldr	r3, [r7, #4]
20003008:	699b      	ldr	r3, [r3, #24]
2000300a:	6878      	ldr	r0, [r7, #4]
2000300c:	4798      	blx	r3
                }
            }
            break;
2000300e:	e008      	b.n	20003022 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20003010:	be00      	bkpt	0x0000
20003012:	e006      	b.n	20003022 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20003014:	bf00      	nop
20003016:	e004      	b.n	20003022 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20003018:	bf00      	nop
2000301a:	e002      	b.n	20003022 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
2000301c:	bf00      	nop
2000301e:	e000      	b.n	20003022 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20003020:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20003022:	f107 0710 	add.w	r7, r7, #16
20003026:	46bd      	mov	sp, r7
20003028:	bd80      	pop	{r7, pc}
2000302a:	bf00      	nop

2000302c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
2000302c:	b480      	push	{r7}
2000302e:	b087      	sub	sp, #28
20003030:	af00      	add	r7, sp, #0
20003032:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20003034:	687a      	ldr	r2, [r7, #4]
20003036:	f64a 53b4 	movw	r3, #44468	; 0xadb4
2000303a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000303e:	429a      	cmp	r2, r3
20003040:	d007      	beq.n	20003052 <default_tx_handler+0x26>
20003042:	687a      	ldr	r2, [r7, #4]
20003044:	f64a 538c 	movw	r3, #44428	; 0xad8c
20003048:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000304c:	429a      	cmp	r2, r3
2000304e:	d000      	beq.n	20003052 <default_tx_handler+0x26>
20003050:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20003052:	687b      	ldr	r3, [r7, #4]
20003054:	68db      	ldr	r3, [r3, #12]
20003056:	2b00      	cmp	r3, #0
20003058:	d100      	bne.n	2000305c <default_tx_handler+0x30>
2000305a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
2000305c:	687b      	ldr	r3, [r7, #4]
2000305e:	691b      	ldr	r3, [r3, #16]
20003060:	2b00      	cmp	r3, #0
20003062:	d100      	bne.n	20003066 <default_tx_handler+0x3a>
20003064:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20003066:	687a      	ldr	r2, [r7, #4]
20003068:	f64a 53b4 	movw	r3, #44468	; 0xadb4
2000306c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003070:	429a      	cmp	r2, r3
20003072:	d006      	beq.n	20003082 <default_tx_handler+0x56>
20003074:	687a      	ldr	r2, [r7, #4]
20003076:	f64a 538c 	movw	r3, #44428	; 0xad8c
2000307a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000307e:	429a      	cmp	r2, r3
20003080:	d152      	bne.n	20003128 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20003082:	687b      	ldr	r3, [r7, #4]
20003084:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20003086:	2b00      	cmp	r3, #0
20003088:	d04e      	beq.n	20003128 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
2000308a:	687b      	ldr	r3, [r7, #4]
2000308c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000308e:	2b00      	cmp	r3, #0
20003090:	d04a      	beq.n	20003128 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20003092:	687b      	ldr	r3, [r7, #4]
20003094:	681b      	ldr	r3, [r3, #0]
20003096:	7d1b      	ldrb	r3, [r3, #20]
20003098:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000309a:	687b      	ldr	r3, [r7, #4]
2000309c:	7a9a      	ldrb	r2, [r3, #10]
2000309e:	7afb      	ldrb	r3, [r7, #11]
200030a0:	ea42 0303 	orr.w	r3, r2, r3
200030a4:	b2da      	uxtb	r2, r3
200030a6:	687b      	ldr	r3, [r7, #4]
200030a8:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200030aa:	7afb      	ldrb	r3, [r7, #11]
200030ac:	f003 0320 	and.w	r3, r3, #32
200030b0:	2b00      	cmp	r3, #0
200030b2:	d029      	beq.n	20003108 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200030b4:	f04f 0310 	mov.w	r3, #16
200030b8:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200030ba:	687b      	ldr	r3, [r7, #4]
200030bc:	691a      	ldr	r2, [r3, #16]
200030be:	687b      	ldr	r3, [r7, #4]
200030c0:	695b      	ldr	r3, [r3, #20]
200030c2:	ebc3 0302 	rsb	r3, r3, r2
200030c6:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200030c8:	697b      	ldr	r3, [r7, #20]
200030ca:	2b0f      	cmp	r3, #15
200030cc:	d801      	bhi.n	200030d2 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200030ce:	697b      	ldr	r3, [r7, #20]
200030d0:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200030d2:	f04f 0300 	mov.w	r3, #0
200030d6:	60fb      	str	r3, [r7, #12]
200030d8:	e012      	b.n	20003100 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200030da:	687b      	ldr	r3, [r7, #4]
200030dc:	681b      	ldr	r3, [r3, #0]
200030de:	687a      	ldr	r2, [r7, #4]
200030e0:	68d1      	ldr	r1, [r2, #12]
200030e2:	687a      	ldr	r2, [r7, #4]
200030e4:	6952      	ldr	r2, [r2, #20]
200030e6:	440a      	add	r2, r1
200030e8:	7812      	ldrb	r2, [r2, #0]
200030ea:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200030ec:	687b      	ldr	r3, [r7, #4]
200030ee:	695b      	ldr	r3, [r3, #20]
200030f0:	f103 0201 	add.w	r2, r3, #1
200030f4:	687b      	ldr	r3, [r7, #4]
200030f6:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200030f8:	68fb      	ldr	r3, [r7, #12]
200030fa:	f103 0301 	add.w	r3, r3, #1
200030fe:	60fb      	str	r3, [r7, #12]
20003100:	68fa      	ldr	r2, [r7, #12]
20003102:	693b      	ldr	r3, [r7, #16]
20003104:	429a      	cmp	r2, r3
20003106:	d3e8      	bcc.n	200030da <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20003108:	687b      	ldr	r3, [r7, #4]
2000310a:	695a      	ldr	r2, [r3, #20]
2000310c:	687b      	ldr	r3, [r7, #4]
2000310e:	691b      	ldr	r3, [r3, #16]
20003110:	429a      	cmp	r2, r3
20003112:	d109      	bne.n	20003128 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20003114:	687b      	ldr	r3, [r7, #4]
20003116:	f04f 0200 	mov.w	r2, #0
2000311a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
2000311c:	687b      	ldr	r3, [r7, #4]
2000311e:	685b      	ldr	r3, [r3, #4]
20003120:	f04f 0200 	mov.w	r2, #0
20003124:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20003128:	f107 071c 	add.w	r7, r7, #28
2000312c:	46bd      	mov	sp, r7
2000312e:	bc80      	pop	{r7}
20003130:	4770      	bx	lr
20003132:	bf00      	nop

20003134 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20003134:	4668      	mov	r0, sp
20003136:	f020 0107 	bic.w	r1, r0, #7
2000313a:	468d      	mov	sp, r1
2000313c:	b589      	push	{r0, r3, r7, lr}
2000313e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20003140:	f64a 50b4 	movw	r0, #44468	; 0xadb4
20003144:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003148:	f7ff fee2 	bl	20002f10 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
2000314c:	f04f 000a 	mov.w	r0, #10
20003150:	f7ff fd4c 	bl	20002bec <NVIC_ClearPendingIRQ>
}
20003154:	46bd      	mov	sp, r7
20003156:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000315a:	4685      	mov	sp, r0
2000315c:	4770      	bx	lr
2000315e:	bf00      	nop

20003160 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20003160:	4668      	mov	r0, sp
20003162:	f020 0107 	bic.w	r1, r0, #7
20003166:	468d      	mov	sp, r1
20003168:	b589      	push	{r0, r3, r7, lr}
2000316a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
2000316c:	f64a 508c 	movw	r0, #44428	; 0xad8c
20003170:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003174:	f7ff fecc 	bl	20002f10 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20003178:	f04f 000b 	mov.w	r0, #11
2000317c:	f7ff fd36 	bl	20002bec <NVIC_ClearPendingIRQ>
}
20003180:	46bd      	mov	sp, r7
20003182:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003186:	4685      	mov	sp, r0
20003188:	4770      	bx	lr
2000318a:	bf00      	nop

2000318c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000318c:	b480      	push	{r7}
2000318e:	b083      	sub	sp, #12
20003190:	af00      	add	r7, sp, #0
20003192:	4603      	mov	r3, r0
20003194:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20003196:	f24e 1300 	movw	r3, #57600	; 0xe100
2000319a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000319e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200031a2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200031a6:	88f9      	ldrh	r1, [r7, #6]
200031a8:	f001 011f 	and.w	r1, r1, #31
200031ac:	f04f 0001 	mov.w	r0, #1
200031b0:	fa00 f101 	lsl.w	r1, r0, r1
200031b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200031b8:	f107 070c 	add.w	r7, r7, #12
200031bc:	46bd      	mov	sp, r7
200031be:	bc80      	pop	{r7}
200031c0:	4770      	bx	lr
200031c2:	bf00      	nop

200031c4 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200031c4:	b480      	push	{r7}
200031c6:	b083      	sub	sp, #12
200031c8:	af00      	add	r7, sp, #0
200031ca:	4603      	mov	r3, r0
200031cc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200031ce:	f24e 1300 	movw	r3, #57600	; 0xe100
200031d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200031d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200031da:	ea4f 1252 	mov.w	r2, r2, lsr #5
200031de:	88f9      	ldrh	r1, [r7, #6]
200031e0:	f001 011f 	and.w	r1, r1, #31
200031e4:	f04f 0001 	mov.w	r0, #1
200031e8:	fa00 f101 	lsl.w	r1, r0, r1
200031ec:	f102 0220 	add.w	r2, r2, #32
200031f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200031f4:	f107 070c 	add.w	r7, r7, #12
200031f8:	46bd      	mov	sp, r7
200031fa:	bc80      	pop	{r7}
200031fc:	4770      	bx	lr
200031fe:	bf00      	nop

20003200 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003200:	b480      	push	{r7}
20003202:	b083      	sub	sp, #12
20003204:	af00      	add	r7, sp, #0
20003206:	4603      	mov	r3, r0
20003208:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000320a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000320e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003212:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20003216:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000321a:	88f9      	ldrh	r1, [r7, #6]
2000321c:	f001 011f 	and.w	r1, r1, #31
20003220:	f04f 0001 	mov.w	r0, #1
20003224:	fa00 f101 	lsl.w	r1, r0, r1
20003228:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000322c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003230:	f107 070c 	add.w	r7, r7, #12
20003234:	46bd      	mov	sp, r7
20003236:	bc80      	pop	{r7}
20003238:	4770      	bx	lr
2000323a:	bf00      	nop

2000323c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
2000323c:	b580      	push	{r7, lr}
2000323e:	b084      	sub	sp, #16
20003240:	af00      	add	r7, sp, #0
20003242:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003244:	687a      	ldr	r2, [r7, #4]
20003246:	f64a 6360 	movw	r3, #44640	; 0xae60
2000324a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000324e:	429a      	cmp	r2, r3
20003250:	d007      	beq.n	20003262 <MSS_SPI_init+0x26>
20003252:	687a      	ldr	r2, [r7, #4]
20003254:	f64a 53dc 	movw	r3, #44508	; 0xaddc
20003258:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000325c:	429a      	cmp	r2, r3
2000325e:	d000      	beq.n	20003262 <MSS_SPI_init+0x26>
20003260:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20003262:	687b      	ldr	r3, [r7, #4]
20003264:	889b      	ldrh	r3, [r3, #4]
20003266:	b21b      	sxth	r3, r3
20003268:	4618      	mov	r0, r3
2000326a:	f7ff ffab 	bl	200031c4 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000326e:	6878      	ldr	r0, [r7, #4]
20003270:	f04f 0100 	mov.w	r1, #0
20003274:	f04f 0284 	mov.w	r2, #132	; 0x84
20003278:	f001 f9f8 	bl	2000466c <memset>
    
    this_spi->cmd_done = 1u;
2000327c:	687b      	ldr	r3, [r7, #4]
2000327e:	f04f 0201 	mov.w	r2, #1
20003282:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20003284:	f04f 0300 	mov.w	r3, #0
20003288:	81fb      	strh	r3, [r7, #14]
2000328a:	e00d      	b.n	200032a8 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
2000328c:	89fb      	ldrh	r3, [r7, #14]
2000328e:	687a      	ldr	r2, [r7, #4]
20003290:	f103 0306 	add.w	r3, r3, #6
20003294:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003298:	4413      	add	r3, r2
2000329a:	f04f 32ff 	mov.w	r2, #4294967295
2000329e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200032a0:	89fb      	ldrh	r3, [r7, #14]
200032a2:	f103 0301 	add.w	r3, r3, #1
200032a6:	81fb      	strh	r3, [r7, #14]
200032a8:	89fb      	ldrh	r3, [r7, #14]
200032aa:	2b07      	cmp	r3, #7
200032ac:	d9ee      	bls.n	2000328c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
200032ae:	687a      	ldr	r2, [r7, #4]
200032b0:	f64a 6360 	movw	r3, #44640	; 0xae60
200032b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032b8:	429a      	cmp	r2, r3
200032ba:	d126      	bne.n	2000330a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200032bc:	687a      	ldr	r2, [r7, #4]
200032be:	f241 0300 	movw	r3, #4096	; 0x1000
200032c2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200032c6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200032c8:	687b      	ldr	r3, [r7, #4]
200032ca:	f04f 020c 	mov.w	r2, #12
200032ce:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200032d0:	f242 0300 	movw	r3, #8192	; 0x2000
200032d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200032d8:	f242 0200 	movw	r2, #8192	; 0x2000
200032dc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200032e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200032e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200032e6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200032e8:	f04f 000c 	mov.w	r0, #12
200032ec:	f7ff ff88 	bl	20003200 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200032f0:	f242 0300 	movw	r3, #8192	; 0x2000
200032f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200032f8:	f242 0200 	movw	r2, #8192	; 0x2000
200032fc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003300:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003302:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20003306:	631a      	str	r2, [r3, #48]	; 0x30
20003308:	e025      	b.n	20003356 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000330a:	687a      	ldr	r2, [r7, #4]
2000330c:	f241 0300 	movw	r3, #4096	; 0x1000
20003310:	f2c4 0301 	movt	r3, #16385	; 0x4001
20003314:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20003316:	687b      	ldr	r3, [r7, #4]
20003318:	f04f 020d 	mov.w	r2, #13
2000331c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000331e:	f242 0300 	movw	r3, #8192	; 0x2000
20003322:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003326:	f242 0200 	movw	r2, #8192	; 0x2000
2000332a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000332e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003330:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20003334:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20003336:	f04f 000d 	mov.w	r0, #13
2000333a:	f7ff ff61 	bl	20003200 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000333e:	f242 0300 	movw	r3, #8192	; 0x2000
20003342:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003346:	f242 0200 	movw	r2, #8192	; 0x2000
2000334a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000334e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003350:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20003354:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20003356:	687b      	ldr	r3, [r7, #4]
20003358:	681b      	ldr	r3, [r3, #0]
2000335a:	687a      	ldr	r2, [r7, #4]
2000335c:	6812      	ldr	r2, [r2, #0]
2000335e:	6812      	ldr	r2, [r2, #0]
20003360:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20003364:	601a      	str	r2, [r3, #0]
}
20003366:	f107 0710 	add.w	r7, r7, #16
2000336a:	46bd      	mov	sp, r7
2000336c:	bd80      	pop	{r7, pc}
2000336e:	bf00      	nop

20003370 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20003370:	b580      	push	{r7, lr}
20003372:	b08a      	sub	sp, #40	; 0x28
20003374:	af00      	add	r7, sp, #0
20003376:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20003378:	687b      	ldr	r3, [r7, #4]
2000337a:	681b      	ldr	r3, [r3, #0]
2000337c:	681b      	ldr	r3, [r3, #0]
2000337e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20003380:	687b      	ldr	r3, [r7, #4]
20003382:	681b      	ldr	r3, [r3, #0]
20003384:	699b      	ldr	r3, [r3, #24]
20003386:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20003388:	687b      	ldr	r3, [r7, #4]
2000338a:	681b      	ldr	r3, [r3, #0]
2000338c:	685b      	ldr	r3, [r3, #4]
2000338e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20003390:	687b      	ldr	r3, [r7, #4]
20003392:	681b      	ldr	r3, [r3, #0]
20003394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20003396:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20003398:	687b      	ldr	r3, [r7, #4]
2000339a:	681b      	ldr	r3, [r3, #0]
2000339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000339e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
200033a0:	687b      	ldr	r3, [r7, #4]
200033a2:	681b      	ldr	r3, [r3, #0]
200033a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200033a6:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200033a8:	687b      	ldr	r3, [r7, #4]
200033aa:	681b      	ldr	r3, [r3, #0]
200033ac:	69db      	ldr	r3, [r3, #28]
200033ae:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200033b0:	687a      	ldr	r2, [r7, #4]
200033b2:	f64a 6360 	movw	r3, #44640	; 0xae60
200033b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033ba:	429a      	cmp	r2, r3
200033bc:	d12e      	bne.n	2000341c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200033be:	687a      	ldr	r2, [r7, #4]
200033c0:	f241 0300 	movw	r3, #4096	; 0x1000
200033c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
200033c8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200033ca:	687b      	ldr	r3, [r7, #4]
200033cc:	f04f 020c 	mov.w	r2, #12
200033d0:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200033d2:	f242 0300 	movw	r3, #8192	; 0x2000
200033d6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200033da:	f242 0200 	movw	r2, #8192	; 0x2000
200033de:	f2ce 0204 	movt	r2, #57348	; 0xe004
200033e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200033e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200033e8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200033ea:	f04f 000c 	mov.w	r0, #12
200033ee:	f7ff ff07 	bl	20003200 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200033f2:	f242 0300 	movw	r3, #8192	; 0x2000
200033f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200033fa:	f242 0200 	movw	r2, #8192	; 0x2000
200033fe:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003402:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003404:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20003408:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000340a:	687b      	ldr	r3, [r7, #4]
2000340c:	681b      	ldr	r3, [r3, #0]
2000340e:	687a      	ldr	r2, [r7, #4]
20003410:	6812      	ldr	r2, [r2, #0]
20003412:	6812      	ldr	r2, [r2, #0]
20003414:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20003418:	601a      	str	r2, [r3, #0]
2000341a:	e02d      	b.n	20003478 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000341c:	687a      	ldr	r2, [r7, #4]
2000341e:	f241 0300 	movw	r3, #4096	; 0x1000
20003422:	f2c4 0301 	movt	r3, #16385	; 0x4001
20003426:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20003428:	687b      	ldr	r3, [r7, #4]
2000342a:	f04f 020d 	mov.w	r2, #13
2000342e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20003430:	f242 0300 	movw	r3, #8192	; 0x2000
20003434:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003438:	f242 0200 	movw	r2, #8192	; 0x2000
2000343c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003440:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003442:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20003446:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20003448:	f04f 000d 	mov.w	r0, #13
2000344c:	f7ff fed8 	bl	20003200 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20003450:	f242 0300 	movw	r3, #8192	; 0x2000
20003454:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003458:	f242 0200 	movw	r2, #8192	; 0x2000
2000345c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003460:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003462:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20003466:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20003468:	687b      	ldr	r3, [r7, #4]
2000346a:	681b      	ldr	r3, [r3, #0]
2000346c:	687a      	ldr	r2, [r7, #4]
2000346e:	6812      	ldr	r2, [r2, #0]
20003470:	6812      	ldr	r2, [r2, #0]
20003472:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20003476:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20003478:	68fb      	ldr	r3, [r7, #12]
2000347a:	f023 0301 	bic.w	r3, r3, #1
2000347e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20003480:	687b      	ldr	r3, [r7, #4]
20003482:	681b      	ldr	r3, [r3, #0]
20003484:	68fa      	ldr	r2, [r7, #12]
20003486:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20003488:	687b      	ldr	r3, [r7, #4]
2000348a:	681b      	ldr	r3, [r3, #0]
2000348c:	693a      	ldr	r2, [r7, #16]
2000348e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20003490:	687b      	ldr	r3, [r7, #4]
20003492:	681b      	ldr	r3, [r3, #0]
20003494:	697a      	ldr	r2, [r7, #20]
20003496:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20003498:	687b      	ldr	r3, [r7, #4]
2000349a:	681b      	ldr	r3, [r3, #0]
2000349c:	687a      	ldr	r2, [r7, #4]
2000349e:	6812      	ldr	r2, [r2, #0]
200034a0:	6812      	ldr	r2, [r2, #0]
200034a2:	f042 0201 	orr.w	r2, r2, #1
200034a6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200034a8:	687b      	ldr	r3, [r7, #4]
200034aa:	681b      	ldr	r3, [r3, #0]
200034ac:	69ba      	ldr	r2, [r7, #24]
200034ae:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200034b0:	687b      	ldr	r3, [r7, #4]
200034b2:	681b      	ldr	r3, [r3, #0]
200034b4:	69fa      	ldr	r2, [r7, #28]
200034b6:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200034b8:	687b      	ldr	r3, [r7, #4]
200034ba:	681b      	ldr	r3, [r3, #0]
200034bc:	6a3a      	ldr	r2, [r7, #32]
200034be:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200034c0:	687b      	ldr	r3, [r7, #4]
200034c2:	681b      	ldr	r3, [r3, #0]
200034c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200034c6:	61da      	str	r2, [r3, #28]
}
200034c8:	f107 0728 	add.w	r7, r7, #40	; 0x28
200034cc:	46bd      	mov	sp, r7
200034ce:	bd80      	pop	{r7, pc}

200034d0 <MSS_SPI_configure_slave_mode>:
    mss_spi_instance_t * this_spi,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t clk_rate,
    uint8_t frame_bit_length
)
{
200034d0:	b580      	push	{r7, lr}
200034d2:	b084      	sub	sp, #16
200034d4:	af00      	add	r7, sp, #0
200034d6:	60f8      	str	r0, [r7, #12]
200034d8:	60b9      	str	r1, [r7, #8]
200034da:	71fa      	strb	r2, [r7, #7]
200034dc:	71bb      	strb	r3, [r7, #6]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200034de:	68fa      	ldr	r2, [r7, #12]
200034e0:	f64a 6360 	movw	r3, #44640	; 0xae60
200034e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034e8:	429a      	cmp	r2, r3
200034ea:	d007      	beq.n	200034fc <MSS_SPI_configure_slave_mode+0x2c>
200034ec:	68fa      	ldr	r2, [r7, #12]
200034ee:	f64a 53dc 	movw	r3, #44508	; 0xaddc
200034f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034f6:	429a      	cmp	r2, r3
200034f8:	d000      	beq.n	200034fc <MSS_SPI_configure_slave_mode+0x2c>
200034fa:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200034fc:	79bb      	ldrb	r3, [r7, #6]
200034fe:	2b20      	cmp	r3, #32
20003500:	d900      	bls.n	20003504 <MSS_SPI_configure_slave_mode+0x34>
20003502:	be00      	bkpt	0x0000
    ASSERT(protocol_mode != MSS_SPI_NSC_MODE);
20003504:	68bb      	ldr	r3, [r7, #8]
20003506:	2b08      	cmp	r3, #8
20003508:	d100      	bne.n	2000350c <MSS_SPI_configure_slave_mode+0x3c>
2000350a:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000350c:	68fb      	ldr	r3, [r7, #12]
2000350e:	889b      	ldrh	r3, [r3, #4]
20003510:	b21b      	sxth	r3, r3
20003512:	4618      	mov	r0, r3
20003514:	f7ff fe56 	bl	200031c4 <NVIC_DisableIRQ>

    /* Don't yet know what slave transfer mode will be used */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20003518:	68fb      	ldr	r3, [r7, #12]
2000351a:	f04f 0200 	mov.w	r2, #0
2000351e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_MASTER_MASK;
20003522:	68fb      	ldr	r3, [r7, #12]
20003524:	681b      	ldr	r3, [r3, #0]
20003526:	68fa      	ldr	r2, [r7, #12]
20003528:	6812      	ldr	r2, [r2, #0]
2000352a:	6812      	ldr	r2, [r2, #0]
2000352c:	f022 0202 	bic.w	r2, r2, #2
20003530:	601a      	str	r2, [r3, #0]

    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20003532:	68fb      	ldr	r3, [r7, #12]
20003534:	681b      	ldr	r3, [r3, #0]
20003536:	68fa      	ldr	r2, [r7, #12]
20003538:	6812      	ldr	r2, [r2, #0]
2000353a:	6812      	ldr	r2, [r2, #0]
2000353c:	f022 0201 	bic.w	r2, r2, #1
20003540:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
20003542:	68fb      	ldr	r3, [r7, #12]
20003544:	681a      	ldr	r2, [r3, #0]
20003546:	68fb      	ldr	r3, [r7, #12]
20003548:	681b      	ldr	r3, [r3, #0]
2000354a:	681b      	ldr	r3, [r3, #0]
2000354c:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
20003550:	f023 030c 	bic.w	r3, r3, #12
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
20003554:	68b9      	ldr	r1, [r7, #8]
20003556:	ea43 0301 	orr.w	r3, r3, r1
    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_MASTER_MASK;

    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
2000355a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
2000355e:	6013      	str	r3, [r2, #0]
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
20003560:	68fb      	ldr	r3, [r7, #12]
20003562:	681b      	ldr	r3, [r3, #0]
20003564:	79fa      	ldrb	r2, [r7, #7]
20003566:	619a      	str	r2, [r3, #24]
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
20003568:	68fb      	ldr	r3, [r7, #12]
2000356a:	681a      	ldr	r2, [r3, #0]
2000356c:	68fb      	ldr	r3, [r7, #12]
2000356e:	681b      	ldr	r3, [r3, #0]
20003570:	6819      	ldr	r1, [r3, #0]
20003572:	f240 03ff 	movw	r3, #255	; 0xff
20003576:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000357a:	ea01 0303 	and.w	r3, r1, r3
2000357e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003582:	6013      	str	r3, [r2, #0]
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
20003584:	68fb      	ldr	r3, [r7, #12]
20003586:	681b      	ldr	r3, [r3, #0]
20003588:	79ba      	ldrb	r2, [r7, #6]
2000358a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
2000358c:	68fb      	ldr	r3, [r7, #12]
2000358e:	681b      	ldr	r3, [r3, #0]
20003590:	68fa      	ldr	r2, [r7, #12]
20003592:	6812      	ldr	r2, [r2, #0]
20003594:	6812      	ldr	r2, [r2, #0]
20003596:	f042 0201 	orr.w	r2, r2, #1
2000359a:	601a      	str	r2, [r3, #0]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000359c:	68fb      	ldr	r3, [r7, #12]
2000359e:	889b      	ldrh	r3, [r3, #4]
200035a0:	b21b      	sxth	r3, r3
200035a2:	4618      	mov	r0, r3
200035a4:	f7ff fdf2 	bl	2000318c <NVIC_EnableIRQ>
}
200035a8:	f107 0710 	add.w	r7, r7, #16
200035ac:	46bd      	mov	sp, r7
200035ae:	bd80      	pop	{r7, pc}

200035b0 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
200035b0:	b580      	push	{r7, lr}
200035b2:	b084      	sub	sp, #16
200035b4:	af00      	add	r7, sp, #0
200035b6:	60f8      	str	r0, [r7, #12]
200035b8:	607a      	str	r2, [r7, #4]
200035ba:	460a      	mov	r2, r1
200035bc:	72fa      	strb	r2, [r7, #11]
200035be:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200035c0:	68fa      	ldr	r2, [r7, #12]
200035c2:	f64a 6360 	movw	r3, #44640	; 0xae60
200035c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035ca:	429a      	cmp	r2, r3
200035cc:	d007      	beq.n	200035de <MSS_SPI_configure_master_mode+0x2e>
200035ce:	68fa      	ldr	r2, [r7, #12]
200035d0:	f64a 53dc 	movw	r3, #44508	; 0xaddc
200035d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035d8:	429a      	cmp	r2, r3
200035da:	d000      	beq.n	200035de <MSS_SPI_configure_master_mode+0x2e>
200035dc:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
200035de:	7afb      	ldrb	r3, [r7, #11]
200035e0:	2b07      	cmp	r3, #7
200035e2:	d900      	bls.n	200035e6 <MSS_SPI_configure_master_mode+0x36>
200035e4:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200035e6:	7e3b      	ldrb	r3, [r7, #24]
200035e8:	2b20      	cmp	r3, #32
200035ea:	d900      	bls.n	200035ee <MSS_SPI_configure_master_mode+0x3e>
200035ec:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200035ee:	68fb      	ldr	r3, [r7, #12]
200035f0:	889b      	ldrh	r3, [r3, #4]
200035f2:	b21b      	sxth	r3, r3
200035f4:	4618      	mov	r0, r3
200035f6:	f7ff fde5 	bl	200031c4 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
200035fa:	68fb      	ldr	r3, [r7, #12]
200035fc:	f04f 0200 	mov.w	r2, #0
20003600:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20003604:	68fb      	ldr	r3, [r7, #12]
20003606:	681b      	ldr	r3, [r3, #0]
20003608:	68fa      	ldr	r2, [r7, #12]
2000360a:	6812      	ldr	r2, [r2, #0]
2000360c:	6812      	ldr	r2, [r2, #0]
2000360e:	f022 0201 	bic.w	r2, r2, #1
20003612:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20003614:	68fb      	ldr	r3, [r7, #12]
20003616:	681b      	ldr	r3, [r3, #0]
20003618:	68fa      	ldr	r2, [r7, #12]
2000361a:	6812      	ldr	r2, [r2, #0]
2000361c:	6812      	ldr	r2, [r2, #0]
2000361e:	f042 0202 	orr.w	r2, r2, #2
20003622:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20003624:	68fb      	ldr	r3, [r7, #12]
20003626:	681b      	ldr	r3, [r3, #0]
20003628:	68fa      	ldr	r2, [r7, #12]
2000362a:	6812      	ldr	r2, [r2, #0]
2000362c:	6812      	ldr	r2, [r2, #0]
2000362e:	f042 0201 	orr.w	r2, r2, #1
20003632:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20003634:	7afb      	ldrb	r3, [r7, #11]
20003636:	2b07      	cmp	r3, #7
20003638:	d83f      	bhi.n	200036ba <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000363a:	687b      	ldr	r3, [r7, #4]
2000363c:	2b00      	cmp	r3, #0
2000363e:	d00b      	beq.n	20003658 <MSS_SPI_configure_master_mode+0xa8>
20003640:	687b      	ldr	r3, [r7, #4]
20003642:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20003646:	d007      	beq.n	20003658 <MSS_SPI_configure_master_mode+0xa8>
20003648:	687b      	ldr	r3, [r7, #4]
2000364a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
2000364e:	d003      	beq.n	20003658 <MSS_SPI_configure_master_mode+0xa8>
20003650:	687b      	ldr	r3, [r7, #4]
20003652:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20003656:	d10f      	bne.n	20003678 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20003658:	7afa      	ldrb	r2, [r7, #11]
2000365a:	6879      	ldr	r1, [r7, #4]
2000365c:	f240 1302 	movw	r3, #258	; 0x102
20003660:	f2c2 4300 	movt	r3, #9216	; 0x2400
20003664:	ea41 0303 	orr.w	r3, r1, r3
20003668:	68f9      	ldr	r1, [r7, #12]
2000366a:	f102 0206 	add.w	r2, r2, #6
2000366e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003672:	440a      	add	r2, r1
20003674:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20003676:	e00e      	b.n	20003696 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20003678:	7afa      	ldrb	r2, [r7, #11]
2000367a:	6879      	ldr	r1, [r7, #4]
2000367c:	f240 1302 	movw	r3, #258	; 0x102
20003680:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003684:	ea41 0303 	orr.w	r3, r1, r3
20003688:	68f9      	ldr	r1, [r7, #12]
2000368a:	f102 0206 	add.w	r2, r2, #6
2000368e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003692:	440a      	add	r2, r1
20003694:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20003696:	7afb      	ldrb	r3, [r7, #11]
20003698:	68fa      	ldr	r2, [r7, #12]
2000369a:	f103 0306 	add.w	r3, r3, #6
2000369e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200036a2:	4413      	add	r3, r2
200036a4:	7e3a      	ldrb	r2, [r7, #24]
200036a6:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
200036a8:	7afb      	ldrb	r3, [r7, #11]
200036aa:	68fa      	ldr	r2, [r7, #12]
200036ac:	f103 0306 	add.w	r3, r3, #6
200036b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200036b4:	4413      	add	r3, r2
200036b6:	78fa      	ldrb	r2, [r7, #3]
200036b8:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200036ba:	68fb      	ldr	r3, [r7, #12]
200036bc:	889b      	ldrh	r3, [r3, #4]
200036be:	b21b      	sxth	r3, r3
200036c0:	4618      	mov	r0, r3
200036c2:	f7ff fd63 	bl	2000318c <NVIC_EnableIRQ>
}
200036c6:	f107 0710 	add.w	r7, r7, #16
200036ca:	46bd      	mov	sp, r7
200036cc:	bd80      	pop	{r7, pc}
200036ce:	bf00      	nop

200036d0 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200036d0:	b580      	push	{r7, lr}
200036d2:	b084      	sub	sp, #16
200036d4:	af00      	add	r7, sp, #0
200036d6:	6078      	str	r0, [r7, #4]
200036d8:	460b      	mov	r3, r1
200036da:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200036dc:	687a      	ldr	r2, [r7, #4]
200036de:	f64a 6360 	movw	r3, #44640	; 0xae60
200036e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036e6:	429a      	cmp	r2, r3
200036e8:	d007      	beq.n	200036fa <MSS_SPI_set_slave_select+0x2a>
200036ea:	687a      	ldr	r2, [r7, #4]
200036ec:	f64a 53dc 	movw	r3, #44508	; 0xaddc
200036f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036f4:	429a      	cmp	r2, r3
200036f6:	d000      	beq.n	200036fa <MSS_SPI_set_slave_select+0x2a>
200036f8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200036fa:	687b      	ldr	r3, [r7, #4]
200036fc:	681b      	ldr	r3, [r3, #0]
200036fe:	681b      	ldr	r3, [r3, #0]
20003700:	f003 0302 	and.w	r3, r3, #2
20003704:	2b00      	cmp	r3, #0
20003706:	d100      	bne.n	2000370a <MSS_SPI_set_slave_select+0x3a>
20003708:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000370a:	78fb      	ldrb	r3, [r7, #3]
2000370c:	687a      	ldr	r2, [r7, #4]
2000370e:	f103 0306 	add.w	r3, r3, #6
20003712:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003716:	4413      	add	r3, r2
20003718:	685b      	ldr	r3, [r3, #4]
2000371a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000371e:	d100      	bne.n	20003722 <MSS_SPI_set_slave_select+0x52>
20003720:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20003722:	687b      	ldr	r3, [r7, #4]
20003724:	889b      	ldrh	r3, [r3, #4]
20003726:	b21b      	sxth	r3, r3
20003728:	4618      	mov	r0, r3
2000372a:	f7ff fd4b 	bl	200031c4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000372e:	687b      	ldr	r3, [r7, #4]
20003730:	681b      	ldr	r3, [r3, #0]
20003732:	689b      	ldr	r3, [r3, #8]
20003734:	f003 0304 	and.w	r3, r3, #4
20003738:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000373a:	68fb      	ldr	r3, [r7, #12]
2000373c:	2b00      	cmp	r3, #0
2000373e:	d002      	beq.n	20003746 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20003740:	6878      	ldr	r0, [r7, #4]
20003742:	f7ff fe15 	bl	20003370 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20003746:	687b      	ldr	r3, [r7, #4]
20003748:	681b      	ldr	r3, [r3, #0]
2000374a:	687a      	ldr	r2, [r7, #4]
2000374c:	6812      	ldr	r2, [r2, #0]
2000374e:	6812      	ldr	r2, [r2, #0]
20003750:	f022 0201 	bic.w	r2, r2, #1
20003754:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20003756:	687b      	ldr	r3, [r7, #4]
20003758:	681a      	ldr	r2, [r3, #0]
2000375a:	78fb      	ldrb	r3, [r7, #3]
2000375c:	6879      	ldr	r1, [r7, #4]
2000375e:	f103 0306 	add.w	r3, r3, #6
20003762:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003766:	440b      	add	r3, r1
20003768:	685b      	ldr	r3, [r3, #4]
2000376a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
2000376c:	687b      	ldr	r3, [r7, #4]
2000376e:	681a      	ldr	r2, [r3, #0]
20003770:	78fb      	ldrb	r3, [r7, #3]
20003772:	6879      	ldr	r1, [r7, #4]
20003774:	f103 0306 	add.w	r3, r3, #6
20003778:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000377c:	440b      	add	r3, r1
2000377e:	7a5b      	ldrb	r3, [r3, #9]
20003780:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20003782:	687b      	ldr	r3, [r7, #4]
20003784:	681a      	ldr	r2, [r3, #0]
20003786:	78fb      	ldrb	r3, [r7, #3]
20003788:	6879      	ldr	r1, [r7, #4]
2000378a:	f103 0306 	add.w	r3, r3, #6
2000378e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003792:	440b      	add	r3, r1
20003794:	7a1b      	ldrb	r3, [r3, #8]
20003796:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20003798:	687b      	ldr	r3, [r7, #4]
2000379a:	681b      	ldr	r3, [r3, #0]
2000379c:	687a      	ldr	r2, [r7, #4]
2000379e:	6812      	ldr	r2, [r2, #0]
200037a0:	6812      	ldr	r2, [r2, #0]
200037a2:	f042 0201 	orr.w	r2, r2, #1
200037a6:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
200037a8:	687b      	ldr	r3, [r7, #4]
200037aa:	681b      	ldr	r3, [r3, #0]
200037ac:	687a      	ldr	r2, [r7, #4]
200037ae:	6812      	ldr	r2, [r2, #0]
200037b0:	69d1      	ldr	r1, [r2, #28]
200037b2:	78fa      	ldrb	r2, [r7, #3]
200037b4:	f04f 0001 	mov.w	r0, #1
200037b8:	fa00 f202 	lsl.w	r2, r0, r2
200037bc:	ea41 0202 	orr.w	r2, r1, r2
200037c0:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200037c2:	687b      	ldr	r3, [r7, #4]
200037c4:	889b      	ldrh	r3, [r3, #4]
200037c6:	b21b      	sxth	r3, r3
200037c8:	4618      	mov	r0, r3
200037ca:	f7ff fcdf 	bl	2000318c <NVIC_EnableIRQ>
}
200037ce:	f107 0710 	add.w	r7, r7, #16
200037d2:	46bd      	mov	sp, r7
200037d4:	bd80      	pop	{r7, pc}
200037d6:	bf00      	nop

200037d8 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200037d8:	b580      	push	{r7, lr}
200037da:	b084      	sub	sp, #16
200037dc:	af00      	add	r7, sp, #0
200037de:	6078      	str	r0, [r7, #4]
200037e0:	460b      	mov	r3, r1
200037e2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200037e4:	687a      	ldr	r2, [r7, #4]
200037e6:	f64a 6360 	movw	r3, #44640	; 0xae60
200037ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037ee:	429a      	cmp	r2, r3
200037f0:	d007      	beq.n	20003802 <MSS_SPI_clear_slave_select+0x2a>
200037f2:	687a      	ldr	r2, [r7, #4]
200037f4:	f64a 53dc 	movw	r3, #44508	; 0xaddc
200037f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037fc:	429a      	cmp	r2, r3
200037fe:	d000      	beq.n	20003802 <MSS_SPI_clear_slave_select+0x2a>
20003800:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20003802:	687b      	ldr	r3, [r7, #4]
20003804:	681b      	ldr	r3, [r3, #0]
20003806:	681b      	ldr	r3, [r3, #0]
20003808:	f003 0302 	and.w	r3, r3, #2
2000380c:	2b00      	cmp	r3, #0
2000380e:	d100      	bne.n	20003812 <MSS_SPI_clear_slave_select+0x3a>
20003810:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20003812:	687b      	ldr	r3, [r7, #4]
20003814:	889b      	ldrh	r3, [r3, #4]
20003816:	b21b      	sxth	r3, r3
20003818:	4618      	mov	r0, r3
2000381a:	f7ff fcd3 	bl	200031c4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000381e:	687b      	ldr	r3, [r7, #4]
20003820:	681b      	ldr	r3, [r3, #0]
20003822:	689b      	ldr	r3, [r3, #8]
20003824:	f003 0304 	and.w	r3, r3, #4
20003828:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000382a:	68fb      	ldr	r3, [r7, #12]
2000382c:	2b00      	cmp	r3, #0
2000382e:	d002      	beq.n	20003836 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20003830:	6878      	ldr	r0, [r7, #4]
20003832:	f7ff fd9d 	bl	20003370 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20003836:	687b      	ldr	r3, [r7, #4]
20003838:	681b      	ldr	r3, [r3, #0]
2000383a:	687a      	ldr	r2, [r7, #4]
2000383c:	6812      	ldr	r2, [r2, #0]
2000383e:	69d1      	ldr	r1, [r2, #28]
20003840:	78fa      	ldrb	r2, [r7, #3]
20003842:	f04f 0001 	mov.w	r0, #1
20003846:	fa00 f202 	lsl.w	r2, r0, r2
2000384a:	ea6f 0202 	mvn.w	r2, r2
2000384e:	ea01 0202 	and.w	r2, r1, r2
20003852:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20003854:	687b      	ldr	r3, [r7, #4]
20003856:	889b      	ldrh	r3, [r3, #4]
20003858:	b21b      	sxth	r3, r3
2000385a:	4618      	mov	r0, r3
2000385c:	f7ff fc96 	bl	2000318c <NVIC_EnableIRQ>
}
20003860:	f107 0710 	add.w	r7, r7, #16
20003864:	46bd      	mov	sp, r7
20003866:	bd80      	pop	{r7, pc}

20003868 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20003868:	b480      	push	{r7}
2000386a:	b087      	sub	sp, #28
2000386c:	af00      	add	r7, sp, #0
2000386e:	6078      	str	r0, [r7, #4]
20003870:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003872:	687a      	ldr	r2, [r7, #4]
20003874:	f64a 6360 	movw	r3, #44640	; 0xae60
20003878:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000387c:	429a      	cmp	r2, r3
2000387e:	d007      	beq.n	20003890 <MSS_SPI_transfer_frame+0x28>
20003880:	687a      	ldr	r2, [r7, #4]
20003882:	f64a 53dc 	movw	r3, #44508	; 0xaddc
20003886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000388a:	429a      	cmp	r2, r3
2000388c:	d000      	beq.n	20003890 <MSS_SPI_transfer_frame+0x28>
2000388e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20003890:	687b      	ldr	r3, [r7, #4]
20003892:	681b      	ldr	r3, [r3, #0]
20003894:	681b      	ldr	r3, [r3, #0]
20003896:	f003 0302 	and.w	r3, r3, #2
2000389a:	2b00      	cmp	r3, #0
2000389c:	d100      	bne.n	200038a0 <MSS_SPI_transfer_frame+0x38>
2000389e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200038a0:	687b      	ldr	r3, [r7, #4]
200038a2:	681a      	ldr	r2, [r3, #0]
200038a4:	687b      	ldr	r3, [r7, #4]
200038a6:	681b      	ldr	r3, [r3, #0]
200038a8:	6819      	ldr	r1, [r3, #0]
200038aa:	f240 03ff 	movw	r3, #255	; 0xff
200038ae:	f6cf 7300 	movt	r3, #65280	; 0xff00
200038b2:	ea01 0303 	and.w	r3, r1, r3
200038b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200038ba:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200038bc:	687b      	ldr	r3, [r7, #4]
200038be:	681b      	ldr	r3, [r3, #0]
200038c0:	687a      	ldr	r2, [r7, #4]
200038c2:	6812      	ldr	r2, [r2, #0]
200038c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200038c6:	f042 020c 	orr.w	r2, r2, #12
200038ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200038cc:	687b      	ldr	r3, [r7, #4]
200038ce:	681b      	ldr	r3, [r3, #0]
200038d0:	689b      	ldr	r3, [r3, #8]
200038d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
200038d6:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
200038d8:	e00b      	b.n	200038f2 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
200038da:	687b      	ldr	r3, [r7, #4]
200038dc:	681b      	ldr	r3, [r3, #0]
200038de:	691b      	ldr	r3, [r3, #16]
200038e0:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
200038e2:	68bb      	ldr	r3, [r7, #8]
200038e4:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200038e6:	687b      	ldr	r3, [r7, #4]
200038e8:	681b      	ldr	r3, [r3, #0]
200038ea:	689b      	ldr	r3, [r3, #8]
200038ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
200038f0:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
200038f2:	68fb      	ldr	r3, [r7, #12]
200038f4:	2b00      	cmp	r3, #0
200038f6:	d0f0      	beq.n	200038da <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
200038f8:	687b      	ldr	r3, [r7, #4]
200038fa:	681b      	ldr	r3, [r3, #0]
200038fc:	683a      	ldr	r2, [r7, #0]
200038fe:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20003900:	687b      	ldr	r3, [r7, #4]
20003902:	681b      	ldr	r3, [r3, #0]
20003904:	689b      	ldr	r3, [r3, #8]
20003906:	f003 0301 	and.w	r3, r3, #1
2000390a:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
2000390c:	e005      	b.n	2000391a <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000390e:	687b      	ldr	r3, [r7, #4]
20003910:	681b      	ldr	r3, [r3, #0]
20003912:	689b      	ldr	r3, [r3, #8]
20003914:	f003 0301 	and.w	r3, r3, #1
20003918:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
2000391a:	697b      	ldr	r3, [r7, #20]
2000391c:	2b00      	cmp	r3, #0
2000391e:	d0f6      	beq.n	2000390e <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20003920:	687b      	ldr	r3, [r7, #4]
20003922:	681b      	ldr	r3, [r3, #0]
20003924:	689b      	ldr	r3, [r3, #8]
20003926:	f003 0302 	and.w	r3, r3, #2
2000392a:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
2000392c:	e005      	b.n	2000393a <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000392e:	687b      	ldr	r3, [r7, #4]
20003930:	681b      	ldr	r3, [r3, #0]
20003932:	689b      	ldr	r3, [r3, #8]
20003934:	f003 0302 	and.w	r3, r3, #2
20003938:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
2000393a:	693b      	ldr	r3, [r7, #16]
2000393c:	2b00      	cmp	r3, #0
2000393e:	d0f6      	beq.n	2000392e <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20003940:	687b      	ldr	r3, [r7, #4]
20003942:	681b      	ldr	r3, [r3, #0]
20003944:	691b      	ldr	r3, [r3, #16]
}
20003946:	4618      	mov	r0, r3
20003948:	f107 071c 	add.w	r7, r7, #28
2000394c:	46bd      	mov	sp, r7
2000394e:	bc80      	pop	{r7}
20003950:	4770      	bx	lr
20003952:	bf00      	nop

20003954 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003954:	b480      	push	{r7}
20003956:	b085      	sub	sp, #20
20003958:	af00      	add	r7, sp, #0
2000395a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
2000395c:	f04f 0300 	mov.w	r3, #0
20003960:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003962:	e00e      	b.n	20003982 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20003964:	687b      	ldr	r3, [r7, #4]
20003966:	681b      	ldr	r3, [r3, #0]
20003968:	687a      	ldr	r2, [r7, #4]
2000396a:	6891      	ldr	r1, [r2, #8]
2000396c:	687a      	ldr	r2, [r7, #4]
2000396e:	6912      	ldr	r2, [r2, #16]
20003970:	440a      	add	r2, r1
20003972:	7812      	ldrb	r2, [r2, #0]
20003974:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20003976:	687b      	ldr	r3, [r7, #4]
20003978:	691b      	ldr	r3, [r3, #16]
2000397a:	f103 0201 	add.w	r2, r3, #1
2000397e:	687b      	ldr	r3, [r7, #4]
20003980:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003982:	687b      	ldr	r3, [r7, #4]
20003984:	681b      	ldr	r3, [r3, #0]
20003986:	689b      	ldr	r3, [r3, #8]
20003988:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000398c:	2b00      	cmp	r3, #0
2000398e:	d105      	bne.n	2000399c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20003990:	687b      	ldr	r3, [r7, #4]
20003992:	691a      	ldr	r2, [r3, #16]
20003994:	687b      	ldr	r3, [r7, #4]
20003996:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003998:	429a      	cmp	r2, r3
2000399a:	d3e3      	bcc.n	20003964 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
2000399c:	687b      	ldr	r3, [r7, #4]
2000399e:	691a      	ldr	r2, [r3, #16]
200039a0:	687b      	ldr	r3, [r7, #4]
200039a2:	68db      	ldr	r3, [r3, #12]
200039a4:	429a      	cmp	r2, r3
200039a6:	d31c      	bcc.n	200039e2 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200039a8:	e00e      	b.n	200039c8 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
200039aa:	687b      	ldr	r3, [r7, #4]
200039ac:	681b      	ldr	r3, [r3, #0]
200039ae:	687a      	ldr	r2, [r7, #4]
200039b0:	6951      	ldr	r1, [r2, #20]
200039b2:	687a      	ldr	r2, [r7, #4]
200039b4:	69d2      	ldr	r2, [r2, #28]
200039b6:	440a      	add	r2, r1
200039b8:	7812      	ldrb	r2, [r2, #0]
200039ba:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
200039bc:	687b      	ldr	r3, [r7, #4]
200039be:	69db      	ldr	r3, [r3, #28]
200039c0:	f103 0201 	add.w	r2, r3, #1
200039c4:	687b      	ldr	r3, [r7, #4]
200039c6:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200039c8:	687b      	ldr	r3, [r7, #4]
200039ca:	681b      	ldr	r3, [r3, #0]
200039cc:	689b      	ldr	r3, [r3, #8]
200039ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
200039d2:	2b00      	cmp	r3, #0
200039d4:	d105      	bne.n	200039e2 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
200039d6:	687b      	ldr	r3, [r7, #4]
200039d8:	69da      	ldr	r2, [r3, #28]
200039da:	687b      	ldr	r3, [r7, #4]
200039dc:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200039de:	429a      	cmp	r2, r3
200039e0:	d3e3      	bcc.n	200039aa <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200039e2:	687b      	ldr	r3, [r7, #4]
200039e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200039e6:	2b00      	cmp	r3, #0
200039e8:	d01f      	beq.n	20003a2a <fill_slave_tx_fifo+0xd6>
200039ea:	687b      	ldr	r3, [r7, #4]
200039ec:	691a      	ldr	r2, [r3, #16]
200039ee:	687b      	ldr	r3, [r7, #4]
200039f0:	68db      	ldr	r3, [r3, #12]
200039f2:	429a      	cmp	r2, r3
200039f4:	d319      	bcc.n	20003a2a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
200039f6:	687b      	ldr	r3, [r7, #4]
200039f8:	69da      	ldr	r2, [r3, #28]
200039fa:	687b      	ldr	r3, [r7, #4]
200039fc:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200039fe:	429a      	cmp	r2, r3
20003a00:	d313      	bcc.n	20003a2a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003a02:	e008      	b.n	20003a16 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20003a04:	687b      	ldr	r3, [r7, #4]
20003a06:	681b      	ldr	r3, [r3, #0]
20003a08:	f04f 0200 	mov.w	r2, #0
20003a0c:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20003a0e:	68fb      	ldr	r3, [r7, #12]
20003a10:	f103 0301 	add.w	r3, r3, #1
20003a14:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003a16:	687b      	ldr	r3, [r7, #4]
20003a18:	681b      	ldr	r3, [r3, #0]
20003a1a:	689b      	ldr	r3, [r3, #8]
20003a1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003a20:	2b00      	cmp	r3, #0
20003a22:	d102      	bne.n	20003a2a <fill_slave_tx_fifo+0xd6>
20003a24:	68fb      	ldr	r3, [r7, #12]
20003a26:	2b1f      	cmp	r3, #31
20003a28:	d9ec      	bls.n	20003a04 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20003a2a:	f107 0714 	add.w	r7, r7, #20
20003a2e:	46bd      	mov	sp, r7
20003a30:	bc80      	pop	{r7}
20003a32:	4770      	bx	lr

20003a34 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003a34:	b580      	push	{r7, lr}
20003a36:	b084      	sub	sp, #16
20003a38:	af00      	add	r7, sp, #0
20003a3a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003a3c:	687b      	ldr	r3, [r7, #4]
20003a3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003a42:	2b02      	cmp	r3, #2
20003a44:	d115      	bne.n	20003a72 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003a46:	e00c      	b.n	20003a62 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20003a48:	687b      	ldr	r3, [r7, #4]
20003a4a:	681b      	ldr	r3, [r3, #0]
20003a4c:	691b      	ldr	r3, [r3, #16]
20003a4e:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20003a50:	687b      	ldr	r3, [r7, #4]
20003a52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003a54:	2b00      	cmp	r3, #0
20003a56:	d004      	beq.n	20003a62 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20003a58:	687b      	ldr	r3, [r7, #4]
20003a5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003a5c:	68fa      	ldr	r2, [r7, #12]
20003a5e:	4610      	mov	r0, r2
20003a60:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003a62:	687b      	ldr	r3, [r7, #4]
20003a64:	681b      	ldr	r3, [r3, #0]
20003a66:	689b      	ldr	r3, [r3, #8]
20003a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003a6c:	2b00      	cmp	r3, #0
20003a6e:	d0eb      	beq.n	20003a48 <read_slave_rx_fifo+0x14>
20003a70:	e032      	b.n	20003ad8 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003a72:	687b      	ldr	r3, [r7, #4]
20003a74:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003a78:	2b01      	cmp	r3, #1
20003a7a:	d125      	bne.n	20003ac8 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003a7c:	e017      	b.n	20003aae <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20003a7e:	687b      	ldr	r3, [r7, #4]
20003a80:	681b      	ldr	r3, [r3, #0]
20003a82:	691b      	ldr	r3, [r3, #16]
20003a84:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20003a86:	687b      	ldr	r3, [r7, #4]
20003a88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003a8a:	687b      	ldr	r3, [r7, #4]
20003a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20003a8e:	429a      	cmp	r2, r3
20003a90:	d207      	bcs.n	20003aa2 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20003a92:	687b      	ldr	r3, [r7, #4]
20003a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003a96:	687b      	ldr	r3, [r7, #4]
20003a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003a9a:	4413      	add	r3, r2
20003a9c:	68fa      	ldr	r2, [r7, #12]
20003a9e:	b2d2      	uxtb	r2, r2
20003aa0:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20003aa2:	687b      	ldr	r3, [r7, #4]
20003aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003aa6:	f103 0201 	add.w	r2, r3, #1
20003aaa:	687b      	ldr	r3, [r7, #4]
20003aac:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003aae:	687b      	ldr	r3, [r7, #4]
20003ab0:	681b      	ldr	r3, [r3, #0]
20003ab2:	689b      	ldr	r3, [r3, #8]
20003ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003ab8:	2b00      	cmp	r3, #0
20003aba:	d0e0      	beq.n	20003a7e <read_slave_rx_fifo+0x4a>
20003abc:	e00c      	b.n	20003ad8 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20003abe:	687b      	ldr	r3, [r7, #4]
20003ac0:	681b      	ldr	r3, [r3, #0]
20003ac2:	691b      	ldr	r3, [r3, #16]
20003ac4:	60fb      	str	r3, [r7, #12]
20003ac6:	e000      	b.n	20003aca <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003ac8:	bf00      	nop
20003aca:	687b      	ldr	r3, [r7, #4]
20003acc:	681b      	ldr	r3, [r3, #0]
20003ace:	689b      	ldr	r3, [r3, #8]
20003ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003ad4:	2b00      	cmp	r3, #0
20003ad6:	d0f2      	beq.n	20003abe <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20003ad8:	f107 0710 	add.w	r7, r7, #16
20003adc:	46bd      	mov	sp, r7
20003ade:	bd80      	pop	{r7, pc}

20003ae0 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20003ae0:	b580      	push	{r7, lr}
20003ae2:	b086      	sub	sp, #24
20003ae4:	af00      	add	r7, sp, #0
20003ae6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20003ae8:	687b      	ldr	r3, [r7, #4]
20003aea:	681b      	ldr	r3, [r3, #0]
20003aec:	f103 0320 	add.w	r3, r3, #32
20003af0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003af2:	687a      	ldr	r2, [r7, #4]
20003af4:	f64a 6360 	movw	r3, #44640	; 0xae60
20003af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003afc:	429a      	cmp	r2, r3
20003afe:	d007      	beq.n	20003b10 <mss_spi_isr+0x30>
20003b00:	687a      	ldr	r2, [r7, #4]
20003b02:	f64a 53dc 	movw	r3, #44508	; 0xaddc
20003b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b0a:	429a      	cmp	r2, r3
20003b0c:	d000      	beq.n	20003b10 <mss_spi_isr+0x30>
20003b0e:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20003b10:	693b      	ldr	r3, [r7, #16]
20003b12:	681b      	ldr	r3, [r3, #0]
20003b14:	f003 0302 	and.w	r3, r3, #2
20003b18:	2b00      	cmp	r3, #0
20003b1a:	d052      	beq.n	20003bc2 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003b1c:	687b      	ldr	r3, [r7, #4]
20003b1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003b22:	2b02      	cmp	r3, #2
20003b24:	d115      	bne.n	20003b52 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003b26:	e00c      	b.n	20003b42 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20003b28:	687b      	ldr	r3, [r7, #4]
20003b2a:	681b      	ldr	r3, [r3, #0]
20003b2c:	691b      	ldr	r3, [r3, #16]
20003b2e:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20003b30:	687b      	ldr	r3, [r7, #4]
20003b32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003b34:	2b00      	cmp	r3, #0
20003b36:	d004      	beq.n	20003b42 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20003b38:	687b      	ldr	r3, [r7, #4]
20003b3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003b3c:	68fa      	ldr	r2, [r7, #12]
20003b3e:	4610      	mov	r0, r2
20003b40:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003b42:	687b      	ldr	r3, [r7, #4]
20003b44:	681b      	ldr	r3, [r3, #0]
20003b46:	689b      	ldr	r3, [r3, #8]
20003b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003b4c:	2b00      	cmp	r3, #0
20003b4e:	d0eb      	beq.n	20003b28 <mss_spi_isr+0x48>
20003b50:	e032      	b.n	20003bb8 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003b52:	687b      	ldr	r3, [r7, #4]
20003b54:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003b58:	2b01      	cmp	r3, #1
20003b5a:	d125      	bne.n	20003ba8 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003b5c:	e017      	b.n	20003b8e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20003b5e:	687b      	ldr	r3, [r7, #4]
20003b60:	681b      	ldr	r3, [r3, #0]
20003b62:	691b      	ldr	r3, [r3, #16]
20003b64:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20003b66:	687b      	ldr	r3, [r7, #4]
20003b68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003b6a:	687b      	ldr	r3, [r7, #4]
20003b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20003b6e:	429a      	cmp	r2, r3
20003b70:	d207      	bcs.n	20003b82 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20003b72:	687b      	ldr	r3, [r7, #4]
20003b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003b76:	687b      	ldr	r3, [r7, #4]
20003b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003b7a:	4413      	add	r3, r2
20003b7c:	68fa      	ldr	r2, [r7, #12]
20003b7e:	b2d2      	uxtb	r2, r2
20003b80:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20003b82:	687b      	ldr	r3, [r7, #4]
20003b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003b86:	f103 0201 	add.w	r2, r3, #1
20003b8a:	687b      	ldr	r3, [r7, #4]
20003b8c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003b8e:	687b      	ldr	r3, [r7, #4]
20003b90:	681b      	ldr	r3, [r3, #0]
20003b92:	689b      	ldr	r3, [r3, #8]
20003b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003b98:	2b00      	cmp	r3, #0
20003b9a:	d0e0      	beq.n	20003b5e <mss_spi_isr+0x7e>
20003b9c:	e00c      	b.n	20003bb8 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20003b9e:	687b      	ldr	r3, [r7, #4]
20003ba0:	681b      	ldr	r3, [r3, #0]
20003ba2:	691b      	ldr	r3, [r3, #16]
20003ba4:	60fb      	str	r3, [r7, #12]
20003ba6:	e000      	b.n	20003baa <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003ba8:	bf00      	nop
20003baa:	687b      	ldr	r3, [r7, #4]
20003bac:	681b      	ldr	r3, [r3, #0]
20003bae:	689b      	ldr	r3, [r3, #8]
20003bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003bb4:	2b00      	cmp	r3, #0
20003bb6:	d0f2      	beq.n	20003b9e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20003bb8:	687b      	ldr	r3, [r7, #4]
20003bba:	681b      	ldr	r3, [r3, #0]
20003bbc:	f04f 0202 	mov.w	r2, #2
20003bc0:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20003bc2:	693b      	ldr	r3, [r7, #16]
20003bc4:	681b      	ldr	r3, [r3, #0]
20003bc6:	f003 0301 	and.w	r3, r3, #1
20003bca:	b2db      	uxtb	r3, r3
20003bcc:	2b00      	cmp	r3, #0
20003bce:	d012      	beq.n	20003bf6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20003bd0:	687b      	ldr	r3, [r7, #4]
20003bd2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003bd6:	2b02      	cmp	r3, #2
20003bd8:	d105      	bne.n	20003be6 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003bda:	687b      	ldr	r3, [r7, #4]
20003bdc:	681b      	ldr	r3, [r3, #0]
20003bde:	687a      	ldr	r2, [r7, #4]
20003be0:	6f92      	ldr	r2, [r2, #120]	; 0x78
20003be2:	615a      	str	r2, [r3, #20]
20003be4:	e002      	b.n	20003bec <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20003be6:	6878      	ldr	r0, [r7, #4]
20003be8:	f7ff feb4 	bl	20003954 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20003bec:	687b      	ldr	r3, [r7, #4]
20003bee:	681b      	ldr	r3, [r3, #0]
20003bf0:	f04f 0201 	mov.w	r2, #1
20003bf4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20003bf6:	693b      	ldr	r3, [r7, #16]
20003bf8:	681b      	ldr	r3, [r3, #0]
20003bfa:	f003 0310 	and.w	r3, r3, #16
20003bfe:	2b00      	cmp	r3, #0
20003c00:	d023      	beq.n	20003c4a <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20003c02:	6878      	ldr	r0, [r7, #4]
20003c04:	f7ff ff16 	bl	20003a34 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20003c08:	687b      	ldr	r3, [r7, #4]
20003c0a:	6a1b      	ldr	r3, [r3, #32]
20003c0c:	2b00      	cmp	r3, #0
20003c0e:	d00b      	beq.n	20003c28 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20003c10:	687b      	ldr	r3, [r7, #4]
20003c12:	6a1b      	ldr	r3, [r3, #32]
20003c14:	687a      	ldr	r2, [r7, #4]
20003c16:	6a91      	ldr	r1, [r2, #40]	; 0x28
20003c18:	687a      	ldr	r2, [r7, #4]
20003c1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003c1c:	4608      	mov	r0, r1
20003c1e:	4611      	mov	r1, r2
20003c20:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20003c22:	6878      	ldr	r0, [r7, #4]
20003c24:	f7ff fe96 	bl	20003954 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20003c28:	687b      	ldr	r3, [r7, #4]
20003c2a:	f04f 0201 	mov.w	r2, #1
20003c2e:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20003c30:	687b      	ldr	r3, [r7, #4]
20003c32:	681b      	ldr	r3, [r3, #0]
20003c34:	687a      	ldr	r2, [r7, #4]
20003c36:	6812      	ldr	r2, [r2, #0]
20003c38:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003c3a:	f022 0210 	bic.w	r2, r2, #16
20003c3e:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003c40:	687b      	ldr	r3, [r7, #4]
20003c42:	681b      	ldr	r3, [r3, #0]
20003c44:	f04f 0210 	mov.w	r2, #16
20003c48:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20003c4a:	693b      	ldr	r3, [r7, #16]
20003c4c:	681b      	ldr	r3, [r3, #0]
20003c4e:	f003 0304 	and.w	r3, r3, #4
20003c52:	2b00      	cmp	r3, #0
20003c54:	d00f      	beq.n	20003c76 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20003c56:	687b      	ldr	r3, [r7, #4]
20003c58:	681b      	ldr	r3, [r3, #0]
20003c5a:	687a      	ldr	r2, [r7, #4]
20003c5c:	6812      	ldr	r2, [r2, #0]
20003c5e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003c60:	f042 0204 	orr.w	r2, r2, #4
20003c64:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20003c66:	6878      	ldr	r0, [r7, #4]
20003c68:	f7ff fb82 	bl	20003370 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20003c6c:	687b      	ldr	r3, [r7, #4]
20003c6e:	681b      	ldr	r3, [r3, #0]
20003c70:	f04f 0204 	mov.w	r2, #4
20003c74:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20003c76:	693b      	ldr	r3, [r7, #16]
20003c78:	681b      	ldr	r3, [r3, #0]
20003c7a:	f003 0308 	and.w	r3, r3, #8
20003c7e:	2b00      	cmp	r3, #0
20003c80:	d031      	beq.n	20003ce6 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20003c82:	687b      	ldr	r3, [r7, #4]
20003c84:	681b      	ldr	r3, [r3, #0]
20003c86:	687a      	ldr	r2, [r7, #4]
20003c88:	6812      	ldr	r2, [r2, #0]
20003c8a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003c8c:	f042 0208 	orr.w	r2, r2, #8
20003c90:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20003c92:	687b      	ldr	r3, [r7, #4]
20003c94:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003c98:	2b02      	cmp	r3, #2
20003c9a:	d113      	bne.n	20003cc4 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20003c9c:	687b      	ldr	r3, [r7, #4]
20003c9e:	681a      	ldr	r2, [r3, #0]
20003ca0:	687b      	ldr	r3, [r7, #4]
20003ca2:	681b      	ldr	r3, [r3, #0]
20003ca4:	6819      	ldr	r1, [r3, #0]
20003ca6:	f240 03ff 	movw	r3, #255	; 0xff
20003caa:	f6cf 7300 	movt	r3, #65280	; 0xff00
20003cae:	ea01 0303 	and.w	r3, r1, r3
20003cb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003cb6:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003cb8:	687b      	ldr	r3, [r7, #4]
20003cba:	681b      	ldr	r3, [r3, #0]
20003cbc:	687a      	ldr	r2, [r7, #4]
20003cbe:	6f92      	ldr	r2, [r2, #120]	; 0x78
20003cc0:	615a      	str	r2, [r3, #20]
20003cc2:	e00b      	b.n	20003cdc <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003cc4:	687b      	ldr	r3, [r7, #4]
20003cc6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003cca:	2b01      	cmp	r3, #1
20003ccc:	d106      	bne.n	20003cdc <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20003cce:	687b      	ldr	r3, [r7, #4]
20003cd0:	f04f 0200 	mov.w	r2, #0
20003cd4:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003cd6:	6878      	ldr	r0, [r7, #4]
20003cd8:	f7ff fe3c 	bl	20003954 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003cdc:	687b      	ldr	r3, [r7, #4]
20003cde:	681b      	ldr	r3, [r3, #0]
20003ce0:	f04f 0208 	mov.w	r2, #8
20003ce4:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20003ce6:	693b      	ldr	r3, [r7, #16]
20003ce8:	681b      	ldr	r3, [r3, #0]
20003cea:	f003 0320 	and.w	r3, r3, #32
20003cee:	2b00      	cmp	r3, #0
20003cf0:	d049      	beq.n	20003d86 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20003cf2:	6878      	ldr	r0, [r7, #4]
20003cf4:	f7ff fe9e 	bl	20003a34 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20003cf8:	687b      	ldr	r3, [r7, #4]
20003cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003cfc:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20003cfe:	687b      	ldr	r3, [r7, #4]
20003d00:	6a1b      	ldr	r3, [r3, #32]
20003d02:	2b00      	cmp	r3, #0
20003d04:	d01c      	beq.n	20003d40 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20003d06:	687b      	ldr	r3, [r7, #4]
20003d08:	f04f 0200 	mov.w	r2, #0
20003d0c:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20003d0e:	687b      	ldr	r3, [r7, #4]
20003d10:	f04f 0200 	mov.w	r2, #0
20003d14:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20003d16:	687b      	ldr	r3, [r7, #4]
20003d18:	f04f 0200 	mov.w	r2, #0
20003d1c:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20003d1e:	687b      	ldr	r3, [r7, #4]
20003d20:	f04f 0200 	mov.w	r2, #0
20003d24:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003d26:	687b      	ldr	r3, [r7, #4]
20003d28:	681b      	ldr	r3, [r3, #0]
20003d2a:	f04f 0210 	mov.w	r2, #16
20003d2e:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20003d30:	687b      	ldr	r3, [r7, #4]
20003d32:	681b      	ldr	r3, [r3, #0]
20003d34:	687a      	ldr	r2, [r7, #4]
20003d36:	6812      	ldr	r2, [r2, #0]
20003d38:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003d3a:	f042 0210 	orr.w	r2, r2, #16
20003d3e:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20003d40:	687b      	ldr	r3, [r7, #4]
20003d42:	f04f 0200 	mov.w	r2, #0
20003d46:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003d48:	687b      	ldr	r3, [r7, #4]
20003d4a:	681b      	ldr	r3, [r3, #0]
20003d4c:	687a      	ldr	r2, [r7, #4]
20003d4e:	6812      	ldr	r2, [r2, #0]
20003d50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003d52:	f042 020c 	orr.w	r2, r2, #12
20003d56:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20003d58:	6878      	ldr	r0, [r7, #4]
20003d5a:	f7ff fdfb 	bl	20003954 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20003d5e:	687b      	ldr	r3, [r7, #4]
20003d60:	f04f 0200 	mov.w	r2, #0
20003d64:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20003d66:	687b      	ldr	r3, [r7, #4]
20003d68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003d6a:	2b00      	cmp	r3, #0
20003d6c:	d006      	beq.n	20003d7c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20003d6e:	687b      	ldr	r3, [r7, #4]
20003d70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003d72:	687a      	ldr	r2, [r7, #4]
20003d74:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003d76:	4610      	mov	r0, r2
20003d78:	6979      	ldr	r1, [r7, #20]
20003d7a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20003d7c:	687b      	ldr	r3, [r7, #4]
20003d7e:	681b      	ldr	r3, [r3, #0]
20003d80:	f04f 0220 	mov.w	r2, #32
20003d84:	60da      	str	r2, [r3, #12]
    }
}
20003d86:	f107 0718 	add.w	r7, r7, #24
20003d8a:	46bd      	mov	sp, r7
20003d8c:	bd80      	pop	{r7, pc}
20003d8e:	bf00      	nop

20003d90 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20003d90:	4668      	mov	r0, sp
20003d92:	f020 0107 	bic.w	r1, r0, #7
20003d96:	468d      	mov	sp, r1
20003d98:	b589      	push	{r0, r3, r7, lr}
20003d9a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20003d9c:	f64a 6060 	movw	r0, #44640	; 0xae60
20003da0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003da4:	f7ff fe9c 	bl	20003ae0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20003da8:	f04f 000c 	mov.w	r0, #12
20003dac:	f7ff fa28 	bl	20003200 <NVIC_ClearPendingIRQ>
}
20003db0:	46bd      	mov	sp, r7
20003db2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003db6:	4685      	mov	sp, r0
20003db8:	4770      	bx	lr
20003dba:	bf00      	nop

20003dbc <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003dbc:	4668      	mov	r0, sp
20003dbe:	f020 0107 	bic.w	r1, r0, #7
20003dc2:	468d      	mov	sp, r1
20003dc4:	b589      	push	{r0, r3, r7, lr}
20003dc6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003dc8:	f64a 50dc 	movw	r0, #44508	; 0xaddc
20003dcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003dd0:	f7ff fe86 	bl	20003ae0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20003dd4:	f04f 000d 	mov.w	r0, #13
20003dd8:	f7ff fa12 	bl	20003200 <NVIC_ClearPendingIRQ>
}
20003ddc:	46bd      	mov	sp, r7
20003dde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003de2:	4685      	mov	sp, r0
20003de4:	4770      	bx	lr
20003de6:	bf00      	nop

20003de8 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003de8:	b480      	push	{r7}
20003dea:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20003dec:	46bd      	mov	sp, r7
20003dee:	bc80      	pop	{r7}
20003df0:	4770      	bx	lr
20003df2:	bf00      	nop

20003df4 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003df4:	b580      	push	{r7, lr}
20003df6:	b08a      	sub	sp, #40	; 0x28
20003df8:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003dfa:	f24a 53a8 	movw	r3, #42408	; 0xa5a8
20003dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e02:	46bc      	mov	ip, r7
20003e04:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003e06:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003e0a:	f242 0300 	movw	r3, #8192	; 0x2000
20003e0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003e14:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003e18:	f003 0303 	and.w	r3, r3, #3
20003e1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003e20:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003e24:	4413      	add	r3, r2
20003e26:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003e2a:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003e2c:	f242 0300 	movw	r3, #8192	; 0x2000
20003e30:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003e34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003e36:	ea4f 1313 	mov.w	r3, r3, lsr #4
20003e3a:	f003 0303 	and.w	r3, r3, #3
20003e3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003e42:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003e46:	4413      	add	r3, r2
20003e48:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003e4c:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003e4e:	f242 0300 	movw	r3, #8192	; 0x2000
20003e52:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003e58:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003e5c:	f003 0303 	and.w	r3, r3, #3
20003e60:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003e64:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003e68:	4413      	add	r3, r2
20003e6a:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003e6e:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003e70:	f242 0300 	movw	r3, #8192	; 0x2000
20003e74:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003e7a:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003e7e:	f003 031f 	and.w	r3, r3, #31
20003e82:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003e84:	f242 0300 	movw	r3, #8192	; 0x2000
20003e88:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003e8e:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003e92:	f003 0301 	and.w	r3, r3, #1
20003e96:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003e98:	6a3b      	ldr	r3, [r7, #32]
20003e9a:	f103 0301 	add.w	r3, r3, #1
20003e9e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003ea2:	2b00      	cmp	r3, #0
20003ea4:	d003      	beq.n	20003eae <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003ea6:	69fb      	ldr	r3, [r7, #28]
20003ea8:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003eac:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20003eae:	f000 f849 	bl	20003f44 <GetSystemClock>
20003eb2:	4602      	mov	r2, r0
20003eb4:	f64a 0330 	movw	r3, #43056	; 0xa830
20003eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ebc:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003ebe:	f64a 0330 	movw	r3, #43056	; 0xa830
20003ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ec6:	681a      	ldr	r2, [r3, #0]
20003ec8:	693b      	ldr	r3, [r7, #16]
20003eca:	fbb2 f2f3 	udiv	r2, r2, r3
20003ece:	f64a 0334 	movw	r3, #43060	; 0xa834
20003ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ed6:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003ed8:	f64a 0330 	movw	r3, #43056	; 0xa830
20003edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ee0:	681a      	ldr	r2, [r3, #0]
20003ee2:	697b      	ldr	r3, [r7, #20]
20003ee4:	fbb2 f2f3 	udiv	r2, r2, r3
20003ee8:	f64a 0338 	movw	r3, #43064	; 0xa838
20003eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ef0:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003ef2:	f64a 0330 	movw	r3, #43056	; 0xa830
20003ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003efa:	681a      	ldr	r2, [r3, #0]
20003efc:	69bb      	ldr	r3, [r7, #24]
20003efe:	fbb2 f2f3 	udiv	r2, r2, r3
20003f02:	f64a 033c 	movw	r3, #43068	; 0xa83c
20003f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f0a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003f0c:	f64a 0330 	movw	r3, #43056	; 0xa830
20003f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f14:	681a      	ldr	r2, [r3, #0]
20003f16:	69fb      	ldr	r3, [r7, #28]
20003f18:	fbb2 f2f3 	udiv	r2, r2, r3
20003f1c:	f64a 0340 	movw	r3, #43072	; 0xa840
20003f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f24:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20003f26:	f64a 0330 	movw	r3, #43056	; 0xa830
20003f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f2e:	681a      	ldr	r2, [r3, #0]
20003f30:	f64a 032c 	movw	r3, #43052	; 0xa82c
20003f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f38:	601a      	str	r2, [r3, #0]
}
20003f3a:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003f3e:	46bd      	mov	sp, r7
20003f40:	bd80      	pop	{r7, pc}
20003f42:	bf00      	nop

20003f44 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003f44:	b480      	push	{r7}
20003f46:	b08b      	sub	sp, #44	; 0x2c
20003f48:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20003f4a:	f04f 0300 	mov.w	r3, #0
20003f4e:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003f50:	f640 031c 	movw	r3, #2076	; 0x81c
20003f54:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003f58:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20003f5a:	f240 2330 	movw	r3, #560	; 0x230
20003f5e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003f62:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003f64:	68fb      	ldr	r3, [r7, #12]
20003f66:	681b      	ldr	r3, [r3, #0]
20003f68:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003f6c:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003f6e:	693a      	ldr	r2, [r7, #16]
20003f70:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003f74:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003f78:	429a      	cmp	r2, r3
20003f7a:	d108      	bne.n	20003f8e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003f7c:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003f80:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003f84:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20003f86:	697b      	ldr	r3, [r7, #20]
20003f88:	681b      	ldr	r3, [r3, #0]
20003f8a:	607b      	str	r3, [r7, #4]
20003f8c:	e03d      	b.n	2000400a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003f8e:	68bb      	ldr	r3, [r7, #8]
20003f90:	681a      	ldr	r2, [r3, #0]
20003f92:	f244 3341 	movw	r3, #17217	; 0x4341
20003f96:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20003f9a:	429a      	cmp	r2, r3
20003f9c:	d135      	bne.n	2000400a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20003f9e:	f640 0340 	movw	r3, #2112	; 0x840
20003fa2:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003fa6:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003fa8:	69bb      	ldr	r3, [r7, #24]
20003faa:	681b      	ldr	r3, [r3, #0]
20003fac:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003fae:	69fb      	ldr	r3, [r7, #28]
20003fb0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003fb4:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003fb6:	69fa      	ldr	r2, [r7, #28]
20003fb8:	f240 3300 	movw	r3, #768	; 0x300
20003fbc:	f2c0 0301 	movt	r3, #1
20003fc0:	429a      	cmp	r2, r3
20003fc2:	d922      	bls.n	2000400a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003fc4:	69fa      	ldr	r2, [r7, #28]
20003fc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003fca:	f2c0 0301 	movt	r3, #1
20003fce:	429a      	cmp	r2, r3
20003fd0:	d808      	bhi.n	20003fe4 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003fd2:	f241 632c 	movw	r3, #5676	; 0x162c
20003fd6:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003fda:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20003fdc:	6a3b      	ldr	r3, [r7, #32]
20003fde:	681b      	ldr	r3, [r3, #0]
20003fe0:	607b      	str	r3, [r7, #4]
20003fe2:	e012      	b.n	2000400a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003fe4:	69fa      	ldr	r2, [r7, #28]
20003fe6:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003fea:	f2c0 0302 	movt	r3, #2
20003fee:	429a      	cmp	r2, r3
20003ff0:	d808      	bhi.n	20004004 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003ff2:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003ff6:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003ffa:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003ffe:	681b      	ldr	r3, [r3, #0]
20004000:	607b      	str	r3, [r7, #4]
20004002:	e002      	b.n	2000400a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20004004:	f04f 0300 	mov.w	r3, #0
20004008:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000400a:	687b      	ldr	r3, [r7, #4]
2000400c:	2b00      	cmp	r3, #0
2000400e:	d105      	bne.n	2000401c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20004010:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20004012:	f647 0340 	movw	r3, #30784	; 0x7840
20004016:	f2c0 137d 	movt	r3, #381	; 0x17d
2000401a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
2000401c:	687b      	ldr	r3, [r7, #4]
}
2000401e:	4618      	mov	r0, r3
20004020:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20004024:	46bd      	mov	sp, r7
20004026:	bc80      	pop	{r7}
20004028:	4770      	bx	lr
2000402a:	bf00      	nop

2000402c <clock>:
2000402c:	f64a 0344 	movw	r3, #43076	; 0xa844
20004030:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004034:	b500      	push	{lr}
20004036:	b085      	sub	sp, #20
20004038:	4669      	mov	r1, sp
2000403a:	6818      	ldr	r0, [r3, #0]
2000403c:	f000 fbca 	bl	200047d4 <_times_r>
20004040:	f1b0 3fff 	cmp.w	r0, #4294967295
20004044:	d006      	beq.n	20004054 <clock+0x28>
20004046:	9b00      	ldr	r3, [sp, #0]
20004048:	9801      	ldr	r0, [sp, #4]
2000404a:	18c0      	adds	r0, r0, r3
2000404c:	9b02      	ldr	r3, [sp, #8]
2000404e:	18c0      	adds	r0, r0, r3
20004050:	9b03      	ldr	r3, [sp, #12]
20004052:	18c0      	adds	r0, r0, r3
20004054:	b005      	add	sp, #20
20004056:	bd00      	pop	{pc}

20004058 <__libc_init_array>:
20004058:	b570      	push	{r4, r5, r6, lr}
2000405a:	f64a 0618 	movw	r6, #43032	; 0xa818
2000405e:	f64a 0518 	movw	r5, #43032	; 0xa818
20004062:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004066:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000406a:	1b76      	subs	r6, r6, r5
2000406c:	10b6      	asrs	r6, r6, #2
2000406e:	d006      	beq.n	2000407e <__libc_init_array+0x26>
20004070:	2400      	movs	r4, #0
20004072:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004076:	3401      	adds	r4, #1
20004078:	4798      	blx	r3
2000407a:	42a6      	cmp	r6, r4
2000407c:	d8f9      	bhi.n	20004072 <__libc_init_array+0x1a>
2000407e:	f64a 0518 	movw	r5, #43032	; 0xa818
20004082:	f64a 061c 	movw	r6, #43036	; 0xa81c
20004086:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000408a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000408e:	1b76      	subs	r6, r6, r5
20004090:	f006 fbb6 	bl	2000a800 <_init>
20004094:	10b6      	asrs	r6, r6, #2
20004096:	d006      	beq.n	200040a6 <__libc_init_array+0x4e>
20004098:	2400      	movs	r4, #0
2000409a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000409e:	3401      	adds	r4, #1
200040a0:	4798      	blx	r3
200040a2:	42a6      	cmp	r6, r4
200040a4:	d8f9      	bhi.n	2000409a <__libc_init_array+0x42>
200040a6:	bd70      	pop	{r4, r5, r6, pc}

200040a8 <free>:
200040a8:	f64a 0344 	movw	r3, #43076	; 0xa844
200040ac:	4601      	mov	r1, r0
200040ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040b2:	6818      	ldr	r0, [r3, #0]
200040b4:	f003 ba84 	b.w	200075c0 <_free_r>

200040b8 <malloc>:
200040b8:	f64a 0344 	movw	r3, #43076	; 0xa844
200040bc:	4601      	mov	r1, r0
200040be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040c2:	6818      	ldr	r0, [r3, #0]
200040c4:	f000 b800 	b.w	200040c8 <_malloc_r>

200040c8 <_malloc_r>:
200040c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200040cc:	f101 040b 	add.w	r4, r1, #11
200040d0:	2c16      	cmp	r4, #22
200040d2:	b083      	sub	sp, #12
200040d4:	4606      	mov	r6, r0
200040d6:	d82f      	bhi.n	20004138 <_malloc_r+0x70>
200040d8:	2300      	movs	r3, #0
200040da:	2410      	movs	r4, #16
200040dc:	428c      	cmp	r4, r1
200040de:	bf2c      	ite	cs
200040e0:	4619      	movcs	r1, r3
200040e2:	f043 0101 	orrcc.w	r1, r3, #1
200040e6:	2900      	cmp	r1, #0
200040e8:	d130      	bne.n	2000414c <_malloc_r+0x84>
200040ea:	4630      	mov	r0, r6
200040ec:	f000 fb28 	bl	20004740 <__malloc_lock>
200040f0:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200040f4:	d22e      	bcs.n	20004154 <_malloc_r+0x8c>
200040f6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200040fa:	f64a 1538 	movw	r5, #43320	; 0xa938
200040fe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004102:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20004106:	68d3      	ldr	r3, [r2, #12]
20004108:	4293      	cmp	r3, r2
2000410a:	f000 8206 	beq.w	2000451a <_malloc_r+0x452>
2000410e:	685a      	ldr	r2, [r3, #4]
20004110:	f103 0508 	add.w	r5, r3, #8
20004114:	68d9      	ldr	r1, [r3, #12]
20004116:	4630      	mov	r0, r6
20004118:	f022 0c03 	bic.w	ip, r2, #3
2000411c:	689a      	ldr	r2, [r3, #8]
2000411e:	4463      	add	r3, ip
20004120:	685c      	ldr	r4, [r3, #4]
20004122:	608a      	str	r2, [r1, #8]
20004124:	f044 0401 	orr.w	r4, r4, #1
20004128:	60d1      	str	r1, [r2, #12]
2000412a:	605c      	str	r4, [r3, #4]
2000412c:	f000 fb0a 	bl	20004744 <__malloc_unlock>
20004130:	4628      	mov	r0, r5
20004132:	b003      	add	sp, #12
20004134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004138:	f024 0407 	bic.w	r4, r4, #7
2000413c:	0fe3      	lsrs	r3, r4, #31
2000413e:	428c      	cmp	r4, r1
20004140:	bf2c      	ite	cs
20004142:	4619      	movcs	r1, r3
20004144:	f043 0101 	orrcc.w	r1, r3, #1
20004148:	2900      	cmp	r1, #0
2000414a:	d0ce      	beq.n	200040ea <_malloc_r+0x22>
2000414c:	230c      	movs	r3, #12
2000414e:	2500      	movs	r5, #0
20004150:	6033      	str	r3, [r6, #0]
20004152:	e7ed      	b.n	20004130 <_malloc_r+0x68>
20004154:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004158:	bf04      	itt	eq
2000415a:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000415e:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20004162:	f040 8090 	bne.w	20004286 <_malloc_r+0x1be>
20004166:	f64a 1538 	movw	r5, #43320	; 0xa938
2000416a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000416e:	1828      	adds	r0, r5, r0
20004170:	68c3      	ldr	r3, [r0, #12]
20004172:	4298      	cmp	r0, r3
20004174:	d106      	bne.n	20004184 <_malloc_r+0xbc>
20004176:	e00d      	b.n	20004194 <_malloc_r+0xcc>
20004178:	2a00      	cmp	r2, #0
2000417a:	f280 816f 	bge.w	2000445c <_malloc_r+0x394>
2000417e:	68db      	ldr	r3, [r3, #12]
20004180:	4298      	cmp	r0, r3
20004182:	d007      	beq.n	20004194 <_malloc_r+0xcc>
20004184:	6859      	ldr	r1, [r3, #4]
20004186:	f021 0103 	bic.w	r1, r1, #3
2000418a:	1b0a      	subs	r2, r1, r4
2000418c:	2a0f      	cmp	r2, #15
2000418e:	ddf3      	ble.n	20004178 <_malloc_r+0xb0>
20004190:	f10e 3eff 	add.w	lr, lr, #4294967295
20004194:	f10e 0e01 	add.w	lr, lr, #1
20004198:	f64a 1738 	movw	r7, #43320	; 0xa938
2000419c:	f2c2 0700 	movt	r7, #8192	; 0x2000
200041a0:	f107 0108 	add.w	r1, r7, #8
200041a4:	688b      	ldr	r3, [r1, #8]
200041a6:	4299      	cmp	r1, r3
200041a8:	bf08      	it	eq
200041aa:	687a      	ldreq	r2, [r7, #4]
200041ac:	d026      	beq.n	200041fc <_malloc_r+0x134>
200041ae:	685a      	ldr	r2, [r3, #4]
200041b0:	f022 0c03 	bic.w	ip, r2, #3
200041b4:	ebc4 020c 	rsb	r2, r4, ip
200041b8:	2a0f      	cmp	r2, #15
200041ba:	f300 8194 	bgt.w	200044e6 <_malloc_r+0x41e>
200041be:	2a00      	cmp	r2, #0
200041c0:	60c9      	str	r1, [r1, #12]
200041c2:	6089      	str	r1, [r1, #8]
200041c4:	f280 8099 	bge.w	200042fa <_malloc_r+0x232>
200041c8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200041cc:	f080 8165 	bcs.w	2000449a <_malloc_r+0x3d2>
200041d0:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200041d4:	f04f 0a01 	mov.w	sl, #1
200041d8:	687a      	ldr	r2, [r7, #4]
200041da:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200041de:	ea4f 0cac 	mov.w	ip, ip, asr #2
200041e2:	fa0a fc0c 	lsl.w	ip, sl, ip
200041e6:	60d8      	str	r0, [r3, #12]
200041e8:	f8d0 8008 	ldr.w	r8, [r0, #8]
200041ec:	ea4c 0202 	orr.w	r2, ip, r2
200041f0:	607a      	str	r2, [r7, #4]
200041f2:	f8c3 8008 	str.w	r8, [r3, #8]
200041f6:	f8c8 300c 	str.w	r3, [r8, #12]
200041fa:	6083      	str	r3, [r0, #8]
200041fc:	f04f 0c01 	mov.w	ip, #1
20004200:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004204:	fa0c fc03 	lsl.w	ip, ip, r3
20004208:	4594      	cmp	ip, r2
2000420a:	f200 8082 	bhi.w	20004312 <_malloc_r+0x24a>
2000420e:	ea12 0f0c 	tst.w	r2, ip
20004212:	d108      	bne.n	20004226 <_malloc_r+0x15e>
20004214:	f02e 0e03 	bic.w	lr, lr, #3
20004218:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000421c:	f10e 0e04 	add.w	lr, lr, #4
20004220:	ea12 0f0c 	tst.w	r2, ip
20004224:	d0f8      	beq.n	20004218 <_malloc_r+0x150>
20004226:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000422a:	46f2      	mov	sl, lr
2000422c:	46c8      	mov	r8, r9
2000422e:	f8d8 300c 	ldr.w	r3, [r8, #12]
20004232:	4598      	cmp	r8, r3
20004234:	d107      	bne.n	20004246 <_malloc_r+0x17e>
20004236:	e168      	b.n	2000450a <_malloc_r+0x442>
20004238:	2a00      	cmp	r2, #0
2000423a:	f280 8178 	bge.w	2000452e <_malloc_r+0x466>
2000423e:	68db      	ldr	r3, [r3, #12]
20004240:	4598      	cmp	r8, r3
20004242:	f000 8162 	beq.w	2000450a <_malloc_r+0x442>
20004246:	6858      	ldr	r0, [r3, #4]
20004248:	f020 0003 	bic.w	r0, r0, #3
2000424c:	1b02      	subs	r2, r0, r4
2000424e:	2a0f      	cmp	r2, #15
20004250:	ddf2      	ble.n	20004238 <_malloc_r+0x170>
20004252:	461d      	mov	r5, r3
20004254:	191f      	adds	r7, r3, r4
20004256:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000425a:	f044 0e01 	orr.w	lr, r4, #1
2000425e:	f855 4f08 	ldr.w	r4, [r5, #8]!
20004262:	4630      	mov	r0, r6
20004264:	50ba      	str	r2, [r7, r2]
20004266:	f042 0201 	orr.w	r2, r2, #1
2000426a:	f8c3 e004 	str.w	lr, [r3, #4]
2000426e:	f8cc 4008 	str.w	r4, [ip, #8]
20004272:	f8c4 c00c 	str.w	ip, [r4, #12]
20004276:	608f      	str	r7, [r1, #8]
20004278:	60cf      	str	r7, [r1, #12]
2000427a:	607a      	str	r2, [r7, #4]
2000427c:	60b9      	str	r1, [r7, #8]
2000427e:	60f9      	str	r1, [r7, #12]
20004280:	f000 fa60 	bl	20004744 <__malloc_unlock>
20004284:	e754      	b.n	20004130 <_malloc_r+0x68>
20004286:	f1be 0f04 	cmp.w	lr, #4
2000428a:	bf9e      	ittt	ls
2000428c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004290:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004294:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004298:	f67f af65 	bls.w	20004166 <_malloc_r+0x9e>
2000429c:	f1be 0f14 	cmp.w	lr, #20
200042a0:	bf9c      	itt	ls
200042a2:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200042a6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042aa:	f67f af5c 	bls.w	20004166 <_malloc_r+0x9e>
200042ae:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200042b2:	bf9e      	ittt	ls
200042b4:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200042b8:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200042bc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042c0:	f67f af51 	bls.w	20004166 <_malloc_r+0x9e>
200042c4:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200042c8:	bf9e      	ittt	ls
200042ca:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200042ce:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200042d2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042d6:	f67f af46 	bls.w	20004166 <_malloc_r+0x9e>
200042da:	f240 5354 	movw	r3, #1364	; 0x554
200042de:	459e      	cmp	lr, r3
200042e0:	bf95      	itete	ls
200042e2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200042e6:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200042ea:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200042ee:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200042f2:	bf98      	it	ls
200042f4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042f8:	e735      	b.n	20004166 <_malloc_r+0x9e>
200042fa:	eb03 020c 	add.w	r2, r3, ip
200042fe:	f103 0508 	add.w	r5, r3, #8
20004302:	4630      	mov	r0, r6
20004304:	6853      	ldr	r3, [r2, #4]
20004306:	f043 0301 	orr.w	r3, r3, #1
2000430a:	6053      	str	r3, [r2, #4]
2000430c:	f000 fa1a 	bl	20004744 <__malloc_unlock>
20004310:	e70e      	b.n	20004130 <_malloc_r+0x68>
20004312:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004316:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000431a:	f023 0903 	bic.w	r9, r3, #3
2000431e:	ebc4 0209 	rsb	r2, r4, r9
20004322:	454c      	cmp	r4, r9
20004324:	bf94      	ite	ls
20004326:	2300      	movls	r3, #0
20004328:	2301      	movhi	r3, #1
2000432a:	2a0f      	cmp	r2, #15
2000432c:	bfd8      	it	le
2000432e:	f043 0301 	orrle.w	r3, r3, #1
20004332:	2b00      	cmp	r3, #0
20004334:	f000 80a1 	beq.w	2000447a <_malloc_r+0x3b2>
20004338:	f64a 5b54 	movw	fp, #44372	; 0xad54
2000433c:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20004340:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004344:	f8db 3000 	ldr.w	r3, [fp]
20004348:	3310      	adds	r3, #16
2000434a:	191b      	adds	r3, r3, r4
2000434c:	f1b2 3fff 	cmp.w	r2, #4294967295
20004350:	d006      	beq.n	20004360 <_malloc_r+0x298>
20004352:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20004356:	331f      	adds	r3, #31
20004358:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
2000435c:	f023 031f 	bic.w	r3, r3, #31
20004360:	4619      	mov	r1, r3
20004362:	4630      	mov	r0, r6
20004364:	9301      	str	r3, [sp, #4]
20004366:	f000 fa21 	bl	200047ac <_sbrk_r>
2000436a:	9b01      	ldr	r3, [sp, #4]
2000436c:	f1b0 3fff 	cmp.w	r0, #4294967295
20004370:	4682      	mov	sl, r0
20004372:	f000 80f4 	beq.w	2000455e <_malloc_r+0x496>
20004376:	eb08 0109 	add.w	r1, r8, r9
2000437a:	4281      	cmp	r1, r0
2000437c:	f200 80ec 	bhi.w	20004558 <_malloc_r+0x490>
20004380:	f8db 2004 	ldr.w	r2, [fp, #4]
20004384:	189a      	adds	r2, r3, r2
20004386:	4551      	cmp	r1, sl
20004388:	f8cb 2004 	str.w	r2, [fp, #4]
2000438c:	f000 8145 	beq.w	2000461a <_malloc_r+0x552>
20004390:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004394:	f64a 1038 	movw	r0, #43320	; 0xa938
20004398:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000439c:	f1b5 3fff 	cmp.w	r5, #4294967295
200043a0:	bf08      	it	eq
200043a2:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200043a6:	d003      	beq.n	200043b0 <_malloc_r+0x2e8>
200043a8:	4452      	add	r2, sl
200043aa:	1a51      	subs	r1, r2, r1
200043ac:	f8cb 1004 	str.w	r1, [fp, #4]
200043b0:	f01a 0507 	ands.w	r5, sl, #7
200043b4:	4630      	mov	r0, r6
200043b6:	bf17      	itett	ne
200043b8:	f1c5 0508 	rsbne	r5, r5, #8
200043bc:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200043c0:	44aa      	addne	sl, r5
200043c2:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200043c6:	4453      	add	r3, sl
200043c8:	051b      	lsls	r3, r3, #20
200043ca:	0d1b      	lsrs	r3, r3, #20
200043cc:	1aed      	subs	r5, r5, r3
200043ce:	4629      	mov	r1, r5
200043d0:	f000 f9ec 	bl	200047ac <_sbrk_r>
200043d4:	f1b0 3fff 	cmp.w	r0, #4294967295
200043d8:	f000 812c 	beq.w	20004634 <_malloc_r+0x56c>
200043dc:	ebca 0100 	rsb	r1, sl, r0
200043e0:	1949      	adds	r1, r1, r5
200043e2:	f041 0101 	orr.w	r1, r1, #1
200043e6:	f8db 2004 	ldr.w	r2, [fp, #4]
200043ea:	f64a 5354 	movw	r3, #44372	; 0xad54
200043ee:	f8c7 a008 	str.w	sl, [r7, #8]
200043f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043f6:	18aa      	adds	r2, r5, r2
200043f8:	45b8      	cmp	r8, r7
200043fa:	f8cb 2004 	str.w	r2, [fp, #4]
200043fe:	f8ca 1004 	str.w	r1, [sl, #4]
20004402:	d017      	beq.n	20004434 <_malloc_r+0x36c>
20004404:	f1b9 0f0f 	cmp.w	r9, #15
20004408:	f240 80df 	bls.w	200045ca <_malloc_r+0x502>
2000440c:	f1a9 010c 	sub.w	r1, r9, #12
20004410:	2505      	movs	r5, #5
20004412:	f021 0107 	bic.w	r1, r1, #7
20004416:	eb08 0001 	add.w	r0, r8, r1
2000441a:	290f      	cmp	r1, #15
2000441c:	6085      	str	r5, [r0, #8]
2000441e:	6045      	str	r5, [r0, #4]
20004420:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004424:	f000 0001 	and.w	r0, r0, #1
20004428:	ea41 0000 	orr.w	r0, r1, r0
2000442c:	f8c8 0004 	str.w	r0, [r8, #4]
20004430:	f200 80ac 	bhi.w	2000458c <_malloc_r+0x4c4>
20004434:	46d0      	mov	r8, sl
20004436:	f64a 5354 	movw	r3, #44372	; 0xad54
2000443a:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000443e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004442:	428a      	cmp	r2, r1
20004444:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004448:	bf88      	it	hi
2000444a:	62da      	strhi	r2, [r3, #44]	; 0x2c
2000444c:	f64a 5354 	movw	r3, #44372	; 0xad54
20004450:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004454:	428a      	cmp	r2, r1
20004456:	bf88      	it	hi
20004458:	631a      	strhi	r2, [r3, #48]	; 0x30
2000445a:	e082      	b.n	20004562 <_malloc_r+0x49a>
2000445c:	185c      	adds	r4, r3, r1
2000445e:	689a      	ldr	r2, [r3, #8]
20004460:	68d9      	ldr	r1, [r3, #12]
20004462:	4630      	mov	r0, r6
20004464:	6866      	ldr	r6, [r4, #4]
20004466:	f103 0508 	add.w	r5, r3, #8
2000446a:	608a      	str	r2, [r1, #8]
2000446c:	f046 0301 	orr.w	r3, r6, #1
20004470:	60d1      	str	r1, [r2, #12]
20004472:	6063      	str	r3, [r4, #4]
20004474:	f000 f966 	bl	20004744 <__malloc_unlock>
20004478:	e65a      	b.n	20004130 <_malloc_r+0x68>
2000447a:	eb08 0304 	add.w	r3, r8, r4
2000447e:	f042 0201 	orr.w	r2, r2, #1
20004482:	f044 0401 	orr.w	r4, r4, #1
20004486:	4630      	mov	r0, r6
20004488:	f8c8 4004 	str.w	r4, [r8, #4]
2000448c:	f108 0508 	add.w	r5, r8, #8
20004490:	605a      	str	r2, [r3, #4]
20004492:	60bb      	str	r3, [r7, #8]
20004494:	f000 f956 	bl	20004744 <__malloc_unlock>
20004498:	e64a      	b.n	20004130 <_malloc_r+0x68>
2000449a:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000449e:	2a04      	cmp	r2, #4
200044a0:	d954      	bls.n	2000454c <_malloc_r+0x484>
200044a2:	2a14      	cmp	r2, #20
200044a4:	f200 8089 	bhi.w	200045ba <_malloc_r+0x4f2>
200044a8:	325b      	adds	r2, #91	; 0x5b
200044aa:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200044ae:	44a8      	add	r8, r5
200044b0:	f64a 1738 	movw	r7, #43320	; 0xa938
200044b4:	f2c2 0700 	movt	r7, #8192	; 0x2000
200044b8:	f8d8 0008 	ldr.w	r0, [r8, #8]
200044bc:	4540      	cmp	r0, r8
200044be:	d103      	bne.n	200044c8 <_malloc_r+0x400>
200044c0:	e06f      	b.n	200045a2 <_malloc_r+0x4da>
200044c2:	6880      	ldr	r0, [r0, #8]
200044c4:	4580      	cmp	r8, r0
200044c6:	d004      	beq.n	200044d2 <_malloc_r+0x40a>
200044c8:	6842      	ldr	r2, [r0, #4]
200044ca:	f022 0203 	bic.w	r2, r2, #3
200044ce:	4594      	cmp	ip, r2
200044d0:	d3f7      	bcc.n	200044c2 <_malloc_r+0x3fa>
200044d2:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200044d6:	f8c3 c00c 	str.w	ip, [r3, #12]
200044da:	6098      	str	r0, [r3, #8]
200044dc:	687a      	ldr	r2, [r7, #4]
200044de:	60c3      	str	r3, [r0, #12]
200044e0:	f8cc 3008 	str.w	r3, [ip, #8]
200044e4:	e68a      	b.n	200041fc <_malloc_r+0x134>
200044e6:	191f      	adds	r7, r3, r4
200044e8:	4630      	mov	r0, r6
200044ea:	f044 0401 	orr.w	r4, r4, #1
200044ee:	60cf      	str	r7, [r1, #12]
200044f0:	605c      	str	r4, [r3, #4]
200044f2:	f103 0508 	add.w	r5, r3, #8
200044f6:	50ba      	str	r2, [r7, r2]
200044f8:	f042 0201 	orr.w	r2, r2, #1
200044fc:	608f      	str	r7, [r1, #8]
200044fe:	607a      	str	r2, [r7, #4]
20004500:	60b9      	str	r1, [r7, #8]
20004502:	60f9      	str	r1, [r7, #12]
20004504:	f000 f91e 	bl	20004744 <__malloc_unlock>
20004508:	e612      	b.n	20004130 <_malloc_r+0x68>
2000450a:	f10a 0a01 	add.w	sl, sl, #1
2000450e:	f01a 0f03 	tst.w	sl, #3
20004512:	d05f      	beq.n	200045d4 <_malloc_r+0x50c>
20004514:	f103 0808 	add.w	r8, r3, #8
20004518:	e689      	b.n	2000422e <_malloc_r+0x166>
2000451a:	f103 0208 	add.w	r2, r3, #8
2000451e:	68d3      	ldr	r3, [r2, #12]
20004520:	429a      	cmp	r2, r3
20004522:	bf08      	it	eq
20004524:	f10e 0e02 	addeq.w	lr, lr, #2
20004528:	f43f ae36 	beq.w	20004198 <_malloc_r+0xd0>
2000452c:	e5ef      	b.n	2000410e <_malloc_r+0x46>
2000452e:	461d      	mov	r5, r3
20004530:	1819      	adds	r1, r3, r0
20004532:	68da      	ldr	r2, [r3, #12]
20004534:	4630      	mov	r0, r6
20004536:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000453a:	684c      	ldr	r4, [r1, #4]
2000453c:	6093      	str	r3, [r2, #8]
2000453e:	f044 0401 	orr.w	r4, r4, #1
20004542:	60da      	str	r2, [r3, #12]
20004544:	604c      	str	r4, [r1, #4]
20004546:	f000 f8fd 	bl	20004744 <__malloc_unlock>
2000454a:	e5f1      	b.n	20004130 <_malloc_r+0x68>
2000454c:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004550:	3238      	adds	r2, #56	; 0x38
20004552:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004556:	e7aa      	b.n	200044ae <_malloc_r+0x3e6>
20004558:	45b8      	cmp	r8, r7
2000455a:	f43f af11 	beq.w	20004380 <_malloc_r+0x2b8>
2000455e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004562:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004566:	f022 0203 	bic.w	r2, r2, #3
2000456a:	4294      	cmp	r4, r2
2000456c:	bf94      	ite	ls
2000456e:	2300      	movls	r3, #0
20004570:	2301      	movhi	r3, #1
20004572:	1b12      	subs	r2, r2, r4
20004574:	2a0f      	cmp	r2, #15
20004576:	bfd8      	it	le
20004578:	f043 0301 	orrle.w	r3, r3, #1
2000457c:	2b00      	cmp	r3, #0
2000457e:	f43f af7c 	beq.w	2000447a <_malloc_r+0x3b2>
20004582:	4630      	mov	r0, r6
20004584:	2500      	movs	r5, #0
20004586:	f000 f8dd 	bl	20004744 <__malloc_unlock>
2000458a:	e5d1      	b.n	20004130 <_malloc_r+0x68>
2000458c:	f108 0108 	add.w	r1, r8, #8
20004590:	4630      	mov	r0, r6
20004592:	9301      	str	r3, [sp, #4]
20004594:	f003 f814 	bl	200075c0 <_free_r>
20004598:	9b01      	ldr	r3, [sp, #4]
2000459a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000459e:	685a      	ldr	r2, [r3, #4]
200045a0:	e749      	b.n	20004436 <_malloc_r+0x36e>
200045a2:	f04f 0a01 	mov.w	sl, #1
200045a6:	f8d7 8004 	ldr.w	r8, [r7, #4]
200045aa:	1092      	asrs	r2, r2, #2
200045ac:	4684      	mov	ip, r0
200045ae:	fa0a f202 	lsl.w	r2, sl, r2
200045b2:	ea48 0202 	orr.w	r2, r8, r2
200045b6:	607a      	str	r2, [r7, #4]
200045b8:	e78d      	b.n	200044d6 <_malloc_r+0x40e>
200045ba:	2a54      	cmp	r2, #84	; 0x54
200045bc:	d824      	bhi.n	20004608 <_malloc_r+0x540>
200045be:	ea4f 321c 	mov.w	r2, ip, lsr #12
200045c2:	326e      	adds	r2, #110	; 0x6e
200045c4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200045c8:	e771      	b.n	200044ae <_malloc_r+0x3e6>
200045ca:	2301      	movs	r3, #1
200045cc:	46d0      	mov	r8, sl
200045ce:	f8ca 3004 	str.w	r3, [sl, #4]
200045d2:	e7c6      	b.n	20004562 <_malloc_r+0x49a>
200045d4:	464a      	mov	r2, r9
200045d6:	f01e 0f03 	tst.w	lr, #3
200045da:	4613      	mov	r3, r2
200045dc:	f10e 3eff 	add.w	lr, lr, #4294967295
200045e0:	d033      	beq.n	2000464a <_malloc_r+0x582>
200045e2:	f853 2908 	ldr.w	r2, [r3], #-8
200045e6:	429a      	cmp	r2, r3
200045e8:	d0f5      	beq.n	200045d6 <_malloc_r+0x50e>
200045ea:	687b      	ldr	r3, [r7, #4]
200045ec:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200045f0:	459c      	cmp	ip, r3
200045f2:	f63f ae8e 	bhi.w	20004312 <_malloc_r+0x24a>
200045f6:	f1bc 0f00 	cmp.w	ip, #0
200045fa:	f43f ae8a 	beq.w	20004312 <_malloc_r+0x24a>
200045fe:	ea1c 0f03 	tst.w	ip, r3
20004602:	d027      	beq.n	20004654 <_malloc_r+0x58c>
20004604:	46d6      	mov	lr, sl
20004606:	e60e      	b.n	20004226 <_malloc_r+0x15e>
20004608:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
2000460c:	d815      	bhi.n	2000463a <_malloc_r+0x572>
2000460e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004612:	3277      	adds	r2, #119	; 0x77
20004614:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004618:	e749      	b.n	200044ae <_malloc_r+0x3e6>
2000461a:	0508      	lsls	r0, r1, #20
2000461c:	0d00      	lsrs	r0, r0, #20
2000461e:	2800      	cmp	r0, #0
20004620:	f47f aeb6 	bne.w	20004390 <_malloc_r+0x2c8>
20004624:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004628:	444b      	add	r3, r9
2000462a:	f043 0301 	orr.w	r3, r3, #1
2000462e:	f8c8 3004 	str.w	r3, [r8, #4]
20004632:	e700      	b.n	20004436 <_malloc_r+0x36e>
20004634:	2101      	movs	r1, #1
20004636:	2500      	movs	r5, #0
20004638:	e6d5      	b.n	200043e6 <_malloc_r+0x31e>
2000463a:	f240 5054 	movw	r0, #1364	; 0x554
2000463e:	4282      	cmp	r2, r0
20004640:	d90d      	bls.n	2000465e <_malloc_r+0x596>
20004642:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004646:	227e      	movs	r2, #126	; 0x7e
20004648:	e731      	b.n	200044ae <_malloc_r+0x3e6>
2000464a:	687b      	ldr	r3, [r7, #4]
2000464c:	ea23 030c 	bic.w	r3, r3, ip
20004650:	607b      	str	r3, [r7, #4]
20004652:	e7cb      	b.n	200045ec <_malloc_r+0x524>
20004654:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004658:	f10a 0a04 	add.w	sl, sl, #4
2000465c:	e7cf      	b.n	200045fe <_malloc_r+0x536>
2000465e:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004662:	327c      	adds	r2, #124	; 0x7c
20004664:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004668:	e721      	b.n	200044ae <_malloc_r+0x3e6>
2000466a:	bf00      	nop

2000466c <memset>:
2000466c:	2a03      	cmp	r2, #3
2000466e:	b2c9      	uxtb	r1, r1
20004670:	b430      	push	{r4, r5}
20004672:	d807      	bhi.n	20004684 <memset+0x18>
20004674:	b122      	cbz	r2, 20004680 <memset+0x14>
20004676:	2300      	movs	r3, #0
20004678:	54c1      	strb	r1, [r0, r3]
2000467a:	3301      	adds	r3, #1
2000467c:	4293      	cmp	r3, r2
2000467e:	d1fb      	bne.n	20004678 <memset+0xc>
20004680:	bc30      	pop	{r4, r5}
20004682:	4770      	bx	lr
20004684:	eb00 0c02 	add.w	ip, r0, r2
20004688:	4603      	mov	r3, r0
2000468a:	e001      	b.n	20004690 <memset+0x24>
2000468c:	f803 1c01 	strb.w	r1, [r3, #-1]
20004690:	f003 0403 	and.w	r4, r3, #3
20004694:	461a      	mov	r2, r3
20004696:	3301      	adds	r3, #1
20004698:	2c00      	cmp	r4, #0
2000469a:	d1f7      	bne.n	2000468c <memset+0x20>
2000469c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200046a0:	ebc2 040c 	rsb	r4, r2, ip
200046a4:	fb03 f301 	mul.w	r3, r3, r1
200046a8:	e01f      	b.n	200046ea <memset+0x7e>
200046aa:	f842 3c40 	str.w	r3, [r2, #-64]
200046ae:	f842 3c3c 	str.w	r3, [r2, #-60]
200046b2:	f842 3c38 	str.w	r3, [r2, #-56]
200046b6:	f842 3c34 	str.w	r3, [r2, #-52]
200046ba:	f842 3c30 	str.w	r3, [r2, #-48]
200046be:	f842 3c2c 	str.w	r3, [r2, #-44]
200046c2:	f842 3c28 	str.w	r3, [r2, #-40]
200046c6:	f842 3c24 	str.w	r3, [r2, #-36]
200046ca:	f842 3c20 	str.w	r3, [r2, #-32]
200046ce:	f842 3c1c 	str.w	r3, [r2, #-28]
200046d2:	f842 3c18 	str.w	r3, [r2, #-24]
200046d6:	f842 3c14 	str.w	r3, [r2, #-20]
200046da:	f842 3c10 	str.w	r3, [r2, #-16]
200046de:	f842 3c0c 	str.w	r3, [r2, #-12]
200046e2:	f842 3c08 	str.w	r3, [r2, #-8]
200046e6:	f842 3c04 	str.w	r3, [r2, #-4]
200046ea:	4615      	mov	r5, r2
200046ec:	3240      	adds	r2, #64	; 0x40
200046ee:	2c3f      	cmp	r4, #63	; 0x3f
200046f0:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
200046f4:	dcd9      	bgt.n	200046aa <memset+0x3e>
200046f6:	462a      	mov	r2, r5
200046f8:	ebc5 040c 	rsb	r4, r5, ip
200046fc:	e007      	b.n	2000470e <memset+0xa2>
200046fe:	f842 3c10 	str.w	r3, [r2, #-16]
20004702:	f842 3c0c 	str.w	r3, [r2, #-12]
20004706:	f842 3c08 	str.w	r3, [r2, #-8]
2000470a:	f842 3c04 	str.w	r3, [r2, #-4]
2000470e:	4615      	mov	r5, r2
20004710:	3210      	adds	r2, #16
20004712:	2c0f      	cmp	r4, #15
20004714:	f1a4 0410 	sub.w	r4, r4, #16
20004718:	dcf1      	bgt.n	200046fe <memset+0x92>
2000471a:	462a      	mov	r2, r5
2000471c:	ebc5 050c 	rsb	r5, r5, ip
20004720:	e001      	b.n	20004726 <memset+0xba>
20004722:	f842 3c04 	str.w	r3, [r2, #-4]
20004726:	4614      	mov	r4, r2
20004728:	3204      	adds	r2, #4
2000472a:	2d03      	cmp	r5, #3
2000472c:	f1a5 0504 	sub.w	r5, r5, #4
20004730:	dcf7      	bgt.n	20004722 <memset+0xb6>
20004732:	e001      	b.n	20004738 <memset+0xcc>
20004734:	f804 1b01 	strb.w	r1, [r4], #1
20004738:	4564      	cmp	r4, ip
2000473a:	d3fb      	bcc.n	20004734 <memset+0xc8>
2000473c:	e7a0      	b.n	20004680 <memset+0x14>
2000473e:	bf00      	nop

20004740 <__malloc_lock>:
20004740:	4770      	bx	lr
20004742:	bf00      	nop

20004744 <__malloc_unlock>:
20004744:	4770      	bx	lr
20004746:	bf00      	nop

20004748 <printf>:
20004748:	b40f      	push	{r0, r1, r2, r3}
2000474a:	f64a 0344 	movw	r3, #43076	; 0xa844
2000474e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004752:	b510      	push	{r4, lr}
20004754:	681c      	ldr	r4, [r3, #0]
20004756:	b082      	sub	sp, #8
20004758:	b124      	cbz	r4, 20004764 <printf+0x1c>
2000475a:	69a3      	ldr	r3, [r4, #24]
2000475c:	b913      	cbnz	r3, 20004764 <printf+0x1c>
2000475e:	4620      	mov	r0, r4
20004760:	f002 feaa 	bl	200074b8 <__sinit>
20004764:	4620      	mov	r0, r4
20004766:	ac05      	add	r4, sp, #20
20004768:	9a04      	ldr	r2, [sp, #16]
2000476a:	4623      	mov	r3, r4
2000476c:	6881      	ldr	r1, [r0, #8]
2000476e:	9401      	str	r4, [sp, #4]
20004770:	f000 f842 	bl	200047f8 <_vfprintf_r>
20004774:	b002      	add	sp, #8
20004776:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
2000477a:	b004      	add	sp, #16
2000477c:	4770      	bx	lr
2000477e:	bf00      	nop

20004780 <_printf_r>:
20004780:	b40e      	push	{r1, r2, r3}
20004782:	b510      	push	{r4, lr}
20004784:	4604      	mov	r4, r0
20004786:	b083      	sub	sp, #12
20004788:	b118      	cbz	r0, 20004792 <_printf_r+0x12>
2000478a:	6983      	ldr	r3, [r0, #24]
2000478c:	b90b      	cbnz	r3, 20004792 <_printf_r+0x12>
2000478e:	f002 fe93 	bl	200074b8 <__sinit>
20004792:	4620      	mov	r0, r4
20004794:	ac06      	add	r4, sp, #24
20004796:	9a05      	ldr	r2, [sp, #20]
20004798:	4623      	mov	r3, r4
2000479a:	6881      	ldr	r1, [r0, #8]
2000479c:	9401      	str	r4, [sp, #4]
2000479e:	f000 f82b 	bl	200047f8 <_vfprintf_r>
200047a2:	b003      	add	sp, #12
200047a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200047a8:	b003      	add	sp, #12
200047aa:	4770      	bx	lr

200047ac <_sbrk_r>:
200047ac:	b538      	push	{r3, r4, r5, lr}
200047ae:	f64a 64e4 	movw	r4, #44772	; 0xaee4
200047b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200047b6:	4605      	mov	r5, r0
200047b8:	4608      	mov	r0, r1
200047ba:	2300      	movs	r3, #0
200047bc:	6023      	str	r3, [r4, #0]
200047be:	f7fe f9bf 	bl	20002b40 <_sbrk>
200047c2:	f1b0 3fff 	cmp.w	r0, #4294967295
200047c6:	d000      	beq.n	200047ca <_sbrk_r+0x1e>
200047c8:	bd38      	pop	{r3, r4, r5, pc}
200047ca:	6823      	ldr	r3, [r4, #0]
200047cc:	2b00      	cmp	r3, #0
200047ce:	d0fb      	beq.n	200047c8 <_sbrk_r+0x1c>
200047d0:	602b      	str	r3, [r5, #0]
200047d2:	bd38      	pop	{r3, r4, r5, pc}

200047d4 <_times_r>:
200047d4:	4608      	mov	r0, r1
200047d6:	f7fe b9fd 	b.w	20002bd4 <_times>
200047da:	bf00      	nop

200047dc <__sprint_r>:
200047dc:	6893      	ldr	r3, [r2, #8]
200047de:	b510      	push	{r4, lr}
200047e0:	4614      	mov	r4, r2
200047e2:	b913      	cbnz	r3, 200047ea <__sprint_r+0xe>
200047e4:	6053      	str	r3, [r2, #4]
200047e6:	4618      	mov	r0, r3
200047e8:	bd10      	pop	{r4, pc}
200047ea:	f002 ffc9 	bl	20007780 <__sfvwrite_r>
200047ee:	2300      	movs	r3, #0
200047f0:	6063      	str	r3, [r4, #4]
200047f2:	60a3      	str	r3, [r4, #8]
200047f4:	bd10      	pop	{r4, pc}
200047f6:	bf00      	nop

200047f8 <_vfprintf_r>:
200047f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200047fc:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20004800:	b083      	sub	sp, #12
20004802:	460e      	mov	r6, r1
20004804:	4615      	mov	r5, r2
20004806:	469a      	mov	sl, r3
20004808:	4681      	mov	r9, r0
2000480a:	f003 f9a9 	bl	20007b60 <_localeconv_r>
2000480e:	6800      	ldr	r0, [r0, #0]
20004810:	901d      	str	r0, [sp, #116]	; 0x74
20004812:	f1b9 0f00 	cmp.w	r9, #0
20004816:	d004      	beq.n	20004822 <_vfprintf_r+0x2a>
20004818:	f8d9 3018 	ldr.w	r3, [r9, #24]
2000481c:	2b00      	cmp	r3, #0
2000481e:	f000 815a 	beq.w	20004ad6 <_vfprintf_r+0x2de>
20004822:	f24a 6334 	movw	r3, #42548	; 0xa634
20004826:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000482a:	429e      	cmp	r6, r3
2000482c:	bf08      	it	eq
2000482e:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20004832:	d010      	beq.n	20004856 <_vfprintf_r+0x5e>
20004834:	f24a 6354 	movw	r3, #42580	; 0xa654
20004838:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000483c:	429e      	cmp	r6, r3
2000483e:	bf08      	it	eq
20004840:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004844:	d007      	beq.n	20004856 <_vfprintf_r+0x5e>
20004846:	f24a 6374 	movw	r3, #42612	; 0xa674
2000484a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000484e:	429e      	cmp	r6, r3
20004850:	bf08      	it	eq
20004852:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004856:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
2000485a:	fa1f f38c 	uxth.w	r3, ip
2000485e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20004862:	d109      	bne.n	20004878 <_vfprintf_r+0x80>
20004864:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004868:	6e72      	ldr	r2, [r6, #100]	; 0x64
2000486a:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000486e:	fa1f f38c 	uxth.w	r3, ip
20004872:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004876:	6672      	str	r2, [r6, #100]	; 0x64
20004878:	f013 0f08 	tst.w	r3, #8
2000487c:	f001 8301 	beq.w	20005e82 <_vfprintf_r+0x168a>
20004880:	6932      	ldr	r2, [r6, #16]
20004882:	2a00      	cmp	r2, #0
20004884:	f001 82fd 	beq.w	20005e82 <_vfprintf_r+0x168a>
20004888:	f003 031a 	and.w	r3, r3, #26
2000488c:	2b0a      	cmp	r3, #10
2000488e:	f000 80e0 	beq.w	20004a52 <_vfprintf_r+0x25a>
20004892:	2200      	movs	r2, #0
20004894:	9212      	str	r2, [sp, #72]	; 0x48
20004896:	921a      	str	r2, [sp, #104]	; 0x68
20004898:	2300      	movs	r3, #0
2000489a:	921c      	str	r2, [sp, #112]	; 0x70
2000489c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200048a0:	9211      	str	r2, [sp, #68]	; 0x44
200048a2:	3404      	adds	r4, #4
200048a4:	9219      	str	r2, [sp, #100]	; 0x64
200048a6:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200048aa:	931b      	str	r3, [sp, #108]	; 0x6c
200048ac:	3204      	adds	r2, #4
200048ae:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200048b2:	3228      	adds	r2, #40	; 0x28
200048b4:	3303      	adds	r3, #3
200048b6:	9218      	str	r2, [sp, #96]	; 0x60
200048b8:	9307      	str	r3, [sp, #28]
200048ba:	2300      	movs	r3, #0
200048bc:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200048c0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200048c4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200048c8:	782b      	ldrb	r3, [r5, #0]
200048ca:	1e1a      	subs	r2, r3, #0
200048cc:	bf18      	it	ne
200048ce:	2201      	movne	r2, #1
200048d0:	2b25      	cmp	r3, #37	; 0x25
200048d2:	bf0c      	ite	eq
200048d4:	2200      	moveq	r2, #0
200048d6:	f002 0201 	andne.w	r2, r2, #1
200048da:	b332      	cbz	r2, 2000492a <_vfprintf_r+0x132>
200048dc:	462f      	mov	r7, r5
200048de:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200048e2:	1e1a      	subs	r2, r3, #0
200048e4:	bf18      	it	ne
200048e6:	2201      	movne	r2, #1
200048e8:	2b25      	cmp	r3, #37	; 0x25
200048ea:	bf0c      	ite	eq
200048ec:	2200      	moveq	r2, #0
200048ee:	f002 0201 	andne.w	r2, r2, #1
200048f2:	2a00      	cmp	r2, #0
200048f4:	d1f3      	bne.n	200048de <_vfprintf_r+0xe6>
200048f6:	ebb7 0805 	subs.w	r8, r7, r5
200048fa:	bf08      	it	eq
200048fc:	463d      	moveq	r5, r7
200048fe:	d014      	beq.n	2000492a <_vfprintf_r+0x132>
20004900:	f8c4 8004 	str.w	r8, [r4, #4]
20004904:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004908:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000490c:	3301      	adds	r3, #1
2000490e:	6025      	str	r5, [r4, #0]
20004910:	2b07      	cmp	r3, #7
20004912:	4442      	add	r2, r8
20004914:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004918:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000491c:	dc78      	bgt.n	20004a10 <_vfprintf_r+0x218>
2000491e:	3408      	adds	r4, #8
20004920:	9811      	ldr	r0, [sp, #68]	; 0x44
20004922:	463d      	mov	r5, r7
20004924:	4440      	add	r0, r8
20004926:	9011      	str	r0, [sp, #68]	; 0x44
20004928:	783b      	ldrb	r3, [r7, #0]
2000492a:	2b00      	cmp	r3, #0
2000492c:	d07c      	beq.n	20004a28 <_vfprintf_r+0x230>
2000492e:	1c6b      	adds	r3, r5, #1
20004930:	f04f 37ff 	mov.w	r7, #4294967295
20004934:	202b      	movs	r0, #43	; 0x2b
20004936:	f04f 0c20 	mov.w	ip, #32
2000493a:	2100      	movs	r1, #0
2000493c:	f04f 0200 	mov.w	r2, #0
20004940:	910f      	str	r1, [sp, #60]	; 0x3c
20004942:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004946:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
2000494a:	786a      	ldrb	r2, [r5, #1]
2000494c:	910a      	str	r1, [sp, #40]	; 0x28
2000494e:	1c5d      	adds	r5, r3, #1
20004950:	f1a2 0320 	sub.w	r3, r2, #32
20004954:	2b58      	cmp	r3, #88	; 0x58
20004956:	f200 8286 	bhi.w	20004e66 <_vfprintf_r+0x66e>
2000495a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000495e:	0298      	.short	0x0298
20004960:	02840284 	.word	0x02840284
20004964:	028402a4 	.word	0x028402a4
20004968:	02840284 	.word	0x02840284
2000496c:	02840284 	.word	0x02840284
20004970:	02ad0284 	.word	0x02ad0284
20004974:	028402ba 	.word	0x028402ba
20004978:	02ca02c1 	.word	0x02ca02c1
2000497c:	02e70284 	.word	0x02e70284
20004980:	02f002f0 	.word	0x02f002f0
20004984:	02f002f0 	.word	0x02f002f0
20004988:	02f002f0 	.word	0x02f002f0
2000498c:	02f002f0 	.word	0x02f002f0
20004990:	028402f0 	.word	0x028402f0
20004994:	02840284 	.word	0x02840284
20004998:	02840284 	.word	0x02840284
2000499c:	02840284 	.word	0x02840284
200049a0:	02840284 	.word	0x02840284
200049a4:	03040284 	.word	0x03040284
200049a8:	02840326 	.word	0x02840326
200049ac:	02840326 	.word	0x02840326
200049b0:	02840284 	.word	0x02840284
200049b4:	036a0284 	.word	0x036a0284
200049b8:	02840284 	.word	0x02840284
200049bc:	02840481 	.word	0x02840481
200049c0:	02840284 	.word	0x02840284
200049c4:	02840284 	.word	0x02840284
200049c8:	02840414 	.word	0x02840414
200049cc:	042f0284 	.word	0x042f0284
200049d0:	02840284 	.word	0x02840284
200049d4:	02840284 	.word	0x02840284
200049d8:	02840284 	.word	0x02840284
200049dc:	02840284 	.word	0x02840284
200049e0:	02840284 	.word	0x02840284
200049e4:	0465044f 	.word	0x0465044f
200049e8:	03260326 	.word	0x03260326
200049ec:	03730326 	.word	0x03730326
200049f0:	02840465 	.word	0x02840465
200049f4:	03790284 	.word	0x03790284
200049f8:	03850284 	.word	0x03850284
200049fc:	03ad0396 	.word	0x03ad0396
20004a00:	0284040a 	.word	0x0284040a
20004a04:	028403cc 	.word	0x028403cc
20004a08:	028403f4 	.word	0x028403f4
20004a0c:	00c00284 	.word	0x00c00284
20004a10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a14:	4648      	mov	r0, r9
20004a16:	4631      	mov	r1, r6
20004a18:	320c      	adds	r2, #12
20004a1a:	f7ff fedf 	bl	200047dc <__sprint_r>
20004a1e:	b958      	cbnz	r0, 20004a38 <_vfprintf_r+0x240>
20004a20:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a24:	3404      	adds	r4, #4
20004a26:	e77b      	b.n	20004920 <_vfprintf_r+0x128>
20004a28:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004a2c:	2b00      	cmp	r3, #0
20004a2e:	f041 8192 	bne.w	20005d56 <_vfprintf_r+0x155e>
20004a32:	2300      	movs	r3, #0
20004a34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a38:	89b3      	ldrh	r3, [r6, #12]
20004a3a:	f013 0f40 	tst.w	r3, #64	; 0x40
20004a3e:	d002      	beq.n	20004a46 <_vfprintf_r+0x24e>
20004a40:	f04f 30ff 	mov.w	r0, #4294967295
20004a44:	9011      	str	r0, [sp, #68]	; 0x44
20004a46:	9811      	ldr	r0, [sp, #68]	; 0x44
20004a48:	b05f      	add	sp, #380	; 0x17c
20004a4a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004a52:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004a56:	2b00      	cmp	r3, #0
20004a58:	f6ff af1b 	blt.w	20004892 <_vfprintf_r+0x9a>
20004a5c:	6a37      	ldr	r7, [r6, #32]
20004a5e:	f02c 0c02 	bic.w	ip, ip, #2
20004a62:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004a66:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004a6a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004a6e:	340c      	adds	r4, #12
20004a70:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004a74:	462a      	mov	r2, r5
20004a76:	4653      	mov	r3, sl
20004a78:	4648      	mov	r0, r9
20004a7a:	4621      	mov	r1, r4
20004a7c:	ad1f      	add	r5, sp, #124	; 0x7c
20004a7e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004a82:	2700      	movs	r7, #0
20004a84:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004a88:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004a8c:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004a90:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004a94:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004a98:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004a9c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004aa0:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004aa4:	f7ff fea8 	bl	200047f8 <_vfprintf_r>
20004aa8:	2800      	cmp	r0, #0
20004aaa:	9011      	str	r0, [sp, #68]	; 0x44
20004aac:	db09      	blt.n	20004ac2 <_vfprintf_r+0x2ca>
20004aae:	4621      	mov	r1, r4
20004ab0:	4648      	mov	r0, r9
20004ab2:	f002 fb91 	bl	200071d8 <_fflush_r>
20004ab6:	9911      	ldr	r1, [sp, #68]	; 0x44
20004ab8:	42b8      	cmp	r0, r7
20004aba:	bf18      	it	ne
20004abc:	f04f 31ff 	movne.w	r1, #4294967295
20004ac0:	9111      	str	r1, [sp, #68]	; 0x44
20004ac2:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004ac6:	f013 0f40 	tst.w	r3, #64	; 0x40
20004aca:	d0bc      	beq.n	20004a46 <_vfprintf_r+0x24e>
20004acc:	89b3      	ldrh	r3, [r6, #12]
20004ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004ad2:	81b3      	strh	r3, [r6, #12]
20004ad4:	e7b7      	b.n	20004a46 <_vfprintf_r+0x24e>
20004ad6:	4648      	mov	r0, r9
20004ad8:	f002 fcee 	bl	200074b8 <__sinit>
20004adc:	e6a1      	b.n	20004822 <_vfprintf_r+0x2a>
20004ade:	980a      	ldr	r0, [sp, #40]	; 0x28
20004ae0:	f24a 6c04 	movw	ip, #42500	; 0xa604
20004ae4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004ae8:	9216      	str	r2, [sp, #88]	; 0x58
20004aea:	f010 0f20 	tst.w	r0, #32
20004aee:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004af2:	f000 836e 	beq.w	200051d2 <_vfprintf_r+0x9da>
20004af6:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004af8:	1dcb      	adds	r3, r1, #7
20004afa:	f023 0307 	bic.w	r3, r3, #7
20004afe:	f103 0208 	add.w	r2, r3, #8
20004b02:	920b      	str	r2, [sp, #44]	; 0x2c
20004b04:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004b08:	ea5a 020b 	orrs.w	r2, sl, fp
20004b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004b0e:	bf0c      	ite	eq
20004b10:	2200      	moveq	r2, #0
20004b12:	2201      	movne	r2, #1
20004b14:	4213      	tst	r3, r2
20004b16:	f040 866b 	bne.w	200057f0 <_vfprintf_r+0xff8>
20004b1a:	2302      	movs	r3, #2
20004b1c:	f04f 0100 	mov.w	r1, #0
20004b20:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004b24:	2f00      	cmp	r7, #0
20004b26:	bfa2      	ittt	ge
20004b28:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004b2c:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004b30:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004b34:	2f00      	cmp	r7, #0
20004b36:	bf18      	it	ne
20004b38:	f042 0201 	orrne.w	r2, r2, #1
20004b3c:	2a00      	cmp	r2, #0
20004b3e:	f000 841e 	beq.w	2000537e <_vfprintf_r+0xb86>
20004b42:	2b01      	cmp	r3, #1
20004b44:	f000 85de 	beq.w	20005704 <_vfprintf_r+0xf0c>
20004b48:	2b02      	cmp	r3, #2
20004b4a:	f000 85c1 	beq.w	200056d0 <_vfprintf_r+0xed8>
20004b4e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004b50:	9113      	str	r1, [sp, #76]	; 0x4c
20004b52:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004b56:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004b5a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004b5e:	f00a 0007 	and.w	r0, sl, #7
20004b62:	46e3      	mov	fp, ip
20004b64:	46c2      	mov	sl, r8
20004b66:	3030      	adds	r0, #48	; 0x30
20004b68:	ea5a 020b 	orrs.w	r2, sl, fp
20004b6c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004b70:	d1ef      	bne.n	20004b52 <_vfprintf_r+0x35a>
20004b72:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004b76:	9113      	str	r1, [sp, #76]	; 0x4c
20004b78:	f01c 0f01 	tst.w	ip, #1
20004b7c:	f040 868c 	bne.w	20005898 <_vfprintf_r+0x10a0>
20004b80:	9818      	ldr	r0, [sp, #96]	; 0x60
20004b82:	1a40      	subs	r0, r0, r1
20004b84:	9010      	str	r0, [sp, #64]	; 0x40
20004b86:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004b8a:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004b8c:	9717      	str	r7, [sp, #92]	; 0x5c
20004b8e:	42ba      	cmp	r2, r7
20004b90:	bfb8      	it	lt
20004b92:	463a      	movlt	r2, r7
20004b94:	920c      	str	r2, [sp, #48]	; 0x30
20004b96:	b113      	cbz	r3, 20004b9e <_vfprintf_r+0x3a6>
20004b98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004b9a:	3201      	adds	r2, #1
20004b9c:	920c      	str	r2, [sp, #48]	; 0x30
20004b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ba0:	980a      	ldr	r0, [sp, #40]	; 0x28
20004ba2:	f013 0302 	ands.w	r3, r3, #2
20004ba6:	9315      	str	r3, [sp, #84]	; 0x54
20004ba8:	bf1e      	ittt	ne
20004baa:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004bae:	f10c 0c02 	addne.w	ip, ip, #2
20004bb2:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20004bb6:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20004bba:	9014      	str	r0, [sp, #80]	; 0x50
20004bbc:	d14d      	bne.n	20004c5a <_vfprintf_r+0x462>
20004bbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004bc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004bc2:	1a8f      	subs	r7, r1, r2
20004bc4:	2f00      	cmp	r7, #0
20004bc6:	dd48      	ble.n	20004c5a <_vfprintf_r+0x462>
20004bc8:	2f10      	cmp	r7, #16
20004bca:	f24a 58c0 	movw	r8, #42432	; 0xa5c0
20004bce:	bfd8      	it	le
20004bd0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004bd4:	dd30      	ble.n	20004c38 <_vfprintf_r+0x440>
20004bd6:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004bda:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004bde:	4643      	mov	r3, r8
20004be0:	f04f 0a10 	mov.w	sl, #16
20004be4:	46a8      	mov	r8, r5
20004be6:	f10b 0b0c 	add.w	fp, fp, #12
20004bea:	461d      	mov	r5, r3
20004bec:	e002      	b.n	20004bf4 <_vfprintf_r+0x3fc>
20004bee:	3f10      	subs	r7, #16
20004bf0:	2f10      	cmp	r7, #16
20004bf2:	dd1e      	ble.n	20004c32 <_vfprintf_r+0x43a>
20004bf4:	f8c4 a004 	str.w	sl, [r4, #4]
20004bf8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bfc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c00:	3301      	adds	r3, #1
20004c02:	6025      	str	r5, [r4, #0]
20004c04:	3210      	adds	r2, #16
20004c06:	2b07      	cmp	r3, #7
20004c08:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c0c:	f104 0408 	add.w	r4, r4, #8
20004c10:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c14:	ddeb      	ble.n	20004bee <_vfprintf_r+0x3f6>
20004c16:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c1a:	4648      	mov	r0, r9
20004c1c:	4631      	mov	r1, r6
20004c1e:	465a      	mov	r2, fp
20004c20:	3404      	adds	r4, #4
20004c22:	f7ff fddb 	bl	200047dc <__sprint_r>
20004c26:	2800      	cmp	r0, #0
20004c28:	f47f af06 	bne.w	20004a38 <_vfprintf_r+0x240>
20004c2c:	3f10      	subs	r7, #16
20004c2e:	2f10      	cmp	r7, #16
20004c30:	dce0      	bgt.n	20004bf4 <_vfprintf_r+0x3fc>
20004c32:	462b      	mov	r3, r5
20004c34:	4645      	mov	r5, r8
20004c36:	4698      	mov	r8, r3
20004c38:	6067      	str	r7, [r4, #4]
20004c3a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c3e:	f8c4 8000 	str.w	r8, [r4]
20004c42:	1c5a      	adds	r2, r3, #1
20004c44:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004c48:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004c4c:	19db      	adds	r3, r3, r7
20004c4e:	2a07      	cmp	r2, #7
20004c50:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004c54:	f300 858a 	bgt.w	2000576c <_vfprintf_r+0xf74>
20004c58:	3408      	adds	r4, #8
20004c5a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004c5e:	b19b      	cbz	r3, 20004c88 <_vfprintf_r+0x490>
20004c60:	2301      	movs	r3, #1
20004c62:	6063      	str	r3, [r4, #4]
20004c64:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c68:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004c6c:	3207      	adds	r2, #7
20004c6e:	6022      	str	r2, [r4, #0]
20004c70:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c74:	3301      	adds	r3, #1
20004c76:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c7a:	3201      	adds	r2, #1
20004c7c:	2b07      	cmp	r3, #7
20004c7e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c82:	f300 84b6 	bgt.w	200055f2 <_vfprintf_r+0xdfa>
20004c86:	3408      	adds	r4, #8
20004c88:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004c8a:	b19b      	cbz	r3, 20004cb4 <_vfprintf_r+0x4bc>
20004c8c:	2302      	movs	r3, #2
20004c8e:	6063      	str	r3, [r4, #4]
20004c90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c94:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004c98:	3204      	adds	r2, #4
20004c9a:	6022      	str	r2, [r4, #0]
20004c9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ca0:	3301      	adds	r3, #1
20004ca2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ca6:	3202      	adds	r2, #2
20004ca8:	2b07      	cmp	r3, #7
20004caa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004cae:	f300 84af 	bgt.w	20005610 <_vfprintf_r+0xe18>
20004cb2:	3408      	adds	r4, #8
20004cb4:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004cb8:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004cbc:	f000 8376 	beq.w	200053ac <_vfprintf_r+0xbb4>
20004cc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004cc2:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004cc4:	1a9f      	subs	r7, r3, r2
20004cc6:	2f00      	cmp	r7, #0
20004cc8:	dd43      	ble.n	20004d52 <_vfprintf_r+0x55a>
20004cca:	2f10      	cmp	r7, #16
20004ccc:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 2000585c <_vfprintf_r+0x1064>
20004cd0:	dd2e      	ble.n	20004d30 <_vfprintf_r+0x538>
20004cd2:	4643      	mov	r3, r8
20004cd4:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004cd8:	46a8      	mov	r8, r5
20004cda:	f04f 0a10 	mov.w	sl, #16
20004cde:	f10b 0b0c 	add.w	fp, fp, #12
20004ce2:	461d      	mov	r5, r3
20004ce4:	e002      	b.n	20004cec <_vfprintf_r+0x4f4>
20004ce6:	3f10      	subs	r7, #16
20004ce8:	2f10      	cmp	r7, #16
20004cea:	dd1e      	ble.n	20004d2a <_vfprintf_r+0x532>
20004cec:	f8c4 a004 	str.w	sl, [r4, #4]
20004cf0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004cf4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004cf8:	3301      	adds	r3, #1
20004cfa:	6025      	str	r5, [r4, #0]
20004cfc:	3210      	adds	r2, #16
20004cfe:	2b07      	cmp	r3, #7
20004d00:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d04:	f104 0408 	add.w	r4, r4, #8
20004d08:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d0c:	ddeb      	ble.n	20004ce6 <_vfprintf_r+0x4ee>
20004d0e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d12:	4648      	mov	r0, r9
20004d14:	4631      	mov	r1, r6
20004d16:	465a      	mov	r2, fp
20004d18:	3404      	adds	r4, #4
20004d1a:	f7ff fd5f 	bl	200047dc <__sprint_r>
20004d1e:	2800      	cmp	r0, #0
20004d20:	f47f ae8a 	bne.w	20004a38 <_vfprintf_r+0x240>
20004d24:	3f10      	subs	r7, #16
20004d26:	2f10      	cmp	r7, #16
20004d28:	dce0      	bgt.n	20004cec <_vfprintf_r+0x4f4>
20004d2a:	462b      	mov	r3, r5
20004d2c:	4645      	mov	r5, r8
20004d2e:	4698      	mov	r8, r3
20004d30:	6067      	str	r7, [r4, #4]
20004d32:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d36:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d3a:	3301      	adds	r3, #1
20004d3c:	f8c4 8000 	str.w	r8, [r4]
20004d40:	19d2      	adds	r2, r2, r7
20004d42:	2b07      	cmp	r3, #7
20004d44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d4c:	f300 8442 	bgt.w	200055d4 <_vfprintf_r+0xddc>
20004d50:	3408      	adds	r4, #8
20004d52:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004d56:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004d5a:	f040 829d 	bne.w	20005298 <_vfprintf_r+0xaa0>
20004d5e:	9810      	ldr	r0, [sp, #64]	; 0x40
20004d60:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004d62:	6060      	str	r0, [r4, #4]
20004d64:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d68:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d6c:	3301      	adds	r3, #1
20004d6e:	6021      	str	r1, [r4, #0]
20004d70:	1812      	adds	r2, r2, r0
20004d72:	2b07      	cmp	r3, #7
20004d74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d78:	bfd8      	it	le
20004d7a:	f104 0308 	addle.w	r3, r4, #8
20004d7e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d82:	f300 839b 	bgt.w	200054bc <_vfprintf_r+0xcc4>
20004d86:	990a      	ldr	r1, [sp, #40]	; 0x28
20004d88:	f011 0f04 	tst.w	r1, #4
20004d8c:	d055      	beq.n	20004e3a <_vfprintf_r+0x642>
20004d8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004d90:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004d94:	ebcc 0702 	rsb	r7, ip, r2
20004d98:	2f00      	cmp	r7, #0
20004d9a:	dd4e      	ble.n	20004e3a <_vfprintf_r+0x642>
20004d9c:	2f10      	cmp	r7, #16
20004d9e:	f24a 58c0 	movw	r8, #42432	; 0xa5c0
20004da2:	bfd8      	it	le
20004da4:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004da8:	dd2e      	ble.n	20004e08 <_vfprintf_r+0x610>
20004daa:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004dae:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004db2:	4642      	mov	r2, r8
20004db4:	2410      	movs	r4, #16
20004db6:	46a8      	mov	r8, r5
20004db8:	f10a 0a0c 	add.w	sl, sl, #12
20004dbc:	4615      	mov	r5, r2
20004dbe:	e002      	b.n	20004dc6 <_vfprintf_r+0x5ce>
20004dc0:	3f10      	subs	r7, #16
20004dc2:	2f10      	cmp	r7, #16
20004dc4:	dd1d      	ble.n	20004e02 <_vfprintf_r+0x60a>
20004dc6:	605c      	str	r4, [r3, #4]
20004dc8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004dcc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004dd0:	3201      	adds	r2, #1
20004dd2:	601d      	str	r5, [r3, #0]
20004dd4:	3110      	adds	r1, #16
20004dd6:	2a07      	cmp	r2, #7
20004dd8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ddc:	f103 0308 	add.w	r3, r3, #8
20004de0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004de4:	ddec      	ble.n	20004dc0 <_vfprintf_r+0x5c8>
20004de6:	4648      	mov	r0, r9
20004de8:	4631      	mov	r1, r6
20004dea:	4652      	mov	r2, sl
20004dec:	f7ff fcf6 	bl	200047dc <__sprint_r>
20004df0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004df4:	3304      	adds	r3, #4
20004df6:	2800      	cmp	r0, #0
20004df8:	f47f ae1e 	bne.w	20004a38 <_vfprintf_r+0x240>
20004dfc:	3f10      	subs	r7, #16
20004dfe:	2f10      	cmp	r7, #16
20004e00:	dce1      	bgt.n	20004dc6 <_vfprintf_r+0x5ce>
20004e02:	462a      	mov	r2, r5
20004e04:	4645      	mov	r5, r8
20004e06:	4690      	mov	r8, r2
20004e08:	605f      	str	r7, [r3, #4]
20004e0a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e0e:	f8c3 8000 	str.w	r8, [r3]
20004e12:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004e16:	3201      	adds	r2, #1
20004e18:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e1c:	18fb      	adds	r3, r7, r3
20004e1e:	2a07      	cmp	r2, #7
20004e20:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004e24:	dd0b      	ble.n	20004e3e <_vfprintf_r+0x646>
20004e26:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e2a:	4648      	mov	r0, r9
20004e2c:	4631      	mov	r1, r6
20004e2e:	320c      	adds	r2, #12
20004e30:	f7ff fcd4 	bl	200047dc <__sprint_r>
20004e34:	2800      	cmp	r0, #0
20004e36:	f47f adff 	bne.w	20004a38 <_vfprintf_r+0x240>
20004e3a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004e3e:	9811      	ldr	r0, [sp, #68]	; 0x44
20004e40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004e42:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004e44:	428a      	cmp	r2, r1
20004e46:	bfac      	ite	ge
20004e48:	1880      	addge	r0, r0, r2
20004e4a:	1840      	addlt	r0, r0, r1
20004e4c:	9011      	str	r0, [sp, #68]	; 0x44
20004e4e:	2b00      	cmp	r3, #0
20004e50:	f040 8342 	bne.w	200054d8 <_vfprintf_r+0xce0>
20004e54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e58:	2300      	movs	r3, #0
20004e5a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004e5e:	3404      	adds	r4, #4
20004e60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e64:	e530      	b.n	200048c8 <_vfprintf_r+0xd0>
20004e66:	9216      	str	r2, [sp, #88]	; 0x58
20004e68:	2a00      	cmp	r2, #0
20004e6a:	f43f addd 	beq.w	20004a28 <_vfprintf_r+0x230>
20004e6e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004e72:	2301      	movs	r3, #1
20004e74:	f04f 0c00 	mov.w	ip, #0
20004e78:	3004      	adds	r0, #4
20004e7a:	930c      	str	r3, [sp, #48]	; 0x30
20004e7c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004e80:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004e84:	9013      	str	r0, [sp, #76]	; 0x4c
20004e86:	9310      	str	r3, [sp, #64]	; 0x40
20004e88:	2100      	movs	r1, #0
20004e8a:	9117      	str	r1, [sp, #92]	; 0x5c
20004e8c:	e687      	b.n	20004b9e <_vfprintf_r+0x3a6>
20004e8e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004e92:	2b00      	cmp	r3, #0
20004e94:	f040 852b 	bne.w	200058ee <_vfprintf_r+0x10f6>
20004e98:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e9a:	462b      	mov	r3, r5
20004e9c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004ea0:	782a      	ldrb	r2, [r5, #0]
20004ea2:	910b      	str	r1, [sp, #44]	; 0x2c
20004ea4:	e553      	b.n	2000494e <_vfprintf_r+0x156>
20004ea6:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004eaa:	f043 0301 	orr.w	r3, r3, #1
20004eae:	930a      	str	r3, [sp, #40]	; 0x28
20004eb0:	462b      	mov	r3, r5
20004eb2:	782a      	ldrb	r2, [r5, #0]
20004eb4:	910b      	str	r1, [sp, #44]	; 0x2c
20004eb6:	e54a      	b.n	2000494e <_vfprintf_r+0x156>
20004eb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004eba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004ebc:	6809      	ldr	r1, [r1, #0]
20004ebe:	910f      	str	r1, [sp, #60]	; 0x3c
20004ec0:	1d11      	adds	r1, r2, #4
20004ec2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004ec4:	2b00      	cmp	r3, #0
20004ec6:	f2c0 8780 	blt.w	20005dca <_vfprintf_r+0x15d2>
20004eca:	782a      	ldrb	r2, [r5, #0]
20004ecc:	462b      	mov	r3, r5
20004ece:	910b      	str	r1, [sp, #44]	; 0x2c
20004ed0:	e53d      	b.n	2000494e <_vfprintf_r+0x156>
20004ed2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ed4:	462b      	mov	r3, r5
20004ed6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004eda:	782a      	ldrb	r2, [r5, #0]
20004edc:	910b      	str	r1, [sp, #44]	; 0x2c
20004ede:	e536      	b.n	2000494e <_vfprintf_r+0x156>
20004ee0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ee4:	f043 0304 	orr.w	r3, r3, #4
20004ee8:	930a      	str	r3, [sp, #40]	; 0x28
20004eea:	462b      	mov	r3, r5
20004eec:	782a      	ldrb	r2, [r5, #0]
20004eee:	910b      	str	r1, [sp, #44]	; 0x2c
20004ef0:	e52d      	b.n	2000494e <_vfprintf_r+0x156>
20004ef2:	462b      	mov	r3, r5
20004ef4:	f813 2b01 	ldrb.w	r2, [r3], #1
20004ef8:	2a2a      	cmp	r2, #42	; 0x2a
20004efa:	f001 80cd 	beq.w	20006098 <_vfprintf_r+0x18a0>
20004efe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004f02:	2909      	cmp	r1, #9
20004f04:	f201 8037 	bhi.w	20005f76 <_vfprintf_r+0x177e>
20004f08:	3502      	adds	r5, #2
20004f0a:	2700      	movs	r7, #0
20004f0c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004f10:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004f14:	462b      	mov	r3, r5
20004f16:	3501      	adds	r5, #1
20004f18:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004f1c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004f20:	2909      	cmp	r1, #9
20004f22:	d9f3      	bls.n	20004f0c <_vfprintf_r+0x714>
20004f24:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20004f28:	461d      	mov	r5, r3
20004f2a:	e511      	b.n	20004950 <_vfprintf_r+0x158>
20004f2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f2e:	462b      	mov	r3, r5
20004f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004f32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004f36:	920a      	str	r2, [sp, #40]	; 0x28
20004f38:	782a      	ldrb	r2, [r5, #0]
20004f3a:	910b      	str	r1, [sp, #44]	; 0x2c
20004f3c:	e507      	b.n	2000494e <_vfprintf_r+0x156>
20004f3e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004f42:	f04f 0800 	mov.w	r8, #0
20004f46:	462b      	mov	r3, r5
20004f48:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004f4c:	f813 2b01 	ldrb.w	r2, [r3], #1
20004f50:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004f54:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004f58:	461d      	mov	r5, r3
20004f5a:	2909      	cmp	r1, #9
20004f5c:	d9f3      	bls.n	20004f46 <_vfprintf_r+0x74e>
20004f5e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004f62:	461d      	mov	r5, r3
20004f64:	e4f4      	b.n	20004950 <_vfprintf_r+0x158>
20004f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f68:	9216      	str	r2, [sp, #88]	; 0x58
20004f6a:	f043 0310 	orr.w	r3, r3, #16
20004f6e:	930a      	str	r3, [sp, #40]	; 0x28
20004f70:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004f74:	f01c 0f20 	tst.w	ip, #32
20004f78:	f000 815d 	beq.w	20005236 <_vfprintf_r+0xa3e>
20004f7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f7e:	1dc3      	adds	r3, r0, #7
20004f80:	f023 0307 	bic.w	r3, r3, #7
20004f84:	f103 0108 	add.w	r1, r3, #8
20004f88:	910b      	str	r1, [sp, #44]	; 0x2c
20004f8a:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004f8e:	f1ba 0f00 	cmp.w	sl, #0
20004f92:	f17b 0200 	sbcs.w	r2, fp, #0
20004f96:	f2c0 849b 	blt.w	200058d0 <_vfprintf_r+0x10d8>
20004f9a:	ea5a 030b 	orrs.w	r3, sl, fp
20004f9e:	f04f 0301 	mov.w	r3, #1
20004fa2:	bf0c      	ite	eq
20004fa4:	2200      	moveq	r2, #0
20004fa6:	2201      	movne	r2, #1
20004fa8:	e5bc      	b.n	20004b24 <_vfprintf_r+0x32c>
20004faa:	980a      	ldr	r0, [sp, #40]	; 0x28
20004fac:	9216      	str	r2, [sp, #88]	; 0x58
20004fae:	f010 0f08 	tst.w	r0, #8
20004fb2:	f000 84ed 	beq.w	20005990 <_vfprintf_r+0x1198>
20004fb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fb8:	1dcb      	adds	r3, r1, #7
20004fba:	f023 0307 	bic.w	r3, r3, #7
20004fbe:	f103 0208 	add.w	r2, r3, #8
20004fc2:	920b      	str	r2, [sp, #44]	; 0x2c
20004fc4:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004fc8:	f8d3 a000 	ldr.w	sl, [r3]
20004fcc:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004fd0:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004fd4:	4650      	mov	r0, sl
20004fd6:	4641      	mov	r1, r8
20004fd8:	f003 fe48 	bl	20008c6c <__isinfd>
20004fdc:	4683      	mov	fp, r0
20004fde:	2800      	cmp	r0, #0
20004fe0:	f000 8599 	beq.w	20005b16 <_vfprintf_r+0x131e>
20004fe4:	4650      	mov	r0, sl
20004fe6:	2200      	movs	r2, #0
20004fe8:	2300      	movs	r3, #0
20004fea:	4641      	mov	r1, r8
20004fec:	f004 fe2c 	bl	20009c48 <__aeabi_dcmplt>
20004ff0:	2800      	cmp	r0, #0
20004ff2:	f040 850b 	bne.w	20005a0c <_vfprintf_r+0x1214>
20004ff6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004ffa:	f24a 51f8 	movw	r1, #42488	; 0xa5f8
20004ffe:	f24a 52f4 	movw	r2, #42484	; 0xa5f4
20005002:	9816      	ldr	r0, [sp, #88]	; 0x58
20005004:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005008:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000500c:	f04f 0c03 	mov.w	ip, #3
20005010:	2847      	cmp	r0, #71	; 0x47
20005012:	bfd8      	it	le
20005014:	4611      	movle	r1, r2
20005016:	9113      	str	r1, [sp, #76]	; 0x4c
20005018:	990a      	ldr	r1, [sp, #40]	; 0x28
2000501a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000501e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20005022:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005026:	910a      	str	r1, [sp, #40]	; 0x28
20005028:	f04f 0c00 	mov.w	ip, #0
2000502c:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005030:	e5b1      	b.n	20004b96 <_vfprintf_r+0x39e>
20005032:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005036:	f043 0308 	orr.w	r3, r3, #8
2000503a:	930a      	str	r3, [sp, #40]	; 0x28
2000503c:	462b      	mov	r3, r5
2000503e:	782a      	ldrb	r2, [r5, #0]
20005040:	910b      	str	r1, [sp, #44]	; 0x2c
20005042:	e484      	b.n	2000494e <_vfprintf_r+0x156>
20005044:	990a      	ldr	r1, [sp, #40]	; 0x28
20005046:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000504a:	910a      	str	r1, [sp, #40]	; 0x28
2000504c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000504e:	e73c      	b.n	20004eca <_vfprintf_r+0x6d2>
20005050:	782a      	ldrb	r2, [r5, #0]
20005052:	2a6c      	cmp	r2, #108	; 0x6c
20005054:	f000 8555 	beq.w	20005b02 <_vfprintf_r+0x130a>
20005058:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000505a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000505c:	910b      	str	r1, [sp, #44]	; 0x2c
2000505e:	f043 0310 	orr.w	r3, r3, #16
20005062:	930a      	str	r3, [sp, #40]	; 0x28
20005064:	462b      	mov	r3, r5
20005066:	e472      	b.n	2000494e <_vfprintf_r+0x156>
20005068:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000506a:	f012 0f20 	tst.w	r2, #32
2000506e:	f000 8482 	beq.w	20005976 <_vfprintf_r+0x117e>
20005072:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005074:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005076:	6803      	ldr	r3, [r0, #0]
20005078:	4610      	mov	r0, r2
2000507a:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000507e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005080:	e9c3 0100 	strd	r0, r1, [r3]
20005084:	f102 0a04 	add.w	sl, r2, #4
20005088:	e41e      	b.n	200048c8 <_vfprintf_r+0xd0>
2000508a:	9216      	str	r2, [sp, #88]	; 0x58
2000508c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000508e:	f012 0320 	ands.w	r3, r2, #32
20005092:	f000 80ef 	beq.w	20005274 <_vfprintf_r+0xa7c>
20005096:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005098:	1dda      	adds	r2, r3, #7
2000509a:	2300      	movs	r3, #0
2000509c:	f022 0207 	bic.w	r2, r2, #7
200050a0:	f102 0c08 	add.w	ip, r2, #8
200050a4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200050a8:	e9d2 ab00 	ldrd	sl, fp, [r2]
200050ac:	ea5a 000b 	orrs.w	r0, sl, fp
200050b0:	bf0c      	ite	eq
200050b2:	2200      	moveq	r2, #0
200050b4:	2201      	movne	r2, #1
200050b6:	e531      	b.n	20004b1c <_vfprintf_r+0x324>
200050b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200050ba:	2178      	movs	r1, #120	; 0x78
200050bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200050c0:	9116      	str	r1, [sp, #88]	; 0x58
200050c2:	6803      	ldr	r3, [r0, #0]
200050c4:	f24a 6004 	movw	r0, #42500	; 0xa604
200050c8:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200050cc:	2130      	movs	r1, #48	; 0x30
200050ce:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200050d2:	f04c 0c02 	orr.w	ip, ip, #2
200050d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050d8:	1e1a      	subs	r2, r3, #0
200050da:	bf18      	it	ne
200050dc:	2201      	movne	r2, #1
200050de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200050e2:	469a      	mov	sl, r3
200050e4:	f04f 0b00 	mov.w	fp, #0
200050e8:	3104      	adds	r1, #4
200050ea:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200050ee:	9019      	str	r0, [sp, #100]	; 0x64
200050f0:	2302      	movs	r3, #2
200050f2:	910b      	str	r1, [sp, #44]	; 0x2c
200050f4:	e512      	b.n	20004b1c <_vfprintf_r+0x324>
200050f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200050f8:	9216      	str	r2, [sp, #88]	; 0x58
200050fa:	f04f 0200 	mov.w	r2, #0
200050fe:	1d18      	adds	r0, r3, #4
20005100:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20005104:	681b      	ldr	r3, [r3, #0]
20005106:	900b      	str	r0, [sp, #44]	; 0x2c
20005108:	9313      	str	r3, [sp, #76]	; 0x4c
2000510a:	2b00      	cmp	r3, #0
2000510c:	f000 86c6 	beq.w	20005e9c <_vfprintf_r+0x16a4>
20005110:	2f00      	cmp	r7, #0
20005112:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005114:	f2c0 868f 	blt.w	20005e36 <_vfprintf_r+0x163e>
20005118:	2100      	movs	r1, #0
2000511a:	463a      	mov	r2, r7
2000511c:	f002 fdc2 	bl	20007ca4 <memchr>
20005120:	4603      	mov	r3, r0
20005122:	2800      	cmp	r0, #0
20005124:	f000 86f5 	beq.w	20005f12 <_vfprintf_r+0x171a>
20005128:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000512a:	1a1b      	subs	r3, r3, r0
2000512c:	9310      	str	r3, [sp, #64]	; 0x40
2000512e:	42bb      	cmp	r3, r7
20005130:	f340 85be 	ble.w	20005cb0 <_vfprintf_r+0x14b8>
20005134:	9710      	str	r7, [sp, #64]	; 0x40
20005136:	2100      	movs	r1, #0
20005138:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000513c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005140:	970c      	str	r7, [sp, #48]	; 0x30
20005142:	9117      	str	r1, [sp, #92]	; 0x5c
20005144:	e527      	b.n	20004b96 <_vfprintf_r+0x39e>
20005146:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000514a:	9216      	str	r2, [sp, #88]	; 0x58
2000514c:	f01c 0f20 	tst.w	ip, #32
20005150:	d023      	beq.n	2000519a <_vfprintf_r+0x9a2>
20005152:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005154:	2301      	movs	r3, #1
20005156:	1dc2      	adds	r2, r0, #7
20005158:	f022 0207 	bic.w	r2, r2, #7
2000515c:	f102 0108 	add.w	r1, r2, #8
20005160:	910b      	str	r1, [sp, #44]	; 0x2c
20005162:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005166:	ea5a 020b 	orrs.w	r2, sl, fp
2000516a:	bf0c      	ite	eq
2000516c:	2200      	moveq	r2, #0
2000516e:	2201      	movne	r2, #1
20005170:	e4d4      	b.n	20004b1c <_vfprintf_r+0x324>
20005172:	990a      	ldr	r1, [sp, #40]	; 0x28
20005174:	462b      	mov	r3, r5
20005176:	f041 0120 	orr.w	r1, r1, #32
2000517a:	910a      	str	r1, [sp, #40]	; 0x28
2000517c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000517e:	782a      	ldrb	r2, [r5, #0]
20005180:	910b      	str	r1, [sp, #44]	; 0x2c
20005182:	f7ff bbe4 	b.w	2000494e <_vfprintf_r+0x156>
20005186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005188:	9216      	str	r2, [sp, #88]	; 0x58
2000518a:	f043 0310 	orr.w	r3, r3, #16
2000518e:	930a      	str	r3, [sp, #40]	; 0x28
20005190:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005194:	f01c 0f20 	tst.w	ip, #32
20005198:	d1db      	bne.n	20005152 <_vfprintf_r+0x95a>
2000519a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000519c:	f013 0f10 	tst.w	r3, #16
200051a0:	f000 83d5 	beq.w	2000594e <_vfprintf_r+0x1156>
200051a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200051a6:	2301      	movs	r3, #1
200051a8:	1d02      	adds	r2, r0, #4
200051aa:	920b      	str	r2, [sp, #44]	; 0x2c
200051ac:	6801      	ldr	r1, [r0, #0]
200051ae:	1e0a      	subs	r2, r1, #0
200051b0:	bf18      	it	ne
200051b2:	2201      	movne	r2, #1
200051b4:	468a      	mov	sl, r1
200051b6:	f04f 0b00 	mov.w	fp, #0
200051ba:	e4af      	b.n	20004b1c <_vfprintf_r+0x324>
200051bc:	980a      	ldr	r0, [sp, #40]	; 0x28
200051be:	9216      	str	r2, [sp, #88]	; 0x58
200051c0:	f24a 52e0 	movw	r2, #42464	; 0xa5e0
200051c4:	f010 0f20 	tst.w	r0, #32
200051c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200051cc:	9219      	str	r2, [sp, #100]	; 0x64
200051ce:	f47f ac92 	bne.w	20004af6 <_vfprintf_r+0x2fe>
200051d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200051d4:	f013 0f10 	tst.w	r3, #16
200051d8:	f040 831a 	bne.w	20005810 <_vfprintf_r+0x1018>
200051dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200051de:	f012 0f40 	tst.w	r2, #64	; 0x40
200051e2:	f000 8315 	beq.w	20005810 <_vfprintf_r+0x1018>
200051e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200051e8:	f103 0c04 	add.w	ip, r3, #4
200051ec:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200051f0:	f8b3 a000 	ldrh.w	sl, [r3]
200051f4:	46d2      	mov	sl, sl
200051f6:	f04f 0b00 	mov.w	fp, #0
200051fa:	e485      	b.n	20004b08 <_vfprintf_r+0x310>
200051fc:	9216      	str	r2, [sp, #88]	; 0x58
200051fe:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20005202:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005204:	f04f 0c01 	mov.w	ip, #1
20005208:	f04f 0000 	mov.w	r0, #0
2000520c:	3104      	adds	r1, #4
2000520e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005212:	6813      	ldr	r3, [r2, #0]
20005214:	3204      	adds	r2, #4
20005216:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000521a:	920b      	str	r2, [sp, #44]	; 0x2c
2000521c:	9113      	str	r1, [sp, #76]	; 0x4c
2000521e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005222:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20005226:	e62f      	b.n	20004e88 <_vfprintf_r+0x690>
20005228:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000522c:	9216      	str	r2, [sp, #88]	; 0x58
2000522e:	f01c 0f20 	tst.w	ip, #32
20005232:	f47f aea3 	bne.w	20004f7c <_vfprintf_r+0x784>
20005236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005238:	f012 0f10 	tst.w	r2, #16
2000523c:	f040 82f1 	bne.w	20005822 <_vfprintf_r+0x102a>
20005240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005242:	f012 0f40 	tst.w	r2, #64	; 0x40
20005246:	f000 82ec 	beq.w	20005822 <_vfprintf_r+0x102a>
2000524a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000524c:	f103 0c04 	add.w	ip, r3, #4
20005250:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005254:	f9b3 a000 	ldrsh.w	sl, [r3]
20005258:	46d2      	mov	sl, sl
2000525a:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000525e:	e696      	b.n	20004f8e <_vfprintf_r+0x796>
20005260:	990a      	ldr	r1, [sp, #40]	; 0x28
20005262:	9216      	str	r2, [sp, #88]	; 0x58
20005264:	f041 0110 	orr.w	r1, r1, #16
20005268:	910a      	str	r1, [sp, #40]	; 0x28
2000526a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000526c:	f012 0320 	ands.w	r3, r2, #32
20005270:	f47f af11 	bne.w	20005096 <_vfprintf_r+0x89e>
20005274:	990a      	ldr	r1, [sp, #40]	; 0x28
20005276:	f011 0210 	ands.w	r2, r1, #16
2000527a:	f000 8354 	beq.w	20005926 <_vfprintf_r+0x112e>
2000527e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005280:	f102 0c04 	add.w	ip, r2, #4
20005284:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005288:	6811      	ldr	r1, [r2, #0]
2000528a:	1e0a      	subs	r2, r1, #0
2000528c:	bf18      	it	ne
2000528e:	2201      	movne	r2, #1
20005290:	468a      	mov	sl, r1
20005292:	f04f 0b00 	mov.w	fp, #0
20005296:	e441      	b.n	20004b1c <_vfprintf_r+0x324>
20005298:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000529a:	2a65      	cmp	r2, #101	; 0x65
2000529c:	f340 8128 	ble.w	200054f0 <_vfprintf_r+0xcf8>
200052a0:	9812      	ldr	r0, [sp, #72]	; 0x48
200052a2:	2200      	movs	r2, #0
200052a4:	2300      	movs	r3, #0
200052a6:	991b      	ldr	r1, [sp, #108]	; 0x6c
200052a8:	f004 fcc4 	bl	20009c34 <__aeabi_dcmpeq>
200052ac:	2800      	cmp	r0, #0
200052ae:	f000 81be 	beq.w	2000562e <_vfprintf_r+0xe36>
200052b2:	2301      	movs	r3, #1
200052b4:	6063      	str	r3, [r4, #4]
200052b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200052ba:	f24a 6320 	movw	r3, #42528	; 0xa620
200052be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200052c2:	6023      	str	r3, [r4, #0]
200052c4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200052c8:	3201      	adds	r2, #1
200052ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200052ce:	3301      	adds	r3, #1
200052d0:	2a07      	cmp	r2, #7
200052d2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200052d6:	bfd8      	it	le
200052d8:	f104 0308 	addle.w	r3, r4, #8
200052dc:	f300 839b 	bgt.w	20005a16 <_vfprintf_r+0x121e>
200052e0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200052e4:	981a      	ldr	r0, [sp, #104]	; 0x68
200052e6:	4282      	cmp	r2, r0
200052e8:	db04      	blt.n	200052f4 <_vfprintf_r+0xafc>
200052ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200052ec:	f011 0f01 	tst.w	r1, #1
200052f0:	f43f ad49 	beq.w	20004d86 <_vfprintf_r+0x58e>
200052f4:	2201      	movs	r2, #1
200052f6:	605a      	str	r2, [r3, #4]
200052f8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200052fc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005300:	3201      	adds	r2, #1
20005302:	981d      	ldr	r0, [sp, #116]	; 0x74
20005304:	3101      	adds	r1, #1
20005306:	2a07      	cmp	r2, #7
20005308:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000530c:	6018      	str	r0, [r3, #0]
2000530e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005312:	f300 855f 	bgt.w	20005dd4 <_vfprintf_r+0x15dc>
20005316:	3308      	adds	r3, #8
20005318:	991a      	ldr	r1, [sp, #104]	; 0x68
2000531a:	1e4f      	subs	r7, r1, #1
2000531c:	2f00      	cmp	r7, #0
2000531e:	f77f ad32 	ble.w	20004d86 <_vfprintf_r+0x58e>
20005322:	2f10      	cmp	r7, #16
20005324:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 2000585c <_vfprintf_r+0x1064>
20005328:	f340 82ea 	ble.w	20005900 <_vfprintf_r+0x1108>
2000532c:	4642      	mov	r2, r8
2000532e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005332:	46a8      	mov	r8, r5
20005334:	2410      	movs	r4, #16
20005336:	f10a 0a0c 	add.w	sl, sl, #12
2000533a:	4615      	mov	r5, r2
2000533c:	e003      	b.n	20005346 <_vfprintf_r+0xb4e>
2000533e:	3f10      	subs	r7, #16
20005340:	2f10      	cmp	r7, #16
20005342:	f340 82da 	ble.w	200058fa <_vfprintf_r+0x1102>
20005346:	605c      	str	r4, [r3, #4]
20005348:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000534c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005350:	3201      	adds	r2, #1
20005352:	601d      	str	r5, [r3, #0]
20005354:	3110      	adds	r1, #16
20005356:	2a07      	cmp	r2, #7
20005358:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000535c:	f103 0308 	add.w	r3, r3, #8
20005360:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005364:	ddeb      	ble.n	2000533e <_vfprintf_r+0xb46>
20005366:	4648      	mov	r0, r9
20005368:	4631      	mov	r1, r6
2000536a:	4652      	mov	r2, sl
2000536c:	f7ff fa36 	bl	200047dc <__sprint_r>
20005370:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005374:	3304      	adds	r3, #4
20005376:	2800      	cmp	r0, #0
20005378:	d0e1      	beq.n	2000533e <_vfprintf_r+0xb46>
2000537a:	f7ff bb5d 	b.w	20004a38 <_vfprintf_r+0x240>
2000537e:	b97b      	cbnz	r3, 200053a0 <_vfprintf_r+0xba8>
20005380:	990a      	ldr	r1, [sp, #40]	; 0x28
20005382:	f011 0f01 	tst.w	r1, #1
20005386:	d00b      	beq.n	200053a0 <_vfprintf_r+0xba8>
20005388:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
2000538c:	2330      	movs	r3, #48	; 0x30
2000538e:	3204      	adds	r2, #4
20005390:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20005394:	3227      	adds	r2, #39	; 0x27
20005396:	2301      	movs	r3, #1
20005398:	9213      	str	r2, [sp, #76]	; 0x4c
2000539a:	9310      	str	r3, [sp, #64]	; 0x40
2000539c:	f7ff bbf3 	b.w	20004b86 <_vfprintf_r+0x38e>
200053a0:	9818      	ldr	r0, [sp, #96]	; 0x60
200053a2:	2100      	movs	r1, #0
200053a4:	9110      	str	r1, [sp, #64]	; 0x40
200053a6:	9013      	str	r0, [sp, #76]	; 0x4c
200053a8:	f7ff bbed 	b.w	20004b86 <_vfprintf_r+0x38e>
200053ac:	980f      	ldr	r0, [sp, #60]	; 0x3c
200053ae:	990c      	ldr	r1, [sp, #48]	; 0x30
200053b0:	1a47      	subs	r7, r0, r1
200053b2:	2f00      	cmp	r7, #0
200053b4:	f77f ac84 	ble.w	20004cc0 <_vfprintf_r+0x4c8>
200053b8:	2f10      	cmp	r7, #16
200053ba:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 2000585c <_vfprintf_r+0x1064>
200053be:	dd2e      	ble.n	2000541e <_vfprintf_r+0xc26>
200053c0:	4643      	mov	r3, r8
200053c2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200053c6:	46a8      	mov	r8, r5
200053c8:	f04f 0a10 	mov.w	sl, #16
200053cc:	f10b 0b0c 	add.w	fp, fp, #12
200053d0:	461d      	mov	r5, r3
200053d2:	e002      	b.n	200053da <_vfprintf_r+0xbe2>
200053d4:	3f10      	subs	r7, #16
200053d6:	2f10      	cmp	r7, #16
200053d8:	dd1e      	ble.n	20005418 <_vfprintf_r+0xc20>
200053da:	f8c4 a004 	str.w	sl, [r4, #4]
200053de:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200053e2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200053e6:	3301      	adds	r3, #1
200053e8:	6025      	str	r5, [r4, #0]
200053ea:	3210      	adds	r2, #16
200053ec:	2b07      	cmp	r3, #7
200053ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200053f2:	f104 0408 	add.w	r4, r4, #8
200053f6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200053fa:	ddeb      	ble.n	200053d4 <_vfprintf_r+0xbdc>
200053fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005400:	4648      	mov	r0, r9
20005402:	4631      	mov	r1, r6
20005404:	465a      	mov	r2, fp
20005406:	3404      	adds	r4, #4
20005408:	f7ff f9e8 	bl	200047dc <__sprint_r>
2000540c:	2800      	cmp	r0, #0
2000540e:	f47f ab13 	bne.w	20004a38 <_vfprintf_r+0x240>
20005412:	3f10      	subs	r7, #16
20005414:	2f10      	cmp	r7, #16
20005416:	dce0      	bgt.n	200053da <_vfprintf_r+0xbe2>
20005418:	462b      	mov	r3, r5
2000541a:	4645      	mov	r5, r8
2000541c:	4698      	mov	r8, r3
2000541e:	6067      	str	r7, [r4, #4]
20005420:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005424:	f8c4 8000 	str.w	r8, [r4]
20005428:	1c5a      	adds	r2, r3, #1
2000542a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000542e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005432:	19db      	adds	r3, r3, r7
20005434:	2a07      	cmp	r2, #7
20005436:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000543a:	f300 823a 	bgt.w	200058b2 <_vfprintf_r+0x10ba>
2000543e:	3408      	adds	r4, #8
20005440:	e43e      	b.n	20004cc0 <_vfprintf_r+0x4c8>
20005442:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005444:	6063      	str	r3, [r4, #4]
20005446:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000544a:	6021      	str	r1, [r4, #0]
2000544c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005450:	3201      	adds	r2, #1
20005452:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005456:	18cb      	adds	r3, r1, r3
20005458:	2a07      	cmp	r2, #7
2000545a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000545e:	f300 8549 	bgt.w	20005ef4 <_vfprintf_r+0x16fc>
20005462:	3408      	adds	r4, #8
20005464:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20005466:	2301      	movs	r3, #1
20005468:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000546c:	6063      	str	r3, [r4, #4]
2000546e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005472:	6022      	str	r2, [r4, #0]
20005474:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005478:	3301      	adds	r3, #1
2000547a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000547e:	3201      	adds	r2, #1
20005480:	2b07      	cmp	r3, #7
20005482:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005486:	bfd8      	it	le
20005488:	f104 0308 	addle.w	r3, r4, #8
2000548c:	f300 8523 	bgt.w	20005ed6 <_vfprintf_r+0x16de>
20005490:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005492:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005496:	19c7      	adds	r7, r0, r7
20005498:	981a      	ldr	r0, [sp, #104]	; 0x68
2000549a:	601f      	str	r7, [r3, #0]
2000549c:	1a81      	subs	r1, r0, r2
2000549e:	6059      	str	r1, [r3, #4]
200054a0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200054a4:	1a8a      	subs	r2, r1, r2
200054a6:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200054aa:	1812      	adds	r2, r2, r0
200054ac:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200054b0:	3101      	adds	r1, #1
200054b2:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200054b6:	2907      	cmp	r1, #7
200054b8:	f340 8232 	ble.w	20005920 <_vfprintf_r+0x1128>
200054bc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054c0:	4648      	mov	r0, r9
200054c2:	4631      	mov	r1, r6
200054c4:	320c      	adds	r2, #12
200054c6:	f7ff f989 	bl	200047dc <__sprint_r>
200054ca:	2800      	cmp	r0, #0
200054cc:	f47f aab4 	bne.w	20004a38 <_vfprintf_r+0x240>
200054d0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054d4:	3304      	adds	r3, #4
200054d6:	e456      	b.n	20004d86 <_vfprintf_r+0x58e>
200054d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054dc:	4648      	mov	r0, r9
200054de:	4631      	mov	r1, r6
200054e0:	320c      	adds	r2, #12
200054e2:	f7ff f97b 	bl	200047dc <__sprint_r>
200054e6:	2800      	cmp	r0, #0
200054e8:	f43f acb4 	beq.w	20004e54 <_vfprintf_r+0x65c>
200054ec:	f7ff baa4 	b.w	20004a38 <_vfprintf_r+0x240>
200054f0:	991a      	ldr	r1, [sp, #104]	; 0x68
200054f2:	2901      	cmp	r1, #1
200054f4:	dd4c      	ble.n	20005590 <_vfprintf_r+0xd98>
200054f6:	2301      	movs	r3, #1
200054f8:	6063      	str	r3, [r4, #4]
200054fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200054fe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005502:	3301      	adds	r3, #1
20005504:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005506:	3201      	adds	r2, #1
20005508:	2b07      	cmp	r3, #7
2000550a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000550e:	6020      	str	r0, [r4, #0]
20005510:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005514:	f300 81b2 	bgt.w	2000587c <_vfprintf_r+0x1084>
20005518:	3408      	adds	r4, #8
2000551a:	2301      	movs	r3, #1
2000551c:	6063      	str	r3, [r4, #4]
2000551e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005522:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005526:	3301      	adds	r3, #1
20005528:	991d      	ldr	r1, [sp, #116]	; 0x74
2000552a:	3201      	adds	r2, #1
2000552c:	2b07      	cmp	r3, #7
2000552e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005532:	6021      	str	r1, [r4, #0]
20005534:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005538:	f300 8192 	bgt.w	20005860 <_vfprintf_r+0x1068>
2000553c:	3408      	adds	r4, #8
2000553e:	9812      	ldr	r0, [sp, #72]	; 0x48
20005540:	2200      	movs	r2, #0
20005542:	2300      	movs	r3, #0
20005544:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005546:	f004 fb75 	bl	20009c34 <__aeabi_dcmpeq>
2000554a:	2800      	cmp	r0, #0
2000554c:	f040 811d 	bne.w	2000578a <_vfprintf_r+0xf92>
20005550:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005552:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005554:	1e5a      	subs	r2, r3, #1
20005556:	6062      	str	r2, [r4, #4]
20005558:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000555c:	1c41      	adds	r1, r0, #1
2000555e:	6021      	str	r1, [r4, #0]
20005560:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005564:	3301      	adds	r3, #1
20005566:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000556a:	188a      	adds	r2, r1, r2
2000556c:	2b07      	cmp	r3, #7
2000556e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005572:	dc21      	bgt.n	200055b8 <_vfprintf_r+0xdc0>
20005574:	3408      	adds	r4, #8
20005576:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005578:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000557c:	981c      	ldr	r0, [sp, #112]	; 0x70
2000557e:	6022      	str	r2, [r4, #0]
20005580:	6063      	str	r3, [r4, #4]
20005582:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005586:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000558a:	3301      	adds	r3, #1
2000558c:	f7ff bbf0 	b.w	20004d70 <_vfprintf_r+0x578>
20005590:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005592:	f012 0f01 	tst.w	r2, #1
20005596:	d1ae      	bne.n	200054f6 <_vfprintf_r+0xcfe>
20005598:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000559a:	2301      	movs	r3, #1
2000559c:	6063      	str	r3, [r4, #4]
2000559e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200055a2:	6022      	str	r2, [r4, #0]
200055a4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200055a8:	3301      	adds	r3, #1
200055aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200055ae:	3201      	adds	r2, #1
200055b0:	2b07      	cmp	r3, #7
200055b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200055b6:	dddd      	ble.n	20005574 <_vfprintf_r+0xd7c>
200055b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055bc:	4648      	mov	r0, r9
200055be:	4631      	mov	r1, r6
200055c0:	320c      	adds	r2, #12
200055c2:	f7ff f90b 	bl	200047dc <__sprint_r>
200055c6:	2800      	cmp	r0, #0
200055c8:	f47f aa36 	bne.w	20004a38 <_vfprintf_r+0x240>
200055cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055d0:	3404      	adds	r4, #4
200055d2:	e7d0      	b.n	20005576 <_vfprintf_r+0xd7e>
200055d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055d8:	4648      	mov	r0, r9
200055da:	4631      	mov	r1, r6
200055dc:	320c      	adds	r2, #12
200055de:	f7ff f8fd 	bl	200047dc <__sprint_r>
200055e2:	2800      	cmp	r0, #0
200055e4:	f47f aa28 	bne.w	20004a38 <_vfprintf_r+0x240>
200055e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055ec:	3404      	adds	r4, #4
200055ee:	f7ff bbb0 	b.w	20004d52 <_vfprintf_r+0x55a>
200055f2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055f6:	4648      	mov	r0, r9
200055f8:	4631      	mov	r1, r6
200055fa:	320c      	adds	r2, #12
200055fc:	f7ff f8ee 	bl	200047dc <__sprint_r>
20005600:	2800      	cmp	r0, #0
20005602:	f47f aa19 	bne.w	20004a38 <_vfprintf_r+0x240>
20005606:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000560a:	3404      	adds	r4, #4
2000560c:	f7ff bb3c 	b.w	20004c88 <_vfprintf_r+0x490>
20005610:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005614:	4648      	mov	r0, r9
20005616:	4631      	mov	r1, r6
20005618:	320c      	adds	r2, #12
2000561a:	f7ff f8df 	bl	200047dc <__sprint_r>
2000561e:	2800      	cmp	r0, #0
20005620:	f47f aa0a 	bne.w	20004a38 <_vfprintf_r+0x240>
20005624:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005628:	3404      	adds	r4, #4
2000562a:	f7ff bb43 	b.w	20004cb4 <_vfprintf_r+0x4bc>
2000562e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005632:	2b00      	cmp	r3, #0
20005634:	f340 81fd 	ble.w	20005a32 <_vfprintf_r+0x123a>
20005638:	991a      	ldr	r1, [sp, #104]	; 0x68
2000563a:	428b      	cmp	r3, r1
2000563c:	f6ff af01 	blt.w	20005442 <_vfprintf_r+0xc4a>
20005640:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005642:	6061      	str	r1, [r4, #4]
20005644:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005648:	6022      	str	r2, [r4, #0]
2000564a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000564e:	3301      	adds	r3, #1
20005650:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005654:	1852      	adds	r2, r2, r1
20005656:	2b07      	cmp	r3, #7
20005658:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000565c:	bfd8      	it	le
2000565e:	f104 0308 	addle.w	r3, r4, #8
20005662:	f300 8429 	bgt.w	20005eb8 <_vfprintf_r+0x16c0>
20005666:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
2000566a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000566c:	1a24      	subs	r4, r4, r0
2000566e:	2c00      	cmp	r4, #0
20005670:	f340 81b3 	ble.w	200059da <_vfprintf_r+0x11e2>
20005674:	2c10      	cmp	r4, #16
20005676:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 2000585c <_vfprintf_r+0x1064>
2000567a:	f340 819d 	ble.w	200059b8 <_vfprintf_r+0x11c0>
2000567e:	4642      	mov	r2, r8
20005680:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005684:	46a8      	mov	r8, r5
20005686:	2710      	movs	r7, #16
20005688:	f10a 0a0c 	add.w	sl, sl, #12
2000568c:	4615      	mov	r5, r2
2000568e:	e003      	b.n	20005698 <_vfprintf_r+0xea0>
20005690:	3c10      	subs	r4, #16
20005692:	2c10      	cmp	r4, #16
20005694:	f340 818d 	ble.w	200059b2 <_vfprintf_r+0x11ba>
20005698:	605f      	str	r7, [r3, #4]
2000569a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000569e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200056a2:	3201      	adds	r2, #1
200056a4:	601d      	str	r5, [r3, #0]
200056a6:	3110      	adds	r1, #16
200056a8:	2a07      	cmp	r2, #7
200056aa:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200056ae:	f103 0308 	add.w	r3, r3, #8
200056b2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200056b6:	ddeb      	ble.n	20005690 <_vfprintf_r+0xe98>
200056b8:	4648      	mov	r0, r9
200056ba:	4631      	mov	r1, r6
200056bc:	4652      	mov	r2, sl
200056be:	f7ff f88d 	bl	200047dc <__sprint_r>
200056c2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200056c6:	3304      	adds	r3, #4
200056c8:	2800      	cmp	r0, #0
200056ca:	d0e1      	beq.n	20005690 <_vfprintf_r+0xe98>
200056cc:	f7ff b9b4 	b.w	20004a38 <_vfprintf_r+0x240>
200056d0:	9a18      	ldr	r2, [sp, #96]	; 0x60
200056d2:	9819      	ldr	r0, [sp, #100]	; 0x64
200056d4:	4613      	mov	r3, r2
200056d6:	9213      	str	r2, [sp, #76]	; 0x4c
200056d8:	f00a 020f 	and.w	r2, sl, #15
200056dc:	ea4f 111a 	mov.w	r1, sl, lsr #4
200056e0:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200056e4:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200056e8:	5c82      	ldrb	r2, [r0, r2]
200056ea:	468a      	mov	sl, r1
200056ec:	46e3      	mov	fp, ip
200056ee:	ea5a 0c0b 	orrs.w	ip, sl, fp
200056f2:	f803 2d01 	strb.w	r2, [r3, #-1]!
200056f6:	d1ef      	bne.n	200056d8 <_vfprintf_r+0xee0>
200056f8:	9818      	ldr	r0, [sp, #96]	; 0x60
200056fa:	9313      	str	r3, [sp, #76]	; 0x4c
200056fc:	1ac0      	subs	r0, r0, r3
200056fe:	9010      	str	r0, [sp, #64]	; 0x40
20005700:	f7ff ba41 	b.w	20004b86 <_vfprintf_r+0x38e>
20005704:	2209      	movs	r2, #9
20005706:	2300      	movs	r3, #0
20005708:	4552      	cmp	r2, sl
2000570a:	eb73 000b 	sbcs.w	r0, r3, fp
2000570e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20005712:	d21f      	bcs.n	20005754 <_vfprintf_r+0xf5c>
20005714:	4623      	mov	r3, r4
20005716:	4644      	mov	r4, r8
20005718:	46b8      	mov	r8, r7
2000571a:	461f      	mov	r7, r3
2000571c:	4650      	mov	r0, sl
2000571e:	4659      	mov	r1, fp
20005720:	220a      	movs	r2, #10
20005722:	2300      	movs	r3, #0
20005724:	f004 fae0 	bl	20009ce8 <__aeabi_uldivmod>
20005728:	2300      	movs	r3, #0
2000572a:	4650      	mov	r0, sl
2000572c:	4659      	mov	r1, fp
2000572e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005732:	220a      	movs	r2, #10
20005734:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005738:	f004 fad6 	bl	20009ce8 <__aeabi_uldivmod>
2000573c:	2209      	movs	r2, #9
2000573e:	2300      	movs	r3, #0
20005740:	4682      	mov	sl, r0
20005742:	468b      	mov	fp, r1
20005744:	4552      	cmp	r2, sl
20005746:	eb73 030b 	sbcs.w	r3, r3, fp
2000574a:	d3e7      	bcc.n	2000571c <_vfprintf_r+0xf24>
2000574c:	463b      	mov	r3, r7
2000574e:	4647      	mov	r7, r8
20005750:	46a0      	mov	r8, r4
20005752:	461c      	mov	r4, r3
20005754:	f108 30ff 	add.w	r0, r8, #4294967295
20005758:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
2000575c:	9013      	str	r0, [sp, #76]	; 0x4c
2000575e:	f808 ac01 	strb.w	sl, [r8, #-1]
20005762:	9918      	ldr	r1, [sp, #96]	; 0x60
20005764:	1a09      	subs	r1, r1, r0
20005766:	9110      	str	r1, [sp, #64]	; 0x40
20005768:	f7ff ba0d 	b.w	20004b86 <_vfprintf_r+0x38e>
2000576c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005770:	4648      	mov	r0, r9
20005772:	4631      	mov	r1, r6
20005774:	320c      	adds	r2, #12
20005776:	f7ff f831 	bl	200047dc <__sprint_r>
2000577a:	2800      	cmp	r0, #0
2000577c:	f47f a95c 	bne.w	20004a38 <_vfprintf_r+0x240>
20005780:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005784:	3404      	adds	r4, #4
20005786:	f7ff ba68 	b.w	20004c5a <_vfprintf_r+0x462>
2000578a:	991a      	ldr	r1, [sp, #104]	; 0x68
2000578c:	1e4f      	subs	r7, r1, #1
2000578e:	2f00      	cmp	r7, #0
20005790:	f77f aef1 	ble.w	20005576 <_vfprintf_r+0xd7e>
20005794:	2f10      	cmp	r7, #16
20005796:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 2000585c <_vfprintf_r+0x1064>
2000579a:	dd4e      	ble.n	2000583a <_vfprintf_r+0x1042>
2000579c:	4643      	mov	r3, r8
2000579e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200057a2:	46a8      	mov	r8, r5
200057a4:	f04f 0a10 	mov.w	sl, #16
200057a8:	f10b 0b0c 	add.w	fp, fp, #12
200057ac:	461d      	mov	r5, r3
200057ae:	e002      	b.n	200057b6 <_vfprintf_r+0xfbe>
200057b0:	3f10      	subs	r7, #16
200057b2:	2f10      	cmp	r7, #16
200057b4:	dd3e      	ble.n	20005834 <_vfprintf_r+0x103c>
200057b6:	f8c4 a004 	str.w	sl, [r4, #4]
200057ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200057be:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200057c2:	3301      	adds	r3, #1
200057c4:	6025      	str	r5, [r4, #0]
200057c6:	3210      	adds	r2, #16
200057c8:	2b07      	cmp	r3, #7
200057ca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200057ce:	f104 0408 	add.w	r4, r4, #8
200057d2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200057d6:	ddeb      	ble.n	200057b0 <_vfprintf_r+0xfb8>
200057d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200057dc:	4648      	mov	r0, r9
200057de:	4631      	mov	r1, r6
200057e0:	465a      	mov	r2, fp
200057e2:	3404      	adds	r4, #4
200057e4:	f7fe fffa 	bl	200047dc <__sprint_r>
200057e8:	2800      	cmp	r0, #0
200057ea:	d0e1      	beq.n	200057b0 <_vfprintf_r+0xfb8>
200057ec:	f7ff b924 	b.w	20004a38 <_vfprintf_r+0x240>
200057f0:	9816      	ldr	r0, [sp, #88]	; 0x58
200057f2:	2130      	movs	r1, #48	; 0x30
200057f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200057f8:	2201      	movs	r2, #1
200057fa:	2302      	movs	r3, #2
200057fc:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005800:	f04c 0c02 	orr.w	ip, ip, #2
20005804:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005808:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000580c:	f7ff b986 	b.w	20004b1c <_vfprintf_r+0x324>
20005810:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005812:	1d01      	adds	r1, r0, #4
20005814:	6803      	ldr	r3, [r0, #0]
20005816:	910b      	str	r1, [sp, #44]	; 0x2c
20005818:	469a      	mov	sl, r3
2000581a:	f04f 0b00 	mov.w	fp, #0
2000581e:	f7ff b973 	b.w	20004b08 <_vfprintf_r+0x310>
20005822:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005824:	1d01      	adds	r1, r0, #4
20005826:	6803      	ldr	r3, [r0, #0]
20005828:	910b      	str	r1, [sp, #44]	; 0x2c
2000582a:	469a      	mov	sl, r3
2000582c:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005830:	f7ff bbad 	b.w	20004f8e <_vfprintf_r+0x796>
20005834:	462b      	mov	r3, r5
20005836:	4645      	mov	r5, r8
20005838:	4698      	mov	r8, r3
2000583a:	6067      	str	r7, [r4, #4]
2000583c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005840:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005844:	3301      	adds	r3, #1
20005846:	f8c4 8000 	str.w	r8, [r4]
2000584a:	19d2      	adds	r2, r2, r7
2000584c:	2b07      	cmp	r3, #7
2000584e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005852:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005856:	f77f ae8d 	ble.w	20005574 <_vfprintf_r+0xd7c>
2000585a:	e6ad      	b.n	200055b8 <_vfprintf_r+0xdc0>
2000585c:	2000a5d0 	.word	0x2000a5d0
20005860:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005864:	4648      	mov	r0, r9
20005866:	4631      	mov	r1, r6
20005868:	320c      	adds	r2, #12
2000586a:	f7fe ffb7 	bl	200047dc <__sprint_r>
2000586e:	2800      	cmp	r0, #0
20005870:	f47f a8e2 	bne.w	20004a38 <_vfprintf_r+0x240>
20005874:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005878:	3404      	adds	r4, #4
2000587a:	e660      	b.n	2000553e <_vfprintf_r+0xd46>
2000587c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005880:	4648      	mov	r0, r9
20005882:	4631      	mov	r1, r6
20005884:	320c      	adds	r2, #12
20005886:	f7fe ffa9 	bl	200047dc <__sprint_r>
2000588a:	2800      	cmp	r0, #0
2000588c:	f47f a8d4 	bne.w	20004a38 <_vfprintf_r+0x240>
20005890:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005894:	3404      	adds	r4, #4
20005896:	e640      	b.n	2000551a <_vfprintf_r+0xd22>
20005898:	2830      	cmp	r0, #48	; 0x30
2000589a:	f000 82ec 	beq.w	20005e76 <_vfprintf_r+0x167e>
2000589e:	9813      	ldr	r0, [sp, #76]	; 0x4c
200058a0:	2330      	movs	r3, #48	; 0x30
200058a2:	f800 3d01 	strb.w	r3, [r0, #-1]!
200058a6:	9918      	ldr	r1, [sp, #96]	; 0x60
200058a8:	9013      	str	r0, [sp, #76]	; 0x4c
200058aa:	1a09      	subs	r1, r1, r0
200058ac:	9110      	str	r1, [sp, #64]	; 0x40
200058ae:	f7ff b96a 	b.w	20004b86 <_vfprintf_r+0x38e>
200058b2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200058b6:	4648      	mov	r0, r9
200058b8:	4631      	mov	r1, r6
200058ba:	320c      	adds	r2, #12
200058bc:	f7fe ff8e 	bl	200047dc <__sprint_r>
200058c0:	2800      	cmp	r0, #0
200058c2:	f47f a8b9 	bne.w	20004a38 <_vfprintf_r+0x240>
200058c6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200058ca:	3404      	adds	r4, #4
200058cc:	f7ff b9f8 	b.w	20004cc0 <_vfprintf_r+0x4c8>
200058d0:	f1da 0a00 	rsbs	sl, sl, #0
200058d4:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200058d8:	232d      	movs	r3, #45	; 0x2d
200058da:	ea5a 0c0b 	orrs.w	ip, sl, fp
200058de:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200058e2:	bf0c      	ite	eq
200058e4:	2200      	moveq	r2, #0
200058e6:	2201      	movne	r2, #1
200058e8:	2301      	movs	r3, #1
200058ea:	f7ff b91b 	b.w	20004b24 <_vfprintf_r+0x32c>
200058ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
200058f0:	462b      	mov	r3, r5
200058f2:	782a      	ldrb	r2, [r5, #0]
200058f4:	910b      	str	r1, [sp, #44]	; 0x2c
200058f6:	f7ff b82a 	b.w	2000494e <_vfprintf_r+0x156>
200058fa:	462a      	mov	r2, r5
200058fc:	4645      	mov	r5, r8
200058fe:	4690      	mov	r8, r2
20005900:	605f      	str	r7, [r3, #4]
20005902:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005906:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000590a:	3201      	adds	r2, #1
2000590c:	f8c3 8000 	str.w	r8, [r3]
20005910:	19c9      	adds	r1, r1, r7
20005912:	2a07      	cmp	r2, #7
20005914:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005918:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000591c:	f73f adce 	bgt.w	200054bc <_vfprintf_r+0xcc4>
20005920:	3308      	adds	r3, #8
20005922:	f7ff ba30 	b.w	20004d86 <_vfprintf_r+0x58e>
20005926:	980a      	ldr	r0, [sp, #40]	; 0x28
20005928:	f010 0340 	ands.w	r3, r0, #64	; 0x40
2000592c:	f000 81ed 	beq.w	20005d0a <_vfprintf_r+0x1512>
20005930:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005932:	4613      	mov	r3, r2
20005934:	1d0a      	adds	r2, r1, #4
20005936:	920b      	str	r2, [sp, #44]	; 0x2c
20005938:	f8b1 a000 	ldrh.w	sl, [r1]
2000593c:	f1ba 0200 	subs.w	r2, sl, #0
20005940:	bf18      	it	ne
20005942:	2201      	movne	r2, #1
20005944:	46d2      	mov	sl, sl
20005946:	f04f 0b00 	mov.w	fp, #0
2000594a:	f7ff b8e7 	b.w	20004b1c <_vfprintf_r+0x324>
2000594e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005950:	f013 0f40 	tst.w	r3, #64	; 0x40
20005954:	f000 81cc 	beq.w	20005cf0 <_vfprintf_r+0x14f8>
20005958:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000595a:	2301      	movs	r3, #1
2000595c:	1d01      	adds	r1, r0, #4
2000595e:	910b      	str	r1, [sp, #44]	; 0x2c
20005960:	f8b0 a000 	ldrh.w	sl, [r0]
20005964:	f1ba 0200 	subs.w	r2, sl, #0
20005968:	bf18      	it	ne
2000596a:	2201      	movne	r2, #1
2000596c:	46d2      	mov	sl, sl
2000596e:	f04f 0b00 	mov.w	fp, #0
20005972:	f7ff b8d3 	b.w	20004b1c <_vfprintf_r+0x324>
20005976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005978:	f013 0f10 	tst.w	r3, #16
2000597c:	f000 81a4 	beq.w	20005cc8 <_vfprintf_r+0x14d0>
20005980:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005982:	9911      	ldr	r1, [sp, #68]	; 0x44
20005984:	f100 0a04 	add.w	sl, r0, #4
20005988:	6803      	ldr	r3, [r0, #0]
2000598a:	6019      	str	r1, [r3, #0]
2000598c:	f7fe bf9c 	b.w	200048c8 <_vfprintf_r+0xd0>
20005990:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005992:	1dc3      	adds	r3, r0, #7
20005994:	f023 0307 	bic.w	r3, r3, #7
20005998:	f103 0108 	add.w	r1, r3, #8
2000599c:	910b      	str	r1, [sp, #44]	; 0x2c
2000599e:	f8d3 8004 	ldr.w	r8, [r3, #4]
200059a2:	f8d3 a000 	ldr.w	sl, [r3]
200059a6:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200059aa:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200059ae:	f7ff bb11 	b.w	20004fd4 <_vfprintf_r+0x7dc>
200059b2:	462a      	mov	r2, r5
200059b4:	4645      	mov	r5, r8
200059b6:	4690      	mov	r8, r2
200059b8:	605c      	str	r4, [r3, #4]
200059ba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200059be:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200059c2:	3201      	adds	r2, #1
200059c4:	f8c3 8000 	str.w	r8, [r3]
200059c8:	1909      	adds	r1, r1, r4
200059ca:	2a07      	cmp	r2, #7
200059cc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200059d0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200059d4:	f300 82ea 	bgt.w	20005fac <_vfprintf_r+0x17b4>
200059d8:	3308      	adds	r3, #8
200059da:	990a      	ldr	r1, [sp, #40]	; 0x28
200059dc:	f011 0f01 	tst.w	r1, #1
200059e0:	f43f a9d1 	beq.w	20004d86 <_vfprintf_r+0x58e>
200059e4:	2201      	movs	r2, #1
200059e6:	605a      	str	r2, [r3, #4]
200059e8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200059ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200059f0:	3201      	adds	r2, #1
200059f2:	981d      	ldr	r0, [sp, #116]	; 0x74
200059f4:	3101      	adds	r1, #1
200059f6:	2a07      	cmp	r2, #7
200059f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200059fc:	6018      	str	r0, [r3, #0]
200059fe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005a02:	f73f ad5b 	bgt.w	200054bc <_vfprintf_r+0xcc4>
20005a06:	3308      	adds	r3, #8
20005a08:	f7ff b9bd 	b.w	20004d86 <_vfprintf_r+0x58e>
20005a0c:	232d      	movs	r3, #45	; 0x2d
20005a0e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005a12:	f7ff baf2 	b.w	20004ffa <_vfprintf_r+0x802>
20005a16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a1a:	4648      	mov	r0, r9
20005a1c:	4631      	mov	r1, r6
20005a1e:	320c      	adds	r2, #12
20005a20:	f7fe fedc 	bl	200047dc <__sprint_r>
20005a24:	2800      	cmp	r0, #0
20005a26:	f47f a807 	bne.w	20004a38 <_vfprintf_r+0x240>
20005a2a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005a2e:	3304      	adds	r3, #4
20005a30:	e456      	b.n	200052e0 <_vfprintf_r+0xae8>
20005a32:	2301      	movs	r3, #1
20005a34:	6063      	str	r3, [r4, #4]
20005a36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005a3a:	f24a 6320 	movw	r3, #42528	; 0xa620
20005a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a42:	6023      	str	r3, [r4, #0]
20005a44:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005a48:	3201      	adds	r2, #1
20005a4a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005a4e:	3301      	adds	r3, #1
20005a50:	2a07      	cmp	r2, #7
20005a52:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005a56:	bfd8      	it	le
20005a58:	f104 0308 	addle.w	r3, r4, #8
20005a5c:	f300 8187 	bgt.w	20005d6e <_vfprintf_r+0x1576>
20005a60:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005a64:	b93a      	cbnz	r2, 20005a76 <_vfprintf_r+0x127e>
20005a66:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005a68:	b92a      	cbnz	r2, 20005a76 <_vfprintf_r+0x127e>
20005a6a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005a6e:	f01c 0f01 	tst.w	ip, #1
20005a72:	f43f a988 	beq.w	20004d86 <_vfprintf_r+0x58e>
20005a76:	2201      	movs	r2, #1
20005a78:	605a      	str	r2, [r3, #4]
20005a7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005a7e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005a82:	3201      	adds	r2, #1
20005a84:	981d      	ldr	r0, [sp, #116]	; 0x74
20005a86:	3101      	adds	r1, #1
20005a88:	2a07      	cmp	r2, #7
20005a8a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005a8e:	6018      	str	r0, [r3, #0]
20005a90:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005a94:	f300 8179 	bgt.w	20005d8a <_vfprintf_r+0x1592>
20005a98:	3308      	adds	r3, #8
20005a9a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005a9e:	427f      	negs	r7, r7
20005aa0:	2f00      	cmp	r7, #0
20005aa2:	f340 81b3 	ble.w	20005e0c <_vfprintf_r+0x1614>
20005aa6:	2f10      	cmp	r7, #16
20005aa8:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 200060fc <_vfprintf_r+0x1904>
20005aac:	f340 81d2 	ble.w	20005e54 <_vfprintf_r+0x165c>
20005ab0:	4642      	mov	r2, r8
20005ab2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005ab6:	46a8      	mov	r8, r5
20005ab8:	2410      	movs	r4, #16
20005aba:	f10a 0a0c 	add.w	sl, sl, #12
20005abe:	4615      	mov	r5, r2
20005ac0:	e003      	b.n	20005aca <_vfprintf_r+0x12d2>
20005ac2:	3f10      	subs	r7, #16
20005ac4:	2f10      	cmp	r7, #16
20005ac6:	f340 81c2 	ble.w	20005e4e <_vfprintf_r+0x1656>
20005aca:	605c      	str	r4, [r3, #4]
20005acc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005ad0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005ad4:	3201      	adds	r2, #1
20005ad6:	601d      	str	r5, [r3, #0]
20005ad8:	3110      	adds	r1, #16
20005ada:	2a07      	cmp	r2, #7
20005adc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005ae0:	f103 0308 	add.w	r3, r3, #8
20005ae4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005ae8:	ddeb      	ble.n	20005ac2 <_vfprintf_r+0x12ca>
20005aea:	4648      	mov	r0, r9
20005aec:	4631      	mov	r1, r6
20005aee:	4652      	mov	r2, sl
20005af0:	f7fe fe74 	bl	200047dc <__sprint_r>
20005af4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005af8:	3304      	adds	r3, #4
20005afa:	2800      	cmp	r0, #0
20005afc:	d0e1      	beq.n	20005ac2 <_vfprintf_r+0x12ca>
20005afe:	f7fe bf9b 	b.w	20004a38 <_vfprintf_r+0x240>
20005b02:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005b04:	1c6b      	adds	r3, r5, #1
20005b06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005b08:	f042 0220 	orr.w	r2, r2, #32
20005b0c:	920a      	str	r2, [sp, #40]	; 0x28
20005b0e:	786a      	ldrb	r2, [r5, #1]
20005b10:	910b      	str	r1, [sp, #44]	; 0x2c
20005b12:	f7fe bf1c 	b.w	2000494e <_vfprintf_r+0x156>
20005b16:	4650      	mov	r0, sl
20005b18:	4641      	mov	r1, r8
20005b1a:	f003 f8b9 	bl	20008c90 <__isnand>
20005b1e:	2800      	cmp	r0, #0
20005b20:	f040 80ff 	bne.w	20005d22 <_vfprintf_r+0x152a>
20005b24:	f1b7 3fff 	cmp.w	r7, #4294967295
20005b28:	f000 8251 	beq.w	20005fce <_vfprintf_r+0x17d6>
20005b2c:	9816      	ldr	r0, [sp, #88]	; 0x58
20005b2e:	2867      	cmp	r0, #103	; 0x67
20005b30:	bf14      	ite	ne
20005b32:	2300      	movne	r3, #0
20005b34:	2301      	moveq	r3, #1
20005b36:	2847      	cmp	r0, #71	; 0x47
20005b38:	bf08      	it	eq
20005b3a:	f043 0301 	orreq.w	r3, r3, #1
20005b3e:	b113      	cbz	r3, 20005b46 <_vfprintf_r+0x134e>
20005b40:	2f00      	cmp	r7, #0
20005b42:	bf08      	it	eq
20005b44:	2701      	moveq	r7, #1
20005b46:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005b4a:	4643      	mov	r3, r8
20005b4c:	4652      	mov	r2, sl
20005b4e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005b50:	e9c0 2300 	strd	r2, r3, [r0]
20005b54:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005b58:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005b5c:	910a      	str	r1, [sp, #40]	; 0x28
20005b5e:	2b00      	cmp	r3, #0
20005b60:	f2c0 8264 	blt.w	2000602c <_vfprintf_r+0x1834>
20005b64:	2100      	movs	r1, #0
20005b66:	9117      	str	r1, [sp, #92]	; 0x5c
20005b68:	9816      	ldr	r0, [sp, #88]	; 0x58
20005b6a:	2866      	cmp	r0, #102	; 0x66
20005b6c:	bf14      	ite	ne
20005b6e:	2300      	movne	r3, #0
20005b70:	2301      	moveq	r3, #1
20005b72:	2846      	cmp	r0, #70	; 0x46
20005b74:	bf08      	it	eq
20005b76:	f043 0301 	orreq.w	r3, r3, #1
20005b7a:	9310      	str	r3, [sp, #64]	; 0x40
20005b7c:	2b00      	cmp	r3, #0
20005b7e:	f000 81d1 	beq.w	20005f24 <_vfprintf_r+0x172c>
20005b82:	46bc      	mov	ip, r7
20005b84:	2303      	movs	r3, #3
20005b86:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005b8a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005b8e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005b92:	4648      	mov	r0, r9
20005b94:	9300      	str	r3, [sp, #0]
20005b96:	9102      	str	r1, [sp, #8]
20005b98:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005b9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005ba0:	310c      	adds	r1, #12
20005ba2:	f8cd c004 	str.w	ip, [sp, #4]
20005ba6:	9103      	str	r1, [sp, #12]
20005ba8:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005bac:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005bb0:	9104      	str	r1, [sp, #16]
20005bb2:	f000 fbc5 	bl	20006340 <_dtoa_r>
20005bb6:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005bb8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005bbc:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005bc0:	bf18      	it	ne
20005bc2:	2301      	movne	r3, #1
20005bc4:	2a47      	cmp	r2, #71	; 0x47
20005bc6:	bf0c      	ite	eq
20005bc8:	2300      	moveq	r3, #0
20005bca:	f003 0301 	andne.w	r3, r3, #1
20005bce:	9013      	str	r0, [sp, #76]	; 0x4c
20005bd0:	b933      	cbnz	r3, 20005be0 <_vfprintf_r+0x13e8>
20005bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005bd4:	f013 0f01 	tst.w	r3, #1
20005bd8:	bf08      	it	eq
20005bda:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005bde:	d016      	beq.n	20005c0e <_vfprintf_r+0x1416>
20005be0:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005be2:	9910      	ldr	r1, [sp, #64]	; 0x40
20005be4:	eb00 0b0c 	add.w	fp, r0, ip
20005be8:	b131      	cbz	r1, 20005bf8 <_vfprintf_r+0x1400>
20005bea:	7803      	ldrb	r3, [r0, #0]
20005bec:	2b30      	cmp	r3, #48	; 0x30
20005bee:	f000 80da 	beq.w	20005da6 <_vfprintf_r+0x15ae>
20005bf2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005bf6:	449b      	add	fp, r3
20005bf8:	4650      	mov	r0, sl
20005bfa:	2200      	movs	r2, #0
20005bfc:	2300      	movs	r3, #0
20005bfe:	4641      	mov	r1, r8
20005c00:	f004 f818 	bl	20009c34 <__aeabi_dcmpeq>
20005c04:	2800      	cmp	r0, #0
20005c06:	f000 81c2 	beq.w	20005f8e <_vfprintf_r+0x1796>
20005c0a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005c0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005c10:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005c12:	2a67      	cmp	r2, #103	; 0x67
20005c14:	bf14      	ite	ne
20005c16:	2300      	movne	r3, #0
20005c18:	2301      	moveq	r3, #1
20005c1a:	2a47      	cmp	r2, #71	; 0x47
20005c1c:	bf08      	it	eq
20005c1e:	f043 0301 	orreq.w	r3, r3, #1
20005c22:	ebc0 000b 	rsb	r0, r0, fp
20005c26:	901a      	str	r0, [sp, #104]	; 0x68
20005c28:	2b00      	cmp	r3, #0
20005c2a:	f000 818a 	beq.w	20005f42 <_vfprintf_r+0x174a>
20005c2e:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005c32:	f111 0f03 	cmn.w	r1, #3
20005c36:	9110      	str	r1, [sp, #64]	; 0x40
20005c38:	db02      	blt.n	20005c40 <_vfprintf_r+0x1448>
20005c3a:	428f      	cmp	r7, r1
20005c3c:	f280 818c 	bge.w	20005f58 <_vfprintf_r+0x1760>
20005c40:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005c42:	3a02      	subs	r2, #2
20005c44:	9216      	str	r2, [sp, #88]	; 0x58
20005c46:	9910      	ldr	r1, [sp, #64]	; 0x40
20005c48:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005c4a:	1e4b      	subs	r3, r1, #1
20005c4c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005c50:	2b00      	cmp	r3, #0
20005c52:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005c56:	f2c0 8234 	blt.w	200060c2 <_vfprintf_r+0x18ca>
20005c5a:	222b      	movs	r2, #43	; 0x2b
20005c5c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005c60:	2b09      	cmp	r3, #9
20005c62:	f300 81b6 	bgt.w	20005fd2 <_vfprintf_r+0x17da>
20005c66:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005c6a:	3330      	adds	r3, #48	; 0x30
20005c6c:	3204      	adds	r2, #4
20005c6e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005c72:	2330      	movs	r3, #48	; 0x30
20005c74:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005c78:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005c7c:	981a      	ldr	r0, [sp, #104]	; 0x68
20005c7e:	991a      	ldr	r1, [sp, #104]	; 0x68
20005c80:	1ad3      	subs	r3, r2, r3
20005c82:	1818      	adds	r0, r3, r0
20005c84:	931c      	str	r3, [sp, #112]	; 0x70
20005c86:	2901      	cmp	r1, #1
20005c88:	9010      	str	r0, [sp, #64]	; 0x40
20005c8a:	f340 8210 	ble.w	200060ae <_vfprintf_r+0x18b6>
20005c8e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005c90:	3001      	adds	r0, #1
20005c92:	9010      	str	r0, [sp, #64]	; 0x40
20005c94:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005c98:	910c      	str	r1, [sp, #48]	; 0x30
20005c9a:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005c9c:	2800      	cmp	r0, #0
20005c9e:	f000 816e 	beq.w	20005f7e <_vfprintf_r+0x1786>
20005ca2:	232d      	movs	r3, #45	; 0x2d
20005ca4:	2100      	movs	r1, #0
20005ca6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005caa:	9117      	str	r1, [sp, #92]	; 0x5c
20005cac:	f7fe bf74 	b.w	20004b98 <_vfprintf_r+0x3a0>
20005cb0:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005cb2:	f04f 0c00 	mov.w	ip, #0
20005cb6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005cba:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005cbe:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005cc2:	920c      	str	r2, [sp, #48]	; 0x30
20005cc4:	f7fe bf67 	b.w	20004b96 <_vfprintf_r+0x39e>
20005cc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005cca:	f012 0f40 	tst.w	r2, #64	; 0x40
20005cce:	bf17      	itett	ne
20005cd0:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005cd2:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005cd4:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005cd6:	f100 0a04 	addne.w	sl, r0, #4
20005cda:	bf11      	iteee	ne
20005cdc:	6803      	ldrne	r3, [r0, #0]
20005cde:	f102 0a04 	addeq.w	sl, r2, #4
20005ce2:	6813      	ldreq	r3, [r2, #0]
20005ce4:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005ce6:	bf14      	ite	ne
20005ce8:	8019      	strhne	r1, [r3, #0]
20005cea:	6018      	streq	r0, [r3, #0]
20005cec:	f7fe bdec 	b.w	200048c8 <_vfprintf_r+0xd0>
20005cf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005cf2:	1d13      	adds	r3, r2, #4
20005cf4:	930b      	str	r3, [sp, #44]	; 0x2c
20005cf6:	6811      	ldr	r1, [r2, #0]
20005cf8:	2301      	movs	r3, #1
20005cfa:	1e0a      	subs	r2, r1, #0
20005cfc:	bf18      	it	ne
20005cfe:	2201      	movne	r2, #1
20005d00:	468a      	mov	sl, r1
20005d02:	f04f 0b00 	mov.w	fp, #0
20005d06:	f7fe bf09 	b.w	20004b1c <_vfprintf_r+0x324>
20005d0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005d0c:	1d02      	adds	r2, r0, #4
20005d0e:	920b      	str	r2, [sp, #44]	; 0x2c
20005d10:	6801      	ldr	r1, [r0, #0]
20005d12:	1e0a      	subs	r2, r1, #0
20005d14:	bf18      	it	ne
20005d16:	2201      	movne	r2, #1
20005d18:	468a      	mov	sl, r1
20005d1a:	f04f 0b00 	mov.w	fp, #0
20005d1e:	f7fe befd 	b.w	20004b1c <_vfprintf_r+0x324>
20005d22:	f24a 6200 	movw	r2, #42496	; 0xa600
20005d26:	f24a 53fc 	movw	r3, #42492	; 0xa5fc
20005d2a:	9916      	ldr	r1, [sp, #88]	; 0x58
20005d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d30:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005d34:	2003      	movs	r0, #3
20005d36:	2947      	cmp	r1, #71	; 0x47
20005d38:	bfd8      	it	le
20005d3a:	461a      	movle	r2, r3
20005d3c:	9213      	str	r2, [sp, #76]	; 0x4c
20005d3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d40:	900c      	str	r0, [sp, #48]	; 0x30
20005d42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005d46:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005d4a:	920a      	str	r2, [sp, #40]	; 0x28
20005d4c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005d50:	9010      	str	r0, [sp, #64]	; 0x40
20005d52:	f7fe bf20 	b.w	20004b96 <_vfprintf_r+0x39e>
20005d56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d5a:	4648      	mov	r0, r9
20005d5c:	4631      	mov	r1, r6
20005d5e:	320c      	adds	r2, #12
20005d60:	f7fe fd3c 	bl	200047dc <__sprint_r>
20005d64:	2800      	cmp	r0, #0
20005d66:	f47e ae67 	bne.w	20004a38 <_vfprintf_r+0x240>
20005d6a:	f7fe be62 	b.w	20004a32 <_vfprintf_r+0x23a>
20005d6e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d72:	4648      	mov	r0, r9
20005d74:	4631      	mov	r1, r6
20005d76:	320c      	adds	r2, #12
20005d78:	f7fe fd30 	bl	200047dc <__sprint_r>
20005d7c:	2800      	cmp	r0, #0
20005d7e:	f47e ae5b 	bne.w	20004a38 <_vfprintf_r+0x240>
20005d82:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d86:	3304      	adds	r3, #4
20005d88:	e66a      	b.n	20005a60 <_vfprintf_r+0x1268>
20005d8a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d8e:	4648      	mov	r0, r9
20005d90:	4631      	mov	r1, r6
20005d92:	320c      	adds	r2, #12
20005d94:	f7fe fd22 	bl	200047dc <__sprint_r>
20005d98:	2800      	cmp	r0, #0
20005d9a:	f47e ae4d 	bne.w	20004a38 <_vfprintf_r+0x240>
20005d9e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005da2:	3304      	adds	r3, #4
20005da4:	e679      	b.n	20005a9a <_vfprintf_r+0x12a2>
20005da6:	4650      	mov	r0, sl
20005da8:	2200      	movs	r2, #0
20005daa:	2300      	movs	r3, #0
20005dac:	4641      	mov	r1, r8
20005dae:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005db2:	f003 ff3f 	bl	20009c34 <__aeabi_dcmpeq>
20005db6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005dba:	2800      	cmp	r0, #0
20005dbc:	f47f af19 	bne.w	20005bf2 <_vfprintf_r+0x13fa>
20005dc0:	f1cc 0301 	rsb	r3, ip, #1
20005dc4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005dc8:	e715      	b.n	20005bf6 <_vfprintf_r+0x13fe>
20005dca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005dcc:	4252      	negs	r2, r2
20005dce:	920f      	str	r2, [sp, #60]	; 0x3c
20005dd0:	f7ff b887 	b.w	20004ee2 <_vfprintf_r+0x6ea>
20005dd4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005dd8:	4648      	mov	r0, r9
20005dda:	4631      	mov	r1, r6
20005ddc:	320c      	adds	r2, #12
20005dde:	f7fe fcfd 	bl	200047dc <__sprint_r>
20005de2:	2800      	cmp	r0, #0
20005de4:	f47e ae28 	bne.w	20004a38 <_vfprintf_r+0x240>
20005de8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005dec:	3304      	adds	r3, #4
20005dee:	f7ff ba93 	b.w	20005318 <_vfprintf_r+0xb20>
20005df2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005df6:	4648      	mov	r0, r9
20005df8:	4631      	mov	r1, r6
20005dfa:	320c      	adds	r2, #12
20005dfc:	f7fe fcee 	bl	200047dc <__sprint_r>
20005e00:	2800      	cmp	r0, #0
20005e02:	f47e ae19 	bne.w	20004a38 <_vfprintf_r+0x240>
20005e06:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e0a:	3304      	adds	r3, #4
20005e0c:	991a      	ldr	r1, [sp, #104]	; 0x68
20005e0e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005e10:	6059      	str	r1, [r3, #4]
20005e12:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e16:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005e1a:	6018      	str	r0, [r3, #0]
20005e1c:	3201      	adds	r2, #1
20005e1e:	981a      	ldr	r0, [sp, #104]	; 0x68
20005e20:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e24:	1809      	adds	r1, r1, r0
20005e26:	2a07      	cmp	r2, #7
20005e28:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005e2c:	f73f ab46 	bgt.w	200054bc <_vfprintf_r+0xcc4>
20005e30:	3308      	adds	r3, #8
20005e32:	f7fe bfa8 	b.w	20004d86 <_vfprintf_r+0x58e>
20005e36:	2100      	movs	r1, #0
20005e38:	9117      	str	r1, [sp, #92]	; 0x5c
20005e3a:	f003 f86d 	bl	20008f18 <strlen>
20005e3e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005e42:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005e46:	9010      	str	r0, [sp, #64]	; 0x40
20005e48:	920c      	str	r2, [sp, #48]	; 0x30
20005e4a:	f7fe bea4 	b.w	20004b96 <_vfprintf_r+0x39e>
20005e4e:	462a      	mov	r2, r5
20005e50:	4645      	mov	r5, r8
20005e52:	4690      	mov	r8, r2
20005e54:	605f      	str	r7, [r3, #4]
20005e56:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e5a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005e5e:	3201      	adds	r2, #1
20005e60:	f8c3 8000 	str.w	r8, [r3]
20005e64:	19c9      	adds	r1, r1, r7
20005e66:	2a07      	cmp	r2, #7
20005e68:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005e6c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e70:	dcbf      	bgt.n	20005df2 <_vfprintf_r+0x15fa>
20005e72:	3308      	adds	r3, #8
20005e74:	e7ca      	b.n	20005e0c <_vfprintf_r+0x1614>
20005e76:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005e78:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005e7a:	1a51      	subs	r1, r2, r1
20005e7c:	9110      	str	r1, [sp, #64]	; 0x40
20005e7e:	f7fe be82 	b.w	20004b86 <_vfprintf_r+0x38e>
20005e82:	4648      	mov	r0, r9
20005e84:	4631      	mov	r1, r6
20005e86:	f000 f949 	bl	2000611c <__swsetup_r>
20005e8a:	2800      	cmp	r0, #0
20005e8c:	f47e add8 	bne.w	20004a40 <_vfprintf_r+0x248>
20005e90:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005e94:	fa1f f38c 	uxth.w	r3, ip
20005e98:	f7fe bcf6 	b.w	20004888 <_vfprintf_r+0x90>
20005e9c:	2f06      	cmp	r7, #6
20005e9e:	bf28      	it	cs
20005ea0:	2706      	movcs	r7, #6
20005ea2:	f24a 6118 	movw	r1, #42520	; 0xa618
20005ea6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005eaa:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005eae:	9710      	str	r7, [sp, #64]	; 0x40
20005eb0:	9113      	str	r1, [sp, #76]	; 0x4c
20005eb2:	920c      	str	r2, [sp, #48]	; 0x30
20005eb4:	f7fe bfe8 	b.w	20004e88 <_vfprintf_r+0x690>
20005eb8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ebc:	4648      	mov	r0, r9
20005ebe:	4631      	mov	r1, r6
20005ec0:	320c      	adds	r2, #12
20005ec2:	f7fe fc8b 	bl	200047dc <__sprint_r>
20005ec6:	2800      	cmp	r0, #0
20005ec8:	f47e adb6 	bne.w	20004a38 <_vfprintf_r+0x240>
20005ecc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ed0:	3304      	adds	r3, #4
20005ed2:	f7ff bbc8 	b.w	20005666 <_vfprintf_r+0xe6e>
20005ed6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005eda:	4648      	mov	r0, r9
20005edc:	4631      	mov	r1, r6
20005ede:	320c      	adds	r2, #12
20005ee0:	f7fe fc7c 	bl	200047dc <__sprint_r>
20005ee4:	2800      	cmp	r0, #0
20005ee6:	f47e ada7 	bne.w	20004a38 <_vfprintf_r+0x240>
20005eea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005eee:	3304      	adds	r3, #4
20005ef0:	f7ff bace 	b.w	20005490 <_vfprintf_r+0xc98>
20005ef4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ef8:	4648      	mov	r0, r9
20005efa:	4631      	mov	r1, r6
20005efc:	320c      	adds	r2, #12
20005efe:	f7fe fc6d 	bl	200047dc <__sprint_r>
20005f02:	2800      	cmp	r0, #0
20005f04:	f47e ad98 	bne.w	20004a38 <_vfprintf_r+0x240>
20005f08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005f0c:	3404      	adds	r4, #4
20005f0e:	f7ff baa9 	b.w	20005464 <_vfprintf_r+0xc6c>
20005f12:	9710      	str	r7, [sp, #64]	; 0x40
20005f14:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005f18:	9017      	str	r0, [sp, #92]	; 0x5c
20005f1a:	970c      	str	r7, [sp, #48]	; 0x30
20005f1c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005f20:	f7fe be39 	b.w	20004b96 <_vfprintf_r+0x39e>
20005f24:	9916      	ldr	r1, [sp, #88]	; 0x58
20005f26:	2965      	cmp	r1, #101	; 0x65
20005f28:	bf14      	ite	ne
20005f2a:	2300      	movne	r3, #0
20005f2c:	2301      	moveq	r3, #1
20005f2e:	2945      	cmp	r1, #69	; 0x45
20005f30:	bf08      	it	eq
20005f32:	f043 0301 	orreq.w	r3, r3, #1
20005f36:	2b00      	cmp	r3, #0
20005f38:	d046      	beq.n	20005fc8 <_vfprintf_r+0x17d0>
20005f3a:	f107 0c01 	add.w	ip, r7, #1
20005f3e:	2302      	movs	r3, #2
20005f40:	e621      	b.n	20005b86 <_vfprintf_r+0x138e>
20005f42:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005f44:	2b65      	cmp	r3, #101	; 0x65
20005f46:	dd76      	ble.n	20006036 <_vfprintf_r+0x183e>
20005f48:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005f4a:	2a66      	cmp	r2, #102	; 0x66
20005f4c:	bf1c      	itt	ne
20005f4e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005f52:	9310      	strne	r3, [sp, #64]	; 0x40
20005f54:	f000 8083 	beq.w	2000605e <_vfprintf_r+0x1866>
20005f58:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005f5a:	9810      	ldr	r0, [sp, #64]	; 0x40
20005f5c:	4283      	cmp	r3, r0
20005f5e:	dc6e      	bgt.n	2000603e <_vfprintf_r+0x1846>
20005f60:	990a      	ldr	r1, [sp, #40]	; 0x28
20005f62:	f011 0f01 	tst.w	r1, #1
20005f66:	f040 808e 	bne.w	20006086 <_vfprintf_r+0x188e>
20005f6a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005f6e:	2367      	movs	r3, #103	; 0x67
20005f70:	920c      	str	r2, [sp, #48]	; 0x30
20005f72:	9316      	str	r3, [sp, #88]	; 0x58
20005f74:	e691      	b.n	20005c9a <_vfprintf_r+0x14a2>
20005f76:	2700      	movs	r7, #0
20005f78:	461d      	mov	r5, r3
20005f7a:	f7fe bce9 	b.w	20004950 <_vfprintf_r+0x158>
20005f7e:	9910      	ldr	r1, [sp, #64]	; 0x40
20005f80:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005f84:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20005f88:	910c      	str	r1, [sp, #48]	; 0x30
20005f8a:	f7fe be04 	b.w	20004b96 <_vfprintf_r+0x39e>
20005f8e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005f92:	459b      	cmp	fp, r3
20005f94:	bf98      	it	ls
20005f96:	469b      	movls	fp, r3
20005f98:	f67f ae39 	bls.w	20005c0e <_vfprintf_r+0x1416>
20005f9c:	2230      	movs	r2, #48	; 0x30
20005f9e:	f803 2b01 	strb.w	r2, [r3], #1
20005fa2:	459b      	cmp	fp, r3
20005fa4:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20005fa8:	d8f9      	bhi.n	20005f9e <_vfprintf_r+0x17a6>
20005faa:	e630      	b.n	20005c0e <_vfprintf_r+0x1416>
20005fac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fb0:	4648      	mov	r0, r9
20005fb2:	4631      	mov	r1, r6
20005fb4:	320c      	adds	r2, #12
20005fb6:	f7fe fc11 	bl	200047dc <__sprint_r>
20005fba:	2800      	cmp	r0, #0
20005fbc:	f47e ad3c 	bne.w	20004a38 <_vfprintf_r+0x240>
20005fc0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005fc4:	3304      	adds	r3, #4
20005fc6:	e508      	b.n	200059da <_vfprintf_r+0x11e2>
20005fc8:	46bc      	mov	ip, r7
20005fca:	3302      	adds	r3, #2
20005fcc:	e5db      	b.n	20005b86 <_vfprintf_r+0x138e>
20005fce:	3707      	adds	r7, #7
20005fd0:	e5b9      	b.n	20005b46 <_vfprintf_r+0x134e>
20005fd2:	f246 6c67 	movw	ip, #26215	; 0x6667
20005fd6:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20005fda:	3103      	adds	r1, #3
20005fdc:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005fe0:	fb8c 2003 	smull	r2, r0, ip, r3
20005fe4:	17da      	asrs	r2, r3, #31
20005fe6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20005fea:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005fee:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005ff2:	4613      	mov	r3, r2
20005ff4:	3030      	adds	r0, #48	; 0x30
20005ff6:	2a09      	cmp	r2, #9
20005ff8:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005ffc:	dcf0      	bgt.n	20005fe0 <_vfprintf_r+0x17e8>
20005ffe:	3330      	adds	r3, #48	; 0x30
20006000:	1e48      	subs	r0, r1, #1
20006002:	b2da      	uxtb	r2, r3
20006004:	f801 2c01 	strb.w	r2, [r1, #-1]
20006008:	9b07      	ldr	r3, [sp, #28]
2000600a:	4283      	cmp	r3, r0
2000600c:	d96a      	bls.n	200060e4 <_vfprintf_r+0x18ec>
2000600e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20006012:	3303      	adds	r3, #3
20006014:	e001      	b.n	2000601a <_vfprintf_r+0x1822>
20006016:	f811 2b01 	ldrb.w	r2, [r1], #1
2000601a:	f803 2c01 	strb.w	r2, [r3, #-1]
2000601e:	461a      	mov	r2, r3
20006020:	f8dd c01c 	ldr.w	ip, [sp, #28]
20006024:	3301      	adds	r3, #1
20006026:	458c      	cmp	ip, r1
20006028:	d8f5      	bhi.n	20006016 <_vfprintf_r+0x181e>
2000602a:	e625      	b.n	20005c78 <_vfprintf_r+0x1480>
2000602c:	222d      	movs	r2, #45	; 0x2d
2000602e:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20006032:	9217      	str	r2, [sp, #92]	; 0x5c
20006034:	e598      	b.n	20005b68 <_vfprintf_r+0x1370>
20006036:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000603a:	9010      	str	r0, [sp, #64]	; 0x40
2000603c:	e603      	b.n	20005c46 <_vfprintf_r+0x144e>
2000603e:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006040:	991a      	ldr	r1, [sp, #104]	; 0x68
20006042:	2b00      	cmp	r3, #0
20006044:	bfda      	itte	le
20006046:	9810      	ldrle	r0, [sp, #64]	; 0x40
20006048:	f1c0 0302 	rsble	r3, r0, #2
2000604c:	2301      	movgt	r3, #1
2000604e:	185b      	adds	r3, r3, r1
20006050:	2267      	movs	r2, #103	; 0x67
20006052:	9310      	str	r3, [sp, #64]	; 0x40
20006054:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20006058:	9216      	str	r2, [sp, #88]	; 0x58
2000605a:	930c      	str	r3, [sp, #48]	; 0x30
2000605c:	e61d      	b.n	20005c9a <_vfprintf_r+0x14a2>
2000605e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20006062:	2800      	cmp	r0, #0
20006064:	9010      	str	r0, [sp, #64]	; 0x40
20006066:	dd31      	ble.n	200060cc <_vfprintf_r+0x18d4>
20006068:	b91f      	cbnz	r7, 20006072 <_vfprintf_r+0x187a>
2000606a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000606c:	f011 0f01 	tst.w	r1, #1
20006070:	d00e      	beq.n	20006090 <_vfprintf_r+0x1898>
20006072:	9810      	ldr	r0, [sp, #64]	; 0x40
20006074:	2166      	movs	r1, #102	; 0x66
20006076:	9116      	str	r1, [sp, #88]	; 0x58
20006078:	1c43      	adds	r3, r0, #1
2000607a:	19db      	adds	r3, r3, r7
2000607c:	9310      	str	r3, [sp, #64]	; 0x40
2000607e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20006082:	920c      	str	r2, [sp, #48]	; 0x30
20006084:	e609      	b.n	20005c9a <_vfprintf_r+0x14a2>
20006086:	9810      	ldr	r0, [sp, #64]	; 0x40
20006088:	2167      	movs	r1, #103	; 0x67
2000608a:	9116      	str	r1, [sp, #88]	; 0x58
2000608c:	3001      	adds	r0, #1
2000608e:	9010      	str	r0, [sp, #64]	; 0x40
20006090:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006094:	920c      	str	r2, [sp, #48]	; 0x30
20006096:	e600      	b.n	20005c9a <_vfprintf_r+0x14a2>
20006098:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000609a:	781a      	ldrb	r2, [r3, #0]
2000609c:	680f      	ldr	r7, [r1, #0]
2000609e:	3104      	adds	r1, #4
200060a0:	910b      	str	r1, [sp, #44]	; 0x2c
200060a2:	2f00      	cmp	r7, #0
200060a4:	bfb8      	it	lt
200060a6:	f04f 37ff 	movlt.w	r7, #4294967295
200060aa:	f7fe bc50 	b.w	2000494e <_vfprintf_r+0x156>
200060ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200060b0:	f012 0f01 	tst.w	r2, #1
200060b4:	bf04      	itt	eq
200060b6:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200060ba:	930c      	streq	r3, [sp, #48]	; 0x30
200060bc:	f43f aded 	beq.w	20005c9a <_vfprintf_r+0x14a2>
200060c0:	e5e5      	b.n	20005c8e <_vfprintf_r+0x1496>
200060c2:	222d      	movs	r2, #45	; 0x2d
200060c4:	425b      	negs	r3, r3
200060c6:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200060ca:	e5c9      	b.n	20005c60 <_vfprintf_r+0x1468>
200060cc:	b977      	cbnz	r7, 200060ec <_vfprintf_r+0x18f4>
200060ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200060d0:	f013 0f01 	tst.w	r3, #1
200060d4:	d10a      	bne.n	200060ec <_vfprintf_r+0x18f4>
200060d6:	f04f 0c01 	mov.w	ip, #1
200060da:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200060de:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200060e2:	e5da      	b.n	20005c9a <_vfprintf_r+0x14a2>
200060e4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200060e8:	3202      	adds	r2, #2
200060ea:	e5c5      	b.n	20005c78 <_vfprintf_r+0x1480>
200060ec:	3702      	adds	r7, #2
200060ee:	2166      	movs	r1, #102	; 0x66
200060f0:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200060f4:	9710      	str	r7, [sp, #64]	; 0x40
200060f6:	9116      	str	r1, [sp, #88]	; 0x58
200060f8:	920c      	str	r2, [sp, #48]	; 0x30
200060fa:	e5ce      	b.n	20005c9a <_vfprintf_r+0x14a2>
200060fc:	2000a5d0 	.word	0x2000a5d0

20006100 <vfprintf>:
20006100:	b410      	push	{r4}
20006102:	f64a 0444 	movw	r4, #43076	; 0xa844
20006106:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000610a:	468c      	mov	ip, r1
2000610c:	4613      	mov	r3, r2
2000610e:	4601      	mov	r1, r0
20006110:	4662      	mov	r2, ip
20006112:	6820      	ldr	r0, [r4, #0]
20006114:	bc10      	pop	{r4}
20006116:	f7fe bb6f 	b.w	200047f8 <_vfprintf_r>
2000611a:	bf00      	nop

2000611c <__swsetup_r>:
2000611c:	b570      	push	{r4, r5, r6, lr}
2000611e:	f64a 0544 	movw	r5, #43076	; 0xa844
20006122:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006126:	4606      	mov	r6, r0
20006128:	460c      	mov	r4, r1
2000612a:	6828      	ldr	r0, [r5, #0]
2000612c:	b110      	cbz	r0, 20006134 <__swsetup_r+0x18>
2000612e:	6983      	ldr	r3, [r0, #24]
20006130:	2b00      	cmp	r3, #0
20006132:	d036      	beq.n	200061a2 <__swsetup_r+0x86>
20006134:	f24a 6334 	movw	r3, #42548	; 0xa634
20006138:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000613c:	429c      	cmp	r4, r3
2000613e:	d038      	beq.n	200061b2 <__swsetup_r+0x96>
20006140:	f24a 6354 	movw	r3, #42580	; 0xa654
20006144:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006148:	429c      	cmp	r4, r3
2000614a:	d041      	beq.n	200061d0 <__swsetup_r+0xb4>
2000614c:	f24a 6374 	movw	r3, #42612	; 0xa674
20006150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006154:	429c      	cmp	r4, r3
20006156:	bf04      	itt	eq
20006158:	682b      	ldreq	r3, [r5, #0]
2000615a:	68dc      	ldreq	r4, [r3, #12]
2000615c:	89a2      	ldrh	r2, [r4, #12]
2000615e:	4611      	mov	r1, r2
20006160:	b293      	uxth	r3, r2
20006162:	f013 0f08 	tst.w	r3, #8
20006166:	4618      	mov	r0, r3
20006168:	bf18      	it	ne
2000616a:	6922      	ldrne	r2, [r4, #16]
2000616c:	d033      	beq.n	200061d6 <__swsetup_r+0xba>
2000616e:	b31a      	cbz	r2, 200061b8 <__swsetup_r+0x9c>
20006170:	f013 0101 	ands.w	r1, r3, #1
20006174:	d007      	beq.n	20006186 <__swsetup_r+0x6a>
20006176:	6963      	ldr	r3, [r4, #20]
20006178:	2100      	movs	r1, #0
2000617a:	60a1      	str	r1, [r4, #8]
2000617c:	425b      	negs	r3, r3
2000617e:	61a3      	str	r3, [r4, #24]
20006180:	b142      	cbz	r2, 20006194 <__swsetup_r+0x78>
20006182:	2000      	movs	r0, #0
20006184:	bd70      	pop	{r4, r5, r6, pc}
20006186:	f013 0f02 	tst.w	r3, #2
2000618a:	bf08      	it	eq
2000618c:	6961      	ldreq	r1, [r4, #20]
2000618e:	60a1      	str	r1, [r4, #8]
20006190:	2a00      	cmp	r2, #0
20006192:	d1f6      	bne.n	20006182 <__swsetup_r+0x66>
20006194:	89a3      	ldrh	r3, [r4, #12]
20006196:	f013 0f80 	tst.w	r3, #128	; 0x80
2000619a:	d0f2      	beq.n	20006182 <__swsetup_r+0x66>
2000619c:	f04f 30ff 	mov.w	r0, #4294967295
200061a0:	bd70      	pop	{r4, r5, r6, pc}
200061a2:	f001 f989 	bl	200074b8 <__sinit>
200061a6:	f24a 6334 	movw	r3, #42548	; 0xa634
200061aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200061ae:	429c      	cmp	r4, r3
200061b0:	d1c6      	bne.n	20006140 <__swsetup_r+0x24>
200061b2:	682b      	ldr	r3, [r5, #0]
200061b4:	685c      	ldr	r4, [r3, #4]
200061b6:	e7d1      	b.n	2000615c <__swsetup_r+0x40>
200061b8:	f403 7120 	and.w	r1, r3, #640	; 0x280
200061bc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200061c0:	d0d6      	beq.n	20006170 <__swsetup_r+0x54>
200061c2:	4630      	mov	r0, r6
200061c4:	4621      	mov	r1, r4
200061c6:	f001 fcff 	bl	20007bc8 <__smakebuf_r>
200061ca:	89a3      	ldrh	r3, [r4, #12]
200061cc:	6922      	ldr	r2, [r4, #16]
200061ce:	e7cf      	b.n	20006170 <__swsetup_r+0x54>
200061d0:	682b      	ldr	r3, [r5, #0]
200061d2:	689c      	ldr	r4, [r3, #8]
200061d4:	e7c2      	b.n	2000615c <__swsetup_r+0x40>
200061d6:	f013 0f10 	tst.w	r3, #16
200061da:	d0df      	beq.n	2000619c <__swsetup_r+0x80>
200061dc:	f013 0f04 	tst.w	r3, #4
200061e0:	bf08      	it	eq
200061e2:	6922      	ldreq	r2, [r4, #16]
200061e4:	d017      	beq.n	20006216 <__swsetup_r+0xfa>
200061e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200061e8:	b151      	cbz	r1, 20006200 <__swsetup_r+0xe4>
200061ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
200061ee:	4299      	cmp	r1, r3
200061f0:	d003      	beq.n	200061fa <__swsetup_r+0xde>
200061f2:	4630      	mov	r0, r6
200061f4:	f001 f9e4 	bl	200075c0 <_free_r>
200061f8:	89a2      	ldrh	r2, [r4, #12]
200061fa:	b290      	uxth	r0, r2
200061fc:	2300      	movs	r3, #0
200061fe:	6363      	str	r3, [r4, #52]	; 0x34
20006200:	6922      	ldr	r2, [r4, #16]
20006202:	f64f 71db 	movw	r1, #65499	; 0xffdb
20006206:	f2c0 0100 	movt	r1, #0
2000620a:	2300      	movs	r3, #0
2000620c:	ea00 0101 	and.w	r1, r0, r1
20006210:	6063      	str	r3, [r4, #4]
20006212:	81a1      	strh	r1, [r4, #12]
20006214:	6022      	str	r2, [r4, #0]
20006216:	f041 0308 	orr.w	r3, r1, #8
2000621a:	81a3      	strh	r3, [r4, #12]
2000621c:	b29b      	uxth	r3, r3
2000621e:	e7a6      	b.n	2000616e <__swsetup_r+0x52>

20006220 <quorem>:
20006220:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006224:	6903      	ldr	r3, [r0, #16]
20006226:	690e      	ldr	r6, [r1, #16]
20006228:	4682      	mov	sl, r0
2000622a:	4689      	mov	r9, r1
2000622c:	429e      	cmp	r6, r3
2000622e:	f300 8083 	bgt.w	20006338 <quorem+0x118>
20006232:	1cf2      	adds	r2, r6, #3
20006234:	f101 0514 	add.w	r5, r1, #20
20006238:	f100 0414 	add.w	r4, r0, #20
2000623c:	3e01      	subs	r6, #1
2000623e:	0092      	lsls	r2, r2, #2
20006240:	188b      	adds	r3, r1, r2
20006242:	1812      	adds	r2, r2, r0
20006244:	f103 0804 	add.w	r8, r3, #4
20006248:	6859      	ldr	r1, [r3, #4]
2000624a:	6850      	ldr	r0, [r2, #4]
2000624c:	3101      	adds	r1, #1
2000624e:	f002 ff93 	bl	20009178 <__aeabi_uidiv>
20006252:	4607      	mov	r7, r0
20006254:	2800      	cmp	r0, #0
20006256:	d039      	beq.n	200062cc <quorem+0xac>
20006258:	2300      	movs	r3, #0
2000625a:	469c      	mov	ip, r3
2000625c:	461a      	mov	r2, r3
2000625e:	58e9      	ldr	r1, [r5, r3]
20006260:	58e0      	ldr	r0, [r4, r3]
20006262:	fa1f fe81 	uxth.w	lr, r1
20006266:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000626a:	b281      	uxth	r1, r0
2000626c:	fb0e ce07 	mla	lr, lr, r7, ip
20006270:	1851      	adds	r1, r2, r1
20006272:	fb0b fc07 	mul.w	ip, fp, r7
20006276:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000627a:	fa1f fe8e 	uxth.w	lr, lr
2000627e:	ebce 0101 	rsb	r1, lr, r1
20006282:	fa1f f28c 	uxth.w	r2, ip
20006286:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000628a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000628e:	fa1f fe81 	uxth.w	lr, r1
20006292:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006296:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000629a:	50e1      	str	r1, [r4, r3]
2000629c:	3304      	adds	r3, #4
2000629e:	1412      	asrs	r2, r2, #16
200062a0:	1959      	adds	r1, r3, r5
200062a2:	4588      	cmp	r8, r1
200062a4:	d2db      	bcs.n	2000625e <quorem+0x3e>
200062a6:	1d32      	adds	r2, r6, #4
200062a8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200062ac:	6859      	ldr	r1, [r3, #4]
200062ae:	b969      	cbnz	r1, 200062cc <quorem+0xac>
200062b0:	429c      	cmp	r4, r3
200062b2:	d209      	bcs.n	200062c8 <quorem+0xa8>
200062b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200062b8:	b112      	cbz	r2, 200062c0 <quorem+0xa0>
200062ba:	e005      	b.n	200062c8 <quorem+0xa8>
200062bc:	681a      	ldr	r2, [r3, #0]
200062be:	b91a      	cbnz	r2, 200062c8 <quorem+0xa8>
200062c0:	3b04      	subs	r3, #4
200062c2:	3e01      	subs	r6, #1
200062c4:	429c      	cmp	r4, r3
200062c6:	d3f9      	bcc.n	200062bc <quorem+0x9c>
200062c8:	f8ca 6010 	str.w	r6, [sl, #16]
200062cc:	4649      	mov	r1, r9
200062ce:	4650      	mov	r0, sl
200062d0:	f001 fe98 	bl	20008004 <__mcmp>
200062d4:	2800      	cmp	r0, #0
200062d6:	db2c      	blt.n	20006332 <quorem+0x112>
200062d8:	2300      	movs	r3, #0
200062da:	3701      	adds	r7, #1
200062dc:	469c      	mov	ip, r3
200062de:	58ea      	ldr	r2, [r5, r3]
200062e0:	58e0      	ldr	r0, [r4, r3]
200062e2:	b291      	uxth	r1, r2
200062e4:	0c12      	lsrs	r2, r2, #16
200062e6:	fa1f f980 	uxth.w	r9, r0
200062ea:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200062ee:	ebc1 0109 	rsb	r1, r1, r9
200062f2:	4461      	add	r1, ip
200062f4:	eb02 4221 	add.w	r2, r2, r1, asr #16
200062f8:	b289      	uxth	r1, r1
200062fa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200062fe:	50e1      	str	r1, [r4, r3]
20006300:	3304      	adds	r3, #4
20006302:	ea4f 4c22 	mov.w	ip, r2, asr #16
20006306:	195a      	adds	r2, r3, r5
20006308:	4590      	cmp	r8, r2
2000630a:	d2e8      	bcs.n	200062de <quorem+0xbe>
2000630c:	1d32      	adds	r2, r6, #4
2000630e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006312:	6859      	ldr	r1, [r3, #4]
20006314:	b969      	cbnz	r1, 20006332 <quorem+0x112>
20006316:	429c      	cmp	r4, r3
20006318:	d209      	bcs.n	2000632e <quorem+0x10e>
2000631a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000631e:	b112      	cbz	r2, 20006326 <quorem+0x106>
20006320:	e005      	b.n	2000632e <quorem+0x10e>
20006322:	681a      	ldr	r2, [r3, #0]
20006324:	b91a      	cbnz	r2, 2000632e <quorem+0x10e>
20006326:	3b04      	subs	r3, #4
20006328:	3e01      	subs	r6, #1
2000632a:	429c      	cmp	r4, r3
2000632c:	d3f9      	bcc.n	20006322 <quorem+0x102>
2000632e:	f8ca 6010 	str.w	r6, [sl, #16]
20006332:	4638      	mov	r0, r7
20006334:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006338:	2000      	movs	r0, #0
2000633a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000633e:	bf00      	nop

20006340 <_dtoa_r>:
20006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006344:	6a46      	ldr	r6, [r0, #36]	; 0x24
20006346:	b0a1      	sub	sp, #132	; 0x84
20006348:	4604      	mov	r4, r0
2000634a:	4690      	mov	r8, r2
2000634c:	4699      	mov	r9, r3
2000634e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20006350:	2e00      	cmp	r6, #0
20006352:	f000 8423 	beq.w	20006b9c <_dtoa_r+0x85c>
20006356:	6832      	ldr	r2, [r6, #0]
20006358:	b182      	cbz	r2, 2000637c <_dtoa_r+0x3c>
2000635a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000635c:	f04f 0c01 	mov.w	ip, #1
20006360:	6876      	ldr	r6, [r6, #4]
20006362:	4620      	mov	r0, r4
20006364:	680b      	ldr	r3, [r1, #0]
20006366:	6056      	str	r6, [r2, #4]
20006368:	684a      	ldr	r2, [r1, #4]
2000636a:	4619      	mov	r1, r3
2000636c:	fa0c f202 	lsl.w	r2, ip, r2
20006370:	609a      	str	r2, [r3, #8]
20006372:	f001 ff81 	bl	20008278 <_Bfree>
20006376:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006378:	2200      	movs	r2, #0
2000637a:	601a      	str	r2, [r3, #0]
2000637c:	f1b9 0600 	subs.w	r6, r9, #0
20006380:	db38      	blt.n	200063f4 <_dtoa_r+0xb4>
20006382:	2300      	movs	r3, #0
20006384:	602b      	str	r3, [r5, #0]
20006386:	f240 0300 	movw	r3, #0
2000638a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000638e:	461a      	mov	r2, r3
20006390:	ea06 0303 	and.w	r3, r6, r3
20006394:	4293      	cmp	r3, r2
20006396:	d017      	beq.n	200063c8 <_dtoa_r+0x88>
20006398:	2200      	movs	r2, #0
2000639a:	2300      	movs	r3, #0
2000639c:	4640      	mov	r0, r8
2000639e:	4649      	mov	r1, r9
200063a0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200063a4:	f003 fc46 	bl	20009c34 <__aeabi_dcmpeq>
200063a8:	2800      	cmp	r0, #0
200063aa:	d029      	beq.n	20006400 <_dtoa_r+0xc0>
200063ac:	982c      	ldr	r0, [sp, #176]	; 0xb0
200063ae:	2301      	movs	r3, #1
200063b0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200063b2:	6003      	str	r3, [r0, #0]
200063b4:	2900      	cmp	r1, #0
200063b6:	f000 80d0 	beq.w	2000655a <_dtoa_r+0x21a>
200063ba:	4b79      	ldr	r3, [pc, #484]	; (200065a0 <_dtoa_r+0x260>)
200063bc:	1e58      	subs	r0, r3, #1
200063be:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200063c0:	6013      	str	r3, [r2, #0]
200063c2:	b021      	add	sp, #132	; 0x84
200063c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200063c8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200063ca:	f242 730f 	movw	r3, #9999	; 0x270f
200063ce:	6003      	str	r3, [r0, #0]
200063d0:	f1b8 0f00 	cmp.w	r8, #0
200063d4:	f000 8095 	beq.w	20006502 <_dtoa_r+0x1c2>
200063d8:	f24a 6030 	movw	r0, #42544	; 0xa630
200063dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200063e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200063e2:	2900      	cmp	r1, #0
200063e4:	d0ed      	beq.n	200063c2 <_dtoa_r+0x82>
200063e6:	78c2      	ldrb	r2, [r0, #3]
200063e8:	1cc3      	adds	r3, r0, #3
200063ea:	2a00      	cmp	r2, #0
200063ec:	d0e7      	beq.n	200063be <_dtoa_r+0x7e>
200063ee:	f100 0308 	add.w	r3, r0, #8
200063f2:	e7e4      	b.n	200063be <_dtoa_r+0x7e>
200063f4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200063f8:	2301      	movs	r3, #1
200063fa:	46b1      	mov	r9, r6
200063fc:	602b      	str	r3, [r5, #0]
200063fe:	e7c2      	b.n	20006386 <_dtoa_r+0x46>
20006400:	4620      	mov	r0, r4
20006402:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006406:	a91e      	add	r1, sp, #120	; 0x78
20006408:	9100      	str	r1, [sp, #0]
2000640a:	a91f      	add	r1, sp, #124	; 0x7c
2000640c:	9101      	str	r1, [sp, #4]
2000640e:	f001 ff85 	bl	2000831c <__d2b>
20006412:	f3c6 550a 	ubfx	r5, r6, #20, #11
20006416:	4683      	mov	fp, r0
20006418:	2d00      	cmp	r5, #0
2000641a:	d07e      	beq.n	2000651a <_dtoa_r+0x1da>
2000641c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006420:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20006424:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006426:	3d07      	subs	r5, #7
20006428:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000642c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006430:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20006434:	2300      	movs	r3, #0
20006436:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000643a:	9319      	str	r3, [sp, #100]	; 0x64
2000643c:	f240 0300 	movw	r3, #0
20006440:	2200      	movs	r2, #0
20006442:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20006446:	f002 ffd9 	bl	200093fc <__aeabi_dsub>
2000644a:	a34f      	add	r3, pc, #316	; (adr r3, 20006588 <_dtoa_r+0x248>)
2000644c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006450:	f003 f988 	bl	20009764 <__aeabi_dmul>
20006454:	a34e      	add	r3, pc, #312	; (adr r3, 20006590 <_dtoa_r+0x250>)
20006456:	e9d3 2300 	ldrd	r2, r3, [r3]
2000645a:	f002 ffd1 	bl	20009400 <__adddf3>
2000645e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006462:	4628      	mov	r0, r5
20006464:	f003 f918 	bl	20009698 <__aeabi_i2d>
20006468:	a34b      	add	r3, pc, #300	; (adr r3, 20006598 <_dtoa_r+0x258>)
2000646a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000646e:	f003 f979 	bl	20009764 <__aeabi_dmul>
20006472:	4602      	mov	r2, r0
20006474:	460b      	mov	r3, r1
20006476:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000647a:	f002 ffc1 	bl	20009400 <__adddf3>
2000647e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006482:	f003 fc09 	bl	20009c98 <__aeabi_d2iz>
20006486:	2200      	movs	r2, #0
20006488:	2300      	movs	r3, #0
2000648a:	4606      	mov	r6, r0
2000648c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006490:	f003 fbda 	bl	20009c48 <__aeabi_dcmplt>
20006494:	b140      	cbz	r0, 200064a8 <_dtoa_r+0x168>
20006496:	4630      	mov	r0, r6
20006498:	f003 f8fe 	bl	20009698 <__aeabi_i2d>
2000649c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200064a0:	f003 fbc8 	bl	20009c34 <__aeabi_dcmpeq>
200064a4:	b900      	cbnz	r0, 200064a8 <_dtoa_r+0x168>
200064a6:	3e01      	subs	r6, #1
200064a8:	2e16      	cmp	r6, #22
200064aa:	d95b      	bls.n	20006564 <_dtoa_r+0x224>
200064ac:	2301      	movs	r3, #1
200064ae:	9318      	str	r3, [sp, #96]	; 0x60
200064b0:	3f01      	subs	r7, #1
200064b2:	ebb7 0a05 	subs.w	sl, r7, r5
200064b6:	bf42      	ittt	mi
200064b8:	f1ca 0a00 	rsbmi	sl, sl, #0
200064bc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200064c0:	f04f 0a00 	movmi.w	sl, #0
200064c4:	d401      	bmi.n	200064ca <_dtoa_r+0x18a>
200064c6:	2200      	movs	r2, #0
200064c8:	920f      	str	r2, [sp, #60]	; 0x3c
200064ca:	2e00      	cmp	r6, #0
200064cc:	f2c0 8371 	blt.w	20006bb2 <_dtoa_r+0x872>
200064d0:	44b2      	add	sl, r6
200064d2:	2300      	movs	r3, #0
200064d4:	9617      	str	r6, [sp, #92]	; 0x5c
200064d6:	9315      	str	r3, [sp, #84]	; 0x54
200064d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200064da:	2b09      	cmp	r3, #9
200064dc:	d862      	bhi.n	200065a4 <_dtoa_r+0x264>
200064de:	2b05      	cmp	r3, #5
200064e0:	f340 8677 	ble.w	200071d2 <_dtoa_r+0xe92>
200064e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200064e6:	2700      	movs	r7, #0
200064e8:	3804      	subs	r0, #4
200064ea:	902a      	str	r0, [sp, #168]	; 0xa8
200064ec:	992a      	ldr	r1, [sp, #168]	; 0xa8
200064ee:	1e8b      	subs	r3, r1, #2
200064f0:	2b03      	cmp	r3, #3
200064f2:	f200 83dd 	bhi.w	20006cb0 <_dtoa_r+0x970>
200064f6:	e8df f013 	tbh	[pc, r3, lsl #1]
200064fa:	03a5      	.short	0x03a5
200064fc:	03d503d8 	.word	0x03d503d8
20006500:	03c4      	.short	0x03c4
20006502:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20006506:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000650a:	2e00      	cmp	r6, #0
2000650c:	f47f af64 	bne.w	200063d8 <_dtoa_r+0x98>
20006510:	f24a 6024 	movw	r0, #42532	; 0xa624
20006514:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006518:	e762      	b.n	200063e0 <_dtoa_r+0xa0>
2000651a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000651c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000651e:	18fb      	adds	r3, r7, r3
20006520:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006524:	1c9d      	adds	r5, r3, #2
20006526:	2d20      	cmp	r5, #32
20006528:	bfdc      	itt	le
2000652a:	f1c5 0020 	rsble	r0, r5, #32
2000652e:	fa08 f000 	lslle.w	r0, r8, r0
20006532:	dd08      	ble.n	20006546 <_dtoa_r+0x206>
20006534:	3b1e      	subs	r3, #30
20006536:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000653a:	fa16 f202 	lsls.w	r2, r6, r2
2000653e:	fa28 f303 	lsr.w	r3, r8, r3
20006542:	ea42 0003 	orr.w	r0, r2, r3
20006546:	f003 f897 	bl	20009678 <__aeabi_ui2d>
2000654a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000654e:	2201      	movs	r2, #1
20006550:	3d03      	subs	r5, #3
20006552:	9219      	str	r2, [sp, #100]	; 0x64
20006554:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20006558:	e770      	b.n	2000643c <_dtoa_r+0xfc>
2000655a:	f24a 6020 	movw	r0, #42528	; 0xa620
2000655e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006562:	e72e      	b.n	200063c2 <_dtoa_r+0x82>
20006564:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
20006568:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000656c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006570:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006574:	e9d3 2300 	ldrd	r2, r3, [r3]
20006578:	f003 fb66 	bl	20009c48 <__aeabi_dcmplt>
2000657c:	2800      	cmp	r0, #0
2000657e:	f040 8320 	bne.w	20006bc2 <_dtoa_r+0x882>
20006582:	9018      	str	r0, [sp, #96]	; 0x60
20006584:	e794      	b.n	200064b0 <_dtoa_r+0x170>
20006586:	bf00      	nop
20006588:	636f4361 	.word	0x636f4361
2000658c:	3fd287a7 	.word	0x3fd287a7
20006590:	8b60c8b3 	.word	0x8b60c8b3
20006594:	3fc68a28 	.word	0x3fc68a28
20006598:	509f79fb 	.word	0x509f79fb
2000659c:	3fd34413 	.word	0x3fd34413
200065a0:	2000a621 	.word	0x2000a621
200065a4:	2300      	movs	r3, #0
200065a6:	f04f 30ff 	mov.w	r0, #4294967295
200065aa:	461f      	mov	r7, r3
200065ac:	2101      	movs	r1, #1
200065ae:	932a      	str	r3, [sp, #168]	; 0xa8
200065b0:	9011      	str	r0, [sp, #68]	; 0x44
200065b2:	9116      	str	r1, [sp, #88]	; 0x58
200065b4:	9008      	str	r0, [sp, #32]
200065b6:	932b      	str	r3, [sp, #172]	; 0xac
200065b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200065ba:	2300      	movs	r3, #0
200065bc:	606b      	str	r3, [r5, #4]
200065be:	4620      	mov	r0, r4
200065c0:	6869      	ldr	r1, [r5, #4]
200065c2:	f001 fe75 	bl	200082b0 <_Balloc>
200065c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200065c8:	6028      	str	r0, [r5, #0]
200065ca:	681b      	ldr	r3, [r3, #0]
200065cc:	9310      	str	r3, [sp, #64]	; 0x40
200065ce:	2f00      	cmp	r7, #0
200065d0:	f000 815b 	beq.w	2000688a <_dtoa_r+0x54a>
200065d4:	2e00      	cmp	r6, #0
200065d6:	f340 842a 	ble.w	20006e2e <_dtoa_r+0xaee>
200065da:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
200065de:	f006 020f 	and.w	r2, r6, #15
200065e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065e6:	1135      	asrs	r5, r6, #4
200065e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
200065ec:	f015 0f10 	tst.w	r5, #16
200065f0:	e9d3 0100 	ldrd	r0, r1, [r3]
200065f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200065f8:	f000 82e7 	beq.w	20006bca <_dtoa_r+0x88a>
200065fc:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
20006600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006604:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006608:	f005 050f 	and.w	r5, r5, #15
2000660c:	f04f 0803 	mov.w	r8, #3
20006610:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006614:	f003 f9d0 	bl	200099b8 <__aeabi_ddiv>
20006618:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000661c:	b1bd      	cbz	r5, 2000664e <_dtoa_r+0x30e>
2000661e:	f24a 77b0 	movw	r7, #42928	; 0xa7b0
20006622:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006626:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000662a:	f015 0f01 	tst.w	r5, #1
2000662e:	4610      	mov	r0, r2
20006630:	4619      	mov	r1, r3
20006632:	d007      	beq.n	20006644 <_dtoa_r+0x304>
20006634:	e9d7 2300 	ldrd	r2, r3, [r7]
20006638:	f108 0801 	add.w	r8, r8, #1
2000663c:	f003 f892 	bl	20009764 <__aeabi_dmul>
20006640:	4602      	mov	r2, r0
20006642:	460b      	mov	r3, r1
20006644:	3708      	adds	r7, #8
20006646:	106d      	asrs	r5, r5, #1
20006648:	d1ef      	bne.n	2000662a <_dtoa_r+0x2ea>
2000664a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000664e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006652:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006656:	f003 f9af 	bl	200099b8 <__aeabi_ddiv>
2000665a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000665e:	9918      	ldr	r1, [sp, #96]	; 0x60
20006660:	2900      	cmp	r1, #0
20006662:	f000 80de 	beq.w	20006822 <_dtoa_r+0x4e2>
20006666:	f240 0300 	movw	r3, #0
2000666a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000666e:	2200      	movs	r2, #0
20006670:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006674:	f04f 0500 	mov.w	r5, #0
20006678:	f003 fae6 	bl	20009c48 <__aeabi_dcmplt>
2000667c:	b108      	cbz	r0, 20006682 <_dtoa_r+0x342>
2000667e:	f04f 0501 	mov.w	r5, #1
20006682:	9a08      	ldr	r2, [sp, #32]
20006684:	2a00      	cmp	r2, #0
20006686:	bfd4      	ite	le
20006688:	2500      	movle	r5, #0
2000668a:	f005 0501 	andgt.w	r5, r5, #1
2000668e:	2d00      	cmp	r5, #0
20006690:	f000 80c7 	beq.w	20006822 <_dtoa_r+0x4e2>
20006694:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006696:	2b00      	cmp	r3, #0
20006698:	f340 80f5 	ble.w	20006886 <_dtoa_r+0x546>
2000669c:	f240 0300 	movw	r3, #0
200066a0:	2200      	movs	r2, #0
200066a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200066a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200066aa:	f003 f85b 	bl	20009764 <__aeabi_dmul>
200066ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200066b2:	f108 0001 	add.w	r0, r8, #1
200066b6:	1e71      	subs	r1, r6, #1
200066b8:	9112      	str	r1, [sp, #72]	; 0x48
200066ba:	f002 ffed 	bl	20009698 <__aeabi_i2d>
200066be:	4602      	mov	r2, r0
200066c0:	460b      	mov	r3, r1
200066c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200066c6:	f003 f84d 	bl	20009764 <__aeabi_dmul>
200066ca:	f240 0300 	movw	r3, #0
200066ce:	2200      	movs	r2, #0
200066d0:	f2c4 031c 	movt	r3, #16412	; 0x401c
200066d4:	f002 fe94 	bl	20009400 <__adddf3>
200066d8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200066dc:	4680      	mov	r8, r0
200066de:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200066e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200066e4:	2b00      	cmp	r3, #0
200066e6:	f000 83ad 	beq.w	20006e44 <_dtoa_r+0xb04>
200066ea:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
200066ee:	f240 0100 	movw	r1, #0
200066f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066f6:	2000      	movs	r0, #0
200066f8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
200066fc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006700:	f8cd c00c 	str.w	ip, [sp, #12]
20006704:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006708:	f003 f956 	bl	200099b8 <__aeabi_ddiv>
2000670c:	4642      	mov	r2, r8
2000670e:	464b      	mov	r3, r9
20006710:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006712:	f002 fe73 	bl	200093fc <__aeabi_dsub>
20006716:	4680      	mov	r8, r0
20006718:	4689      	mov	r9, r1
2000671a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000671e:	f003 fabb 	bl	20009c98 <__aeabi_d2iz>
20006722:	4607      	mov	r7, r0
20006724:	f002 ffb8 	bl	20009698 <__aeabi_i2d>
20006728:	4602      	mov	r2, r0
2000672a:	460b      	mov	r3, r1
2000672c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006730:	f002 fe64 	bl	200093fc <__aeabi_dsub>
20006734:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006738:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000673c:	4640      	mov	r0, r8
2000673e:	f805 3b01 	strb.w	r3, [r5], #1
20006742:	4649      	mov	r1, r9
20006744:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006748:	f003 fa9c 	bl	20009c84 <__aeabi_dcmpgt>
2000674c:	2800      	cmp	r0, #0
2000674e:	f040 8213 	bne.w	20006b78 <_dtoa_r+0x838>
20006752:	f240 0100 	movw	r1, #0
20006756:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000675a:	2000      	movs	r0, #0
2000675c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006760:	f002 fe4c 	bl	200093fc <__aeabi_dsub>
20006764:	4602      	mov	r2, r0
20006766:	460b      	mov	r3, r1
20006768:	4640      	mov	r0, r8
2000676a:	4649      	mov	r1, r9
2000676c:	f003 fa8a 	bl	20009c84 <__aeabi_dcmpgt>
20006770:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006774:	2800      	cmp	r0, #0
20006776:	f040 83e7 	bne.w	20006f48 <_dtoa_r+0xc08>
2000677a:	f1bc 0f01 	cmp.w	ip, #1
2000677e:	f340 8082 	ble.w	20006886 <_dtoa_r+0x546>
20006782:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20006786:	2701      	movs	r7, #1
20006788:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
2000678c:	961d      	str	r6, [sp, #116]	; 0x74
2000678e:	4666      	mov	r6, ip
20006790:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20006794:	940c      	str	r4, [sp, #48]	; 0x30
20006796:	e010      	b.n	200067ba <_dtoa_r+0x47a>
20006798:	f240 0100 	movw	r1, #0
2000679c:	2000      	movs	r0, #0
2000679e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200067a2:	f002 fe2b 	bl	200093fc <__aeabi_dsub>
200067a6:	4642      	mov	r2, r8
200067a8:	464b      	mov	r3, r9
200067aa:	f003 fa4d 	bl	20009c48 <__aeabi_dcmplt>
200067ae:	2800      	cmp	r0, #0
200067b0:	f040 83c7 	bne.w	20006f42 <_dtoa_r+0xc02>
200067b4:	42b7      	cmp	r7, r6
200067b6:	f280 848b 	bge.w	200070d0 <_dtoa_r+0xd90>
200067ba:	f240 0300 	movw	r3, #0
200067be:	4640      	mov	r0, r8
200067c0:	4649      	mov	r1, r9
200067c2:	2200      	movs	r2, #0
200067c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200067c8:	3501      	adds	r5, #1
200067ca:	f002 ffcb 	bl	20009764 <__aeabi_dmul>
200067ce:	f240 0300 	movw	r3, #0
200067d2:	2200      	movs	r2, #0
200067d4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200067d8:	4680      	mov	r8, r0
200067da:	4689      	mov	r9, r1
200067dc:	4650      	mov	r0, sl
200067de:	4659      	mov	r1, fp
200067e0:	f002 ffc0 	bl	20009764 <__aeabi_dmul>
200067e4:	468b      	mov	fp, r1
200067e6:	4682      	mov	sl, r0
200067e8:	f003 fa56 	bl	20009c98 <__aeabi_d2iz>
200067ec:	4604      	mov	r4, r0
200067ee:	f002 ff53 	bl	20009698 <__aeabi_i2d>
200067f2:	3430      	adds	r4, #48	; 0x30
200067f4:	4602      	mov	r2, r0
200067f6:	460b      	mov	r3, r1
200067f8:	4650      	mov	r0, sl
200067fa:	4659      	mov	r1, fp
200067fc:	f002 fdfe 	bl	200093fc <__aeabi_dsub>
20006800:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006802:	464b      	mov	r3, r9
20006804:	55d4      	strb	r4, [r2, r7]
20006806:	4642      	mov	r2, r8
20006808:	3701      	adds	r7, #1
2000680a:	4682      	mov	sl, r0
2000680c:	468b      	mov	fp, r1
2000680e:	f003 fa1b 	bl	20009c48 <__aeabi_dcmplt>
20006812:	4652      	mov	r2, sl
20006814:	465b      	mov	r3, fp
20006816:	2800      	cmp	r0, #0
20006818:	d0be      	beq.n	20006798 <_dtoa_r+0x458>
2000681a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000681e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006820:	e1aa      	b.n	20006b78 <_dtoa_r+0x838>
20006822:	4640      	mov	r0, r8
20006824:	f002 ff38 	bl	20009698 <__aeabi_i2d>
20006828:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000682c:	f002 ff9a 	bl	20009764 <__aeabi_dmul>
20006830:	f240 0300 	movw	r3, #0
20006834:	2200      	movs	r2, #0
20006836:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000683a:	f002 fde1 	bl	20009400 <__adddf3>
2000683e:	9a08      	ldr	r2, [sp, #32]
20006840:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006844:	4680      	mov	r8, r0
20006846:	46a9      	mov	r9, r5
20006848:	2a00      	cmp	r2, #0
2000684a:	f040 82ec 	bne.w	20006e26 <_dtoa_r+0xae6>
2000684e:	f240 0300 	movw	r3, #0
20006852:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006856:	2200      	movs	r2, #0
20006858:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000685c:	f002 fdce 	bl	200093fc <__aeabi_dsub>
20006860:	4642      	mov	r2, r8
20006862:	462b      	mov	r3, r5
20006864:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006868:	f003 fa0c 	bl	20009c84 <__aeabi_dcmpgt>
2000686c:	2800      	cmp	r0, #0
2000686e:	f040 824a 	bne.w	20006d06 <_dtoa_r+0x9c6>
20006872:	4642      	mov	r2, r8
20006874:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006878:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
2000687c:	f003 f9e4 	bl	20009c48 <__aeabi_dcmplt>
20006880:	2800      	cmp	r0, #0
20006882:	f040 81d5 	bne.w	20006c30 <_dtoa_r+0x8f0>
20006886:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
2000688a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000688c:	ea6f 0703 	mvn.w	r7, r3
20006890:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006894:	2e0e      	cmp	r6, #14
20006896:	bfcc      	ite	gt
20006898:	2700      	movgt	r7, #0
2000689a:	f007 0701 	andle.w	r7, r7, #1
2000689e:	2f00      	cmp	r7, #0
200068a0:	f000 80b7 	beq.w	20006a12 <_dtoa_r+0x6d2>
200068a4:	982b      	ldr	r0, [sp, #172]	; 0xac
200068a6:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
200068aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200068ae:	9908      	ldr	r1, [sp, #32]
200068b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200068b4:	0fc2      	lsrs	r2, r0, #31
200068b6:	2900      	cmp	r1, #0
200068b8:	bfcc      	ite	gt
200068ba:	2200      	movgt	r2, #0
200068bc:	f002 0201 	andle.w	r2, r2, #1
200068c0:	e9d3 0100 	ldrd	r0, r1, [r3]
200068c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200068c8:	2a00      	cmp	r2, #0
200068ca:	f040 81a0 	bne.w	20006c0e <_dtoa_r+0x8ce>
200068ce:	4602      	mov	r2, r0
200068d0:	460b      	mov	r3, r1
200068d2:	4640      	mov	r0, r8
200068d4:	4649      	mov	r1, r9
200068d6:	f003 f86f 	bl	200099b8 <__aeabi_ddiv>
200068da:	9d10      	ldr	r5, [sp, #64]	; 0x40
200068dc:	f003 f9dc 	bl	20009c98 <__aeabi_d2iz>
200068e0:	4682      	mov	sl, r0
200068e2:	f002 fed9 	bl	20009698 <__aeabi_i2d>
200068e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200068ea:	f002 ff3b 	bl	20009764 <__aeabi_dmul>
200068ee:	4602      	mov	r2, r0
200068f0:	460b      	mov	r3, r1
200068f2:	4640      	mov	r0, r8
200068f4:	4649      	mov	r1, r9
200068f6:	f002 fd81 	bl	200093fc <__aeabi_dsub>
200068fa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200068fe:	f805 3b01 	strb.w	r3, [r5], #1
20006902:	9a08      	ldr	r2, [sp, #32]
20006904:	2a01      	cmp	r2, #1
20006906:	4680      	mov	r8, r0
20006908:	4689      	mov	r9, r1
2000690a:	d052      	beq.n	200069b2 <_dtoa_r+0x672>
2000690c:	f240 0300 	movw	r3, #0
20006910:	2200      	movs	r2, #0
20006912:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006916:	f002 ff25 	bl	20009764 <__aeabi_dmul>
2000691a:	2200      	movs	r2, #0
2000691c:	2300      	movs	r3, #0
2000691e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006922:	f003 f987 	bl	20009c34 <__aeabi_dcmpeq>
20006926:	2800      	cmp	r0, #0
20006928:	f040 81eb 	bne.w	20006d02 <_dtoa_r+0x9c2>
2000692c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000692e:	f04f 0801 	mov.w	r8, #1
20006932:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006936:	46a3      	mov	fp, r4
20006938:	1c87      	adds	r7, r0, #2
2000693a:	960f      	str	r6, [sp, #60]	; 0x3c
2000693c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006940:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006944:	e00a      	b.n	2000695c <_dtoa_r+0x61c>
20006946:	f002 ff0d 	bl	20009764 <__aeabi_dmul>
2000694a:	2200      	movs	r2, #0
2000694c:	2300      	movs	r3, #0
2000694e:	4604      	mov	r4, r0
20006950:	460d      	mov	r5, r1
20006952:	f003 f96f 	bl	20009c34 <__aeabi_dcmpeq>
20006956:	2800      	cmp	r0, #0
20006958:	f040 81ce 	bne.w	20006cf8 <_dtoa_r+0x9b8>
2000695c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006960:	4620      	mov	r0, r4
20006962:	4629      	mov	r1, r5
20006964:	f108 0801 	add.w	r8, r8, #1
20006968:	f003 f826 	bl	200099b8 <__aeabi_ddiv>
2000696c:	463e      	mov	r6, r7
2000696e:	f003 f993 	bl	20009c98 <__aeabi_d2iz>
20006972:	4682      	mov	sl, r0
20006974:	f002 fe90 	bl	20009698 <__aeabi_i2d>
20006978:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000697c:	f002 fef2 	bl	20009764 <__aeabi_dmul>
20006980:	4602      	mov	r2, r0
20006982:	460b      	mov	r3, r1
20006984:	4620      	mov	r0, r4
20006986:	4629      	mov	r1, r5
20006988:	f002 fd38 	bl	200093fc <__aeabi_dsub>
2000698c:	2200      	movs	r2, #0
2000698e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006992:	f807 cc01 	strb.w	ip, [r7, #-1]
20006996:	3701      	adds	r7, #1
20006998:	45c1      	cmp	r9, r8
2000699a:	f240 0300 	movw	r3, #0
2000699e:	f2c4 0324 	movt	r3, #16420	; 0x4024
200069a2:	d1d0      	bne.n	20006946 <_dtoa_r+0x606>
200069a4:	4635      	mov	r5, r6
200069a6:	465c      	mov	r4, fp
200069a8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200069aa:	4680      	mov	r8, r0
200069ac:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200069b0:	4689      	mov	r9, r1
200069b2:	4642      	mov	r2, r8
200069b4:	464b      	mov	r3, r9
200069b6:	4640      	mov	r0, r8
200069b8:	4649      	mov	r1, r9
200069ba:	f002 fd21 	bl	20009400 <__adddf3>
200069be:	4680      	mov	r8, r0
200069c0:	4689      	mov	r9, r1
200069c2:	4642      	mov	r2, r8
200069c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200069c8:	464b      	mov	r3, r9
200069ca:	f003 f93d 	bl	20009c48 <__aeabi_dcmplt>
200069ce:	b960      	cbnz	r0, 200069ea <_dtoa_r+0x6aa>
200069d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200069d4:	4642      	mov	r2, r8
200069d6:	464b      	mov	r3, r9
200069d8:	f003 f92c 	bl	20009c34 <__aeabi_dcmpeq>
200069dc:	2800      	cmp	r0, #0
200069de:	f000 8190 	beq.w	20006d02 <_dtoa_r+0x9c2>
200069e2:	f01a 0f01 	tst.w	sl, #1
200069e6:	f000 818c 	beq.w	20006d02 <_dtoa_r+0x9c2>
200069ea:	9910      	ldr	r1, [sp, #64]	; 0x40
200069ec:	e000      	b.n	200069f0 <_dtoa_r+0x6b0>
200069ee:	461d      	mov	r5, r3
200069f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200069f4:	1e6b      	subs	r3, r5, #1
200069f6:	2a39      	cmp	r2, #57	; 0x39
200069f8:	f040 8367 	bne.w	200070ca <_dtoa_r+0xd8a>
200069fc:	428b      	cmp	r3, r1
200069fe:	d1f6      	bne.n	200069ee <_dtoa_r+0x6ae>
20006a00:	9910      	ldr	r1, [sp, #64]	; 0x40
20006a02:	2330      	movs	r3, #48	; 0x30
20006a04:	3601      	adds	r6, #1
20006a06:	2231      	movs	r2, #49	; 0x31
20006a08:	700b      	strb	r3, [r1, #0]
20006a0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006a0c:	701a      	strb	r2, [r3, #0]
20006a0e:	9612      	str	r6, [sp, #72]	; 0x48
20006a10:	e0b2      	b.n	20006b78 <_dtoa_r+0x838>
20006a12:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006a14:	2a00      	cmp	r2, #0
20006a16:	f040 80df 	bne.w	20006bd8 <_dtoa_r+0x898>
20006a1a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006a1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006a1e:	920c      	str	r2, [sp, #48]	; 0x30
20006a20:	2d00      	cmp	r5, #0
20006a22:	bfd4      	ite	le
20006a24:	2300      	movle	r3, #0
20006a26:	2301      	movgt	r3, #1
20006a28:	f1ba 0f00 	cmp.w	sl, #0
20006a2c:	bfd4      	ite	le
20006a2e:	2300      	movle	r3, #0
20006a30:	f003 0301 	andgt.w	r3, r3, #1
20006a34:	b14b      	cbz	r3, 20006a4a <_dtoa_r+0x70a>
20006a36:	45aa      	cmp	sl, r5
20006a38:	bfb4      	ite	lt
20006a3a:	4653      	movlt	r3, sl
20006a3c:	462b      	movge	r3, r5
20006a3e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006a40:	ebc3 0a0a 	rsb	sl, r3, sl
20006a44:	1aed      	subs	r5, r5, r3
20006a46:	1ac0      	subs	r0, r0, r3
20006a48:	900f      	str	r0, [sp, #60]	; 0x3c
20006a4a:	9915      	ldr	r1, [sp, #84]	; 0x54
20006a4c:	2900      	cmp	r1, #0
20006a4e:	dd1c      	ble.n	20006a8a <_dtoa_r+0x74a>
20006a50:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006a52:	2a00      	cmp	r2, #0
20006a54:	f000 82e9 	beq.w	2000702a <_dtoa_r+0xcea>
20006a58:	2f00      	cmp	r7, #0
20006a5a:	dd12      	ble.n	20006a82 <_dtoa_r+0x742>
20006a5c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006a5e:	463a      	mov	r2, r7
20006a60:	4620      	mov	r0, r4
20006a62:	f001 fe85 	bl	20008770 <__pow5mult>
20006a66:	465a      	mov	r2, fp
20006a68:	900c      	str	r0, [sp, #48]	; 0x30
20006a6a:	4620      	mov	r0, r4
20006a6c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006a6e:	f001 fd97 	bl	200085a0 <__multiply>
20006a72:	4659      	mov	r1, fp
20006a74:	4603      	mov	r3, r0
20006a76:	4620      	mov	r0, r4
20006a78:	9303      	str	r3, [sp, #12]
20006a7a:	f001 fbfd 	bl	20008278 <_Bfree>
20006a7e:	9b03      	ldr	r3, [sp, #12]
20006a80:	469b      	mov	fp, r3
20006a82:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006a84:	1bda      	subs	r2, r3, r7
20006a86:	f040 8311 	bne.w	200070ac <_dtoa_r+0xd6c>
20006a8a:	2101      	movs	r1, #1
20006a8c:	4620      	mov	r0, r4
20006a8e:	f001 fe21 	bl	200086d4 <__i2b>
20006a92:	9006      	str	r0, [sp, #24]
20006a94:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006a96:	2800      	cmp	r0, #0
20006a98:	dd05      	ble.n	20006aa6 <_dtoa_r+0x766>
20006a9a:	9906      	ldr	r1, [sp, #24]
20006a9c:	4620      	mov	r0, r4
20006a9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006aa0:	f001 fe66 	bl	20008770 <__pow5mult>
20006aa4:	9006      	str	r0, [sp, #24]
20006aa6:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006aa8:	2901      	cmp	r1, #1
20006aaa:	f340 810a 	ble.w	20006cc2 <_dtoa_r+0x982>
20006aae:	2700      	movs	r7, #0
20006ab0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006ab2:	2b00      	cmp	r3, #0
20006ab4:	f040 8261 	bne.w	20006f7a <_dtoa_r+0xc3a>
20006ab8:	2301      	movs	r3, #1
20006aba:	4453      	add	r3, sl
20006abc:	f013 031f 	ands.w	r3, r3, #31
20006ac0:	f040 812a 	bne.w	20006d18 <_dtoa_r+0x9d8>
20006ac4:	231c      	movs	r3, #28
20006ac6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006ac8:	449a      	add	sl, r3
20006aca:	18ed      	adds	r5, r5, r3
20006acc:	18d2      	adds	r2, r2, r3
20006ace:	920f      	str	r2, [sp, #60]	; 0x3c
20006ad0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006ad2:	2b00      	cmp	r3, #0
20006ad4:	dd05      	ble.n	20006ae2 <_dtoa_r+0x7a2>
20006ad6:	4659      	mov	r1, fp
20006ad8:	461a      	mov	r2, r3
20006ada:	4620      	mov	r0, r4
20006adc:	f001 fd02 	bl	200084e4 <__lshift>
20006ae0:	4683      	mov	fp, r0
20006ae2:	f1ba 0f00 	cmp.w	sl, #0
20006ae6:	dd05      	ble.n	20006af4 <_dtoa_r+0x7b4>
20006ae8:	9906      	ldr	r1, [sp, #24]
20006aea:	4652      	mov	r2, sl
20006aec:	4620      	mov	r0, r4
20006aee:	f001 fcf9 	bl	200084e4 <__lshift>
20006af2:	9006      	str	r0, [sp, #24]
20006af4:	9818      	ldr	r0, [sp, #96]	; 0x60
20006af6:	2800      	cmp	r0, #0
20006af8:	f040 8229 	bne.w	20006f4e <_dtoa_r+0xc0e>
20006afc:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006afe:	9908      	ldr	r1, [sp, #32]
20006b00:	2802      	cmp	r0, #2
20006b02:	bfd4      	ite	le
20006b04:	2300      	movle	r3, #0
20006b06:	2301      	movgt	r3, #1
20006b08:	2900      	cmp	r1, #0
20006b0a:	bfcc      	ite	gt
20006b0c:	2300      	movgt	r3, #0
20006b0e:	f003 0301 	andle.w	r3, r3, #1
20006b12:	2b00      	cmp	r3, #0
20006b14:	f000 810c 	beq.w	20006d30 <_dtoa_r+0x9f0>
20006b18:	2900      	cmp	r1, #0
20006b1a:	f040 808c 	bne.w	20006c36 <_dtoa_r+0x8f6>
20006b1e:	2205      	movs	r2, #5
20006b20:	9906      	ldr	r1, [sp, #24]
20006b22:	9b08      	ldr	r3, [sp, #32]
20006b24:	4620      	mov	r0, r4
20006b26:	f001 fddf 	bl	200086e8 <__multadd>
20006b2a:	9006      	str	r0, [sp, #24]
20006b2c:	4658      	mov	r0, fp
20006b2e:	9906      	ldr	r1, [sp, #24]
20006b30:	f001 fa68 	bl	20008004 <__mcmp>
20006b34:	2800      	cmp	r0, #0
20006b36:	dd7e      	ble.n	20006c36 <_dtoa_r+0x8f6>
20006b38:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006b3a:	3601      	adds	r6, #1
20006b3c:	2700      	movs	r7, #0
20006b3e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006b42:	2331      	movs	r3, #49	; 0x31
20006b44:	f805 3b01 	strb.w	r3, [r5], #1
20006b48:	9906      	ldr	r1, [sp, #24]
20006b4a:	4620      	mov	r0, r4
20006b4c:	f001 fb94 	bl	20008278 <_Bfree>
20006b50:	f1ba 0f00 	cmp.w	sl, #0
20006b54:	f000 80d5 	beq.w	20006d02 <_dtoa_r+0x9c2>
20006b58:	1e3b      	subs	r3, r7, #0
20006b5a:	bf18      	it	ne
20006b5c:	2301      	movne	r3, #1
20006b5e:	4557      	cmp	r7, sl
20006b60:	bf0c      	ite	eq
20006b62:	2300      	moveq	r3, #0
20006b64:	f003 0301 	andne.w	r3, r3, #1
20006b68:	2b00      	cmp	r3, #0
20006b6a:	f040 80d0 	bne.w	20006d0e <_dtoa_r+0x9ce>
20006b6e:	4651      	mov	r1, sl
20006b70:	4620      	mov	r0, r4
20006b72:	f001 fb81 	bl	20008278 <_Bfree>
20006b76:	9612      	str	r6, [sp, #72]	; 0x48
20006b78:	4620      	mov	r0, r4
20006b7a:	4659      	mov	r1, fp
20006b7c:	f001 fb7c 	bl	20008278 <_Bfree>
20006b80:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006b82:	1c53      	adds	r3, r2, #1
20006b84:	2200      	movs	r2, #0
20006b86:	702a      	strb	r2, [r5, #0]
20006b88:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006b8a:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006b8c:	6003      	str	r3, [r0, #0]
20006b8e:	2900      	cmp	r1, #0
20006b90:	f000 81d4 	beq.w	20006f3c <_dtoa_r+0xbfc>
20006b94:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006b96:	9810      	ldr	r0, [sp, #64]	; 0x40
20006b98:	6015      	str	r5, [r2, #0]
20006b9a:	e412      	b.n	200063c2 <_dtoa_r+0x82>
20006b9c:	2010      	movs	r0, #16
20006b9e:	f7fd fa8b 	bl	200040b8 <malloc>
20006ba2:	60c6      	str	r6, [r0, #12]
20006ba4:	6046      	str	r6, [r0, #4]
20006ba6:	6086      	str	r6, [r0, #8]
20006ba8:	6006      	str	r6, [r0, #0]
20006baa:	4606      	mov	r6, r0
20006bac:	6260      	str	r0, [r4, #36]	; 0x24
20006bae:	f7ff bbd2 	b.w	20006356 <_dtoa_r+0x16>
20006bb2:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006bb4:	4271      	negs	r1, r6
20006bb6:	2200      	movs	r2, #0
20006bb8:	9115      	str	r1, [sp, #84]	; 0x54
20006bba:	1b80      	subs	r0, r0, r6
20006bbc:	9217      	str	r2, [sp, #92]	; 0x5c
20006bbe:	900f      	str	r0, [sp, #60]	; 0x3c
20006bc0:	e48a      	b.n	200064d8 <_dtoa_r+0x198>
20006bc2:	2100      	movs	r1, #0
20006bc4:	3e01      	subs	r6, #1
20006bc6:	9118      	str	r1, [sp, #96]	; 0x60
20006bc8:	e472      	b.n	200064b0 <_dtoa_r+0x170>
20006bca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006bce:	f04f 0802 	mov.w	r8, #2
20006bd2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006bd6:	e521      	b.n	2000661c <_dtoa_r+0x2dc>
20006bd8:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006bda:	2801      	cmp	r0, #1
20006bdc:	f340 826c 	ble.w	200070b8 <_dtoa_r+0xd78>
20006be0:	9a08      	ldr	r2, [sp, #32]
20006be2:	9815      	ldr	r0, [sp, #84]	; 0x54
20006be4:	1e53      	subs	r3, r2, #1
20006be6:	4298      	cmp	r0, r3
20006be8:	f2c0 8258 	blt.w	2000709c <_dtoa_r+0xd5c>
20006bec:	1ac7      	subs	r7, r0, r3
20006bee:	9b08      	ldr	r3, [sp, #32]
20006bf0:	2b00      	cmp	r3, #0
20006bf2:	bfa8      	it	ge
20006bf4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006bf6:	f2c0 8273 	blt.w	200070e0 <_dtoa_r+0xda0>
20006bfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006bfc:	4620      	mov	r0, r4
20006bfe:	2101      	movs	r1, #1
20006c00:	449a      	add	sl, r3
20006c02:	18d2      	adds	r2, r2, r3
20006c04:	920f      	str	r2, [sp, #60]	; 0x3c
20006c06:	f001 fd65 	bl	200086d4 <__i2b>
20006c0a:	900c      	str	r0, [sp, #48]	; 0x30
20006c0c:	e708      	b.n	20006a20 <_dtoa_r+0x6e0>
20006c0e:	9b08      	ldr	r3, [sp, #32]
20006c10:	b973      	cbnz	r3, 20006c30 <_dtoa_r+0x8f0>
20006c12:	f240 0300 	movw	r3, #0
20006c16:	2200      	movs	r2, #0
20006c18:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006c1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006c20:	f002 fda0 	bl	20009764 <__aeabi_dmul>
20006c24:	4642      	mov	r2, r8
20006c26:	464b      	mov	r3, r9
20006c28:	f003 f822 	bl	20009c70 <__aeabi_dcmpge>
20006c2c:	2800      	cmp	r0, #0
20006c2e:	d06a      	beq.n	20006d06 <_dtoa_r+0x9c6>
20006c30:	2200      	movs	r2, #0
20006c32:	9206      	str	r2, [sp, #24]
20006c34:	920c      	str	r2, [sp, #48]	; 0x30
20006c36:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006c38:	2700      	movs	r7, #0
20006c3a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006c3e:	43de      	mvns	r6, r3
20006c40:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006c42:	e781      	b.n	20006b48 <_dtoa_r+0x808>
20006c44:	2100      	movs	r1, #0
20006c46:	9116      	str	r1, [sp, #88]	; 0x58
20006c48:	982b      	ldr	r0, [sp, #172]	; 0xac
20006c4a:	2800      	cmp	r0, #0
20006c4c:	f340 819f 	ble.w	20006f8e <_dtoa_r+0xc4e>
20006c50:	982b      	ldr	r0, [sp, #172]	; 0xac
20006c52:	4601      	mov	r1, r0
20006c54:	9011      	str	r0, [sp, #68]	; 0x44
20006c56:	9008      	str	r0, [sp, #32]
20006c58:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006c5a:	2200      	movs	r2, #0
20006c5c:	2917      	cmp	r1, #23
20006c5e:	606a      	str	r2, [r5, #4]
20006c60:	f240 82ab 	bls.w	200071ba <_dtoa_r+0xe7a>
20006c64:	2304      	movs	r3, #4
20006c66:	005b      	lsls	r3, r3, #1
20006c68:	3201      	adds	r2, #1
20006c6a:	f103 0014 	add.w	r0, r3, #20
20006c6e:	4288      	cmp	r0, r1
20006c70:	d9f9      	bls.n	20006c66 <_dtoa_r+0x926>
20006c72:	9b08      	ldr	r3, [sp, #32]
20006c74:	606a      	str	r2, [r5, #4]
20006c76:	2b0e      	cmp	r3, #14
20006c78:	bf8c      	ite	hi
20006c7a:	2700      	movhi	r7, #0
20006c7c:	f007 0701 	andls.w	r7, r7, #1
20006c80:	e49d      	b.n	200065be <_dtoa_r+0x27e>
20006c82:	2201      	movs	r2, #1
20006c84:	9216      	str	r2, [sp, #88]	; 0x58
20006c86:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006c88:	18f3      	adds	r3, r6, r3
20006c8a:	9311      	str	r3, [sp, #68]	; 0x44
20006c8c:	1c59      	adds	r1, r3, #1
20006c8e:	2900      	cmp	r1, #0
20006c90:	bfc8      	it	gt
20006c92:	9108      	strgt	r1, [sp, #32]
20006c94:	dce0      	bgt.n	20006c58 <_dtoa_r+0x918>
20006c96:	290e      	cmp	r1, #14
20006c98:	bf8c      	ite	hi
20006c9a:	2700      	movhi	r7, #0
20006c9c:	f007 0701 	andls.w	r7, r7, #1
20006ca0:	9108      	str	r1, [sp, #32]
20006ca2:	e489      	b.n	200065b8 <_dtoa_r+0x278>
20006ca4:	2301      	movs	r3, #1
20006ca6:	9316      	str	r3, [sp, #88]	; 0x58
20006ca8:	e7ce      	b.n	20006c48 <_dtoa_r+0x908>
20006caa:	2200      	movs	r2, #0
20006cac:	9216      	str	r2, [sp, #88]	; 0x58
20006cae:	e7ea      	b.n	20006c86 <_dtoa_r+0x946>
20006cb0:	f04f 33ff 	mov.w	r3, #4294967295
20006cb4:	2700      	movs	r7, #0
20006cb6:	2001      	movs	r0, #1
20006cb8:	9311      	str	r3, [sp, #68]	; 0x44
20006cba:	9016      	str	r0, [sp, #88]	; 0x58
20006cbc:	9308      	str	r3, [sp, #32]
20006cbe:	972b      	str	r7, [sp, #172]	; 0xac
20006cc0:	e47a      	b.n	200065b8 <_dtoa_r+0x278>
20006cc2:	f1b8 0f00 	cmp.w	r8, #0
20006cc6:	f47f aef2 	bne.w	20006aae <_dtoa_r+0x76e>
20006cca:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006cce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006cd2:	2b00      	cmp	r3, #0
20006cd4:	f47f aeeb 	bne.w	20006aae <_dtoa_r+0x76e>
20006cd8:	f240 0300 	movw	r3, #0
20006cdc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006ce0:	ea09 0303 	and.w	r3, r9, r3
20006ce4:	2b00      	cmp	r3, #0
20006ce6:	f43f aee2 	beq.w	20006aae <_dtoa_r+0x76e>
20006cea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006cec:	f10a 0a01 	add.w	sl, sl, #1
20006cf0:	2701      	movs	r7, #1
20006cf2:	3201      	adds	r2, #1
20006cf4:	920f      	str	r2, [sp, #60]	; 0x3c
20006cf6:	e6db      	b.n	20006ab0 <_dtoa_r+0x770>
20006cf8:	4635      	mov	r5, r6
20006cfa:	465c      	mov	r4, fp
20006cfc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006cfe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006d02:	9612      	str	r6, [sp, #72]	; 0x48
20006d04:	e738      	b.n	20006b78 <_dtoa_r+0x838>
20006d06:	2000      	movs	r0, #0
20006d08:	9006      	str	r0, [sp, #24]
20006d0a:	900c      	str	r0, [sp, #48]	; 0x30
20006d0c:	e714      	b.n	20006b38 <_dtoa_r+0x7f8>
20006d0e:	4639      	mov	r1, r7
20006d10:	4620      	mov	r0, r4
20006d12:	f001 fab1 	bl	20008278 <_Bfree>
20006d16:	e72a      	b.n	20006b6e <_dtoa_r+0x82e>
20006d18:	f1c3 0320 	rsb	r3, r3, #32
20006d1c:	2b04      	cmp	r3, #4
20006d1e:	f340 8254 	ble.w	200071ca <_dtoa_r+0xe8a>
20006d22:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006d24:	3b04      	subs	r3, #4
20006d26:	449a      	add	sl, r3
20006d28:	18ed      	adds	r5, r5, r3
20006d2a:	18c9      	adds	r1, r1, r3
20006d2c:	910f      	str	r1, [sp, #60]	; 0x3c
20006d2e:	e6cf      	b.n	20006ad0 <_dtoa_r+0x790>
20006d30:	9916      	ldr	r1, [sp, #88]	; 0x58
20006d32:	2900      	cmp	r1, #0
20006d34:	f000 8131 	beq.w	20006f9a <_dtoa_r+0xc5a>
20006d38:	2d00      	cmp	r5, #0
20006d3a:	dd05      	ble.n	20006d48 <_dtoa_r+0xa08>
20006d3c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006d3e:	462a      	mov	r2, r5
20006d40:	4620      	mov	r0, r4
20006d42:	f001 fbcf 	bl	200084e4 <__lshift>
20006d46:	900c      	str	r0, [sp, #48]	; 0x30
20006d48:	2f00      	cmp	r7, #0
20006d4a:	f040 81ea 	bne.w	20007122 <_dtoa_r+0xde2>
20006d4e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006d52:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006d54:	2301      	movs	r3, #1
20006d56:	f008 0001 	and.w	r0, r8, #1
20006d5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006d5c:	9011      	str	r0, [sp, #68]	; 0x44
20006d5e:	950f      	str	r5, [sp, #60]	; 0x3c
20006d60:	461d      	mov	r5, r3
20006d62:	960c      	str	r6, [sp, #48]	; 0x30
20006d64:	9906      	ldr	r1, [sp, #24]
20006d66:	4658      	mov	r0, fp
20006d68:	f7ff fa5a 	bl	20006220 <quorem>
20006d6c:	4639      	mov	r1, r7
20006d6e:	3030      	adds	r0, #48	; 0x30
20006d70:	900b      	str	r0, [sp, #44]	; 0x2c
20006d72:	4658      	mov	r0, fp
20006d74:	f001 f946 	bl	20008004 <__mcmp>
20006d78:	9906      	ldr	r1, [sp, #24]
20006d7a:	4652      	mov	r2, sl
20006d7c:	4606      	mov	r6, r0
20006d7e:	4620      	mov	r0, r4
20006d80:	f001 fb34 	bl	200083ec <__mdiff>
20006d84:	68c3      	ldr	r3, [r0, #12]
20006d86:	4680      	mov	r8, r0
20006d88:	2b00      	cmp	r3, #0
20006d8a:	d03d      	beq.n	20006e08 <_dtoa_r+0xac8>
20006d8c:	f04f 0901 	mov.w	r9, #1
20006d90:	4641      	mov	r1, r8
20006d92:	4620      	mov	r0, r4
20006d94:	f001 fa70 	bl	20008278 <_Bfree>
20006d98:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006d9a:	ea59 0101 	orrs.w	r1, r9, r1
20006d9e:	d103      	bne.n	20006da8 <_dtoa_r+0xa68>
20006da0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006da2:	2a00      	cmp	r2, #0
20006da4:	f000 81eb 	beq.w	2000717e <_dtoa_r+0xe3e>
20006da8:	2e00      	cmp	r6, #0
20006daa:	f2c0 819e 	blt.w	200070ea <_dtoa_r+0xdaa>
20006dae:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006db0:	4332      	orrs	r2, r6
20006db2:	d103      	bne.n	20006dbc <_dtoa_r+0xa7c>
20006db4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006db6:	2b00      	cmp	r3, #0
20006db8:	f000 8197 	beq.w	200070ea <_dtoa_r+0xdaa>
20006dbc:	f1b9 0f00 	cmp.w	r9, #0
20006dc0:	f300 81ce 	bgt.w	20007160 <_dtoa_r+0xe20>
20006dc4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006dc6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006dc8:	f801 2b01 	strb.w	r2, [r1], #1
20006dcc:	9b08      	ldr	r3, [sp, #32]
20006dce:	910f      	str	r1, [sp, #60]	; 0x3c
20006dd0:	429d      	cmp	r5, r3
20006dd2:	f000 81c2 	beq.w	2000715a <_dtoa_r+0xe1a>
20006dd6:	4659      	mov	r1, fp
20006dd8:	220a      	movs	r2, #10
20006dda:	2300      	movs	r3, #0
20006ddc:	4620      	mov	r0, r4
20006dde:	f001 fc83 	bl	200086e8 <__multadd>
20006de2:	4557      	cmp	r7, sl
20006de4:	4639      	mov	r1, r7
20006de6:	4683      	mov	fp, r0
20006de8:	d014      	beq.n	20006e14 <_dtoa_r+0xad4>
20006dea:	220a      	movs	r2, #10
20006dec:	2300      	movs	r3, #0
20006dee:	4620      	mov	r0, r4
20006df0:	3501      	adds	r5, #1
20006df2:	f001 fc79 	bl	200086e8 <__multadd>
20006df6:	4651      	mov	r1, sl
20006df8:	220a      	movs	r2, #10
20006dfa:	2300      	movs	r3, #0
20006dfc:	4607      	mov	r7, r0
20006dfe:	4620      	mov	r0, r4
20006e00:	f001 fc72 	bl	200086e8 <__multadd>
20006e04:	4682      	mov	sl, r0
20006e06:	e7ad      	b.n	20006d64 <_dtoa_r+0xa24>
20006e08:	4658      	mov	r0, fp
20006e0a:	4641      	mov	r1, r8
20006e0c:	f001 f8fa 	bl	20008004 <__mcmp>
20006e10:	4681      	mov	r9, r0
20006e12:	e7bd      	b.n	20006d90 <_dtoa_r+0xa50>
20006e14:	4620      	mov	r0, r4
20006e16:	220a      	movs	r2, #10
20006e18:	2300      	movs	r3, #0
20006e1a:	3501      	adds	r5, #1
20006e1c:	f001 fc64 	bl	200086e8 <__multadd>
20006e20:	4607      	mov	r7, r0
20006e22:	4682      	mov	sl, r0
20006e24:	e79e      	b.n	20006d64 <_dtoa_r+0xa24>
20006e26:	9612      	str	r6, [sp, #72]	; 0x48
20006e28:	f8dd c020 	ldr.w	ip, [sp, #32]
20006e2c:	e459      	b.n	200066e2 <_dtoa_r+0x3a2>
20006e2e:	4275      	negs	r5, r6
20006e30:	2d00      	cmp	r5, #0
20006e32:	f040 8101 	bne.w	20007038 <_dtoa_r+0xcf8>
20006e36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006e3a:	f04f 0802 	mov.w	r8, #2
20006e3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006e42:	e40c      	b.n	2000665e <_dtoa_r+0x31e>
20006e44:	f24a 61d8 	movw	r1, #42712	; 0xa6d8
20006e48:	4642      	mov	r2, r8
20006e4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006e4e:	464b      	mov	r3, r9
20006e50:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006e54:	f8cd c00c 	str.w	ip, [sp, #12]
20006e58:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006e5a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006e5e:	f002 fc81 	bl	20009764 <__aeabi_dmul>
20006e62:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006e66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006e6a:	f002 ff15 	bl	20009c98 <__aeabi_d2iz>
20006e6e:	4607      	mov	r7, r0
20006e70:	f002 fc12 	bl	20009698 <__aeabi_i2d>
20006e74:	460b      	mov	r3, r1
20006e76:	4602      	mov	r2, r0
20006e78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006e7c:	f002 fabe 	bl	200093fc <__aeabi_dsub>
20006e80:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006e84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006e88:	f805 3b01 	strb.w	r3, [r5], #1
20006e8c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006e90:	f1bc 0f01 	cmp.w	ip, #1
20006e94:	d029      	beq.n	20006eea <_dtoa_r+0xbaa>
20006e96:	46d1      	mov	r9, sl
20006e98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006e9c:	46b2      	mov	sl, r6
20006e9e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006ea0:	951c      	str	r5, [sp, #112]	; 0x70
20006ea2:	2701      	movs	r7, #1
20006ea4:	4665      	mov	r5, ip
20006ea6:	46a0      	mov	r8, r4
20006ea8:	f240 0300 	movw	r3, #0
20006eac:	2200      	movs	r2, #0
20006eae:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006eb2:	f002 fc57 	bl	20009764 <__aeabi_dmul>
20006eb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006eba:	f002 feed 	bl	20009c98 <__aeabi_d2iz>
20006ebe:	4604      	mov	r4, r0
20006ec0:	f002 fbea 	bl	20009698 <__aeabi_i2d>
20006ec4:	3430      	adds	r4, #48	; 0x30
20006ec6:	4602      	mov	r2, r0
20006ec8:	460b      	mov	r3, r1
20006eca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006ece:	f002 fa95 	bl	200093fc <__aeabi_dsub>
20006ed2:	55f4      	strb	r4, [r6, r7]
20006ed4:	3701      	adds	r7, #1
20006ed6:	42af      	cmp	r7, r5
20006ed8:	d1e6      	bne.n	20006ea8 <_dtoa_r+0xb68>
20006eda:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006edc:	3f01      	subs	r7, #1
20006ede:	4656      	mov	r6, sl
20006ee0:	4644      	mov	r4, r8
20006ee2:	46ca      	mov	sl, r9
20006ee4:	19ed      	adds	r5, r5, r7
20006ee6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006eea:	f240 0300 	movw	r3, #0
20006eee:	2200      	movs	r2, #0
20006ef0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006ef4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006ef8:	f002 fa82 	bl	20009400 <__adddf3>
20006efc:	4602      	mov	r2, r0
20006efe:	460b      	mov	r3, r1
20006f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f04:	f002 febe 	bl	20009c84 <__aeabi_dcmpgt>
20006f08:	b9f0      	cbnz	r0, 20006f48 <_dtoa_r+0xc08>
20006f0a:	f240 0100 	movw	r1, #0
20006f0e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006f12:	2000      	movs	r0, #0
20006f14:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006f18:	f002 fa70 	bl	200093fc <__aeabi_dsub>
20006f1c:	4602      	mov	r2, r0
20006f1e:	460b      	mov	r3, r1
20006f20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f24:	f002 fe90 	bl	20009c48 <__aeabi_dcmplt>
20006f28:	2800      	cmp	r0, #0
20006f2a:	f43f acac 	beq.w	20006886 <_dtoa_r+0x546>
20006f2e:	462b      	mov	r3, r5
20006f30:	461d      	mov	r5, r3
20006f32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006f36:	2a30      	cmp	r2, #48	; 0x30
20006f38:	d0fa      	beq.n	20006f30 <_dtoa_r+0xbf0>
20006f3a:	e61d      	b.n	20006b78 <_dtoa_r+0x838>
20006f3c:	9810      	ldr	r0, [sp, #64]	; 0x40
20006f3e:	f7ff ba40 	b.w	200063c2 <_dtoa_r+0x82>
20006f42:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006f46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006f48:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006f4a:	9910      	ldr	r1, [sp, #64]	; 0x40
20006f4c:	e550      	b.n	200069f0 <_dtoa_r+0x6b0>
20006f4e:	4658      	mov	r0, fp
20006f50:	9906      	ldr	r1, [sp, #24]
20006f52:	f001 f857 	bl	20008004 <__mcmp>
20006f56:	2800      	cmp	r0, #0
20006f58:	f6bf add0 	bge.w	20006afc <_dtoa_r+0x7bc>
20006f5c:	4659      	mov	r1, fp
20006f5e:	4620      	mov	r0, r4
20006f60:	220a      	movs	r2, #10
20006f62:	2300      	movs	r3, #0
20006f64:	f001 fbc0 	bl	200086e8 <__multadd>
20006f68:	9916      	ldr	r1, [sp, #88]	; 0x58
20006f6a:	3e01      	subs	r6, #1
20006f6c:	4683      	mov	fp, r0
20006f6e:	2900      	cmp	r1, #0
20006f70:	f040 8119 	bne.w	200071a6 <_dtoa_r+0xe66>
20006f74:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006f76:	9208      	str	r2, [sp, #32]
20006f78:	e5c0      	b.n	20006afc <_dtoa_r+0x7bc>
20006f7a:	9806      	ldr	r0, [sp, #24]
20006f7c:	6903      	ldr	r3, [r0, #16]
20006f7e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006f82:	6918      	ldr	r0, [r3, #16]
20006f84:	f000 ffec 	bl	20007f60 <__hi0bits>
20006f88:	f1c0 0320 	rsb	r3, r0, #32
20006f8c:	e595      	b.n	20006aba <_dtoa_r+0x77a>
20006f8e:	2101      	movs	r1, #1
20006f90:	9111      	str	r1, [sp, #68]	; 0x44
20006f92:	9108      	str	r1, [sp, #32]
20006f94:	912b      	str	r1, [sp, #172]	; 0xac
20006f96:	f7ff bb0f 	b.w	200065b8 <_dtoa_r+0x278>
20006f9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006f9c:	46b1      	mov	r9, r6
20006f9e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006fa0:	46aa      	mov	sl, r5
20006fa2:	f8dd 8018 	ldr.w	r8, [sp, #24]
20006fa6:	9e08      	ldr	r6, [sp, #32]
20006fa8:	e002      	b.n	20006fb0 <_dtoa_r+0xc70>
20006faa:	f001 fb9d 	bl	200086e8 <__multadd>
20006fae:	4683      	mov	fp, r0
20006fb0:	4641      	mov	r1, r8
20006fb2:	4658      	mov	r0, fp
20006fb4:	f7ff f934 	bl	20006220 <quorem>
20006fb8:	3501      	adds	r5, #1
20006fba:	220a      	movs	r2, #10
20006fbc:	2300      	movs	r3, #0
20006fbe:	4659      	mov	r1, fp
20006fc0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20006fc4:	f80a c007 	strb.w	ip, [sl, r7]
20006fc8:	3701      	adds	r7, #1
20006fca:	4620      	mov	r0, r4
20006fcc:	42be      	cmp	r6, r7
20006fce:	dcec      	bgt.n	20006faa <_dtoa_r+0xc6a>
20006fd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006fd4:	464e      	mov	r6, r9
20006fd6:	2700      	movs	r7, #0
20006fd8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006fdc:	4659      	mov	r1, fp
20006fde:	2201      	movs	r2, #1
20006fe0:	4620      	mov	r0, r4
20006fe2:	f001 fa7f 	bl	200084e4 <__lshift>
20006fe6:	9906      	ldr	r1, [sp, #24]
20006fe8:	4683      	mov	fp, r0
20006fea:	f001 f80b 	bl	20008004 <__mcmp>
20006fee:	2800      	cmp	r0, #0
20006ff0:	dd0f      	ble.n	20007012 <_dtoa_r+0xcd2>
20006ff2:	9910      	ldr	r1, [sp, #64]	; 0x40
20006ff4:	e000      	b.n	20006ff8 <_dtoa_r+0xcb8>
20006ff6:	461d      	mov	r5, r3
20006ff8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006ffc:	1e6b      	subs	r3, r5, #1
20006ffe:	2a39      	cmp	r2, #57	; 0x39
20007000:	f040 808c 	bne.w	2000711c <_dtoa_r+0xddc>
20007004:	428b      	cmp	r3, r1
20007006:	d1f6      	bne.n	20006ff6 <_dtoa_r+0xcb6>
20007008:	9910      	ldr	r1, [sp, #64]	; 0x40
2000700a:	2331      	movs	r3, #49	; 0x31
2000700c:	3601      	adds	r6, #1
2000700e:	700b      	strb	r3, [r1, #0]
20007010:	e59a      	b.n	20006b48 <_dtoa_r+0x808>
20007012:	d103      	bne.n	2000701c <_dtoa_r+0xcdc>
20007014:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007016:	f010 0f01 	tst.w	r0, #1
2000701a:	d1ea      	bne.n	20006ff2 <_dtoa_r+0xcb2>
2000701c:	462b      	mov	r3, r5
2000701e:	461d      	mov	r5, r3
20007020:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20007024:	2a30      	cmp	r2, #48	; 0x30
20007026:	d0fa      	beq.n	2000701e <_dtoa_r+0xcde>
20007028:	e58e      	b.n	20006b48 <_dtoa_r+0x808>
2000702a:	4659      	mov	r1, fp
2000702c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000702e:	4620      	mov	r0, r4
20007030:	f001 fb9e 	bl	20008770 <__pow5mult>
20007034:	4683      	mov	fp, r0
20007036:	e528      	b.n	20006a8a <_dtoa_r+0x74a>
20007038:	f005 030f 	and.w	r3, r5, #15
2000703c:	f24a 62d8 	movw	r2, #42712	; 0xa6d8
20007040:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007048:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000704c:	e9d3 2300 	ldrd	r2, r3, [r3]
20007050:	f002 fb88 	bl	20009764 <__aeabi_dmul>
20007054:	112d      	asrs	r5, r5, #4
20007056:	bf08      	it	eq
20007058:	f04f 0802 	moveq.w	r8, #2
2000705c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007060:	f43f aafd 	beq.w	2000665e <_dtoa_r+0x31e>
20007064:	f24a 77b0 	movw	r7, #42928	; 0xa7b0
20007068:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000706c:	f04f 0802 	mov.w	r8, #2
20007070:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007074:	f015 0f01 	tst.w	r5, #1
20007078:	4610      	mov	r0, r2
2000707a:	4619      	mov	r1, r3
2000707c:	d007      	beq.n	2000708e <_dtoa_r+0xd4e>
2000707e:	e9d7 2300 	ldrd	r2, r3, [r7]
20007082:	f108 0801 	add.w	r8, r8, #1
20007086:	f002 fb6d 	bl	20009764 <__aeabi_dmul>
2000708a:	4602      	mov	r2, r0
2000708c:	460b      	mov	r3, r1
2000708e:	3708      	adds	r7, #8
20007090:	106d      	asrs	r5, r5, #1
20007092:	d1ef      	bne.n	20007074 <_dtoa_r+0xd34>
20007094:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007098:	f7ff bae1 	b.w	2000665e <_dtoa_r+0x31e>
2000709c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000709e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200070a0:	1a5b      	subs	r3, r3, r1
200070a2:	18c9      	adds	r1, r1, r3
200070a4:	18d2      	adds	r2, r2, r3
200070a6:	9115      	str	r1, [sp, #84]	; 0x54
200070a8:	9217      	str	r2, [sp, #92]	; 0x5c
200070aa:	e5a0      	b.n	20006bee <_dtoa_r+0x8ae>
200070ac:	4659      	mov	r1, fp
200070ae:	4620      	mov	r0, r4
200070b0:	f001 fb5e 	bl	20008770 <__pow5mult>
200070b4:	4683      	mov	fp, r0
200070b6:	e4e8      	b.n	20006a8a <_dtoa_r+0x74a>
200070b8:	9919      	ldr	r1, [sp, #100]	; 0x64
200070ba:	2900      	cmp	r1, #0
200070bc:	d047      	beq.n	2000714e <_dtoa_r+0xe0e>
200070be:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200070c2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200070c4:	3303      	adds	r3, #3
200070c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200070c8:	e597      	b.n	20006bfa <_dtoa_r+0x8ba>
200070ca:	3201      	adds	r2, #1
200070cc:	b2d2      	uxtb	r2, r2
200070ce:	e49d      	b.n	20006a0c <_dtoa_r+0x6cc>
200070d0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200070d4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200070d8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200070da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200070dc:	f7ff bbd3 	b.w	20006886 <_dtoa_r+0x546>
200070e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
200070e2:	2300      	movs	r3, #0
200070e4:	9808      	ldr	r0, [sp, #32]
200070e6:	1a0d      	subs	r5, r1, r0
200070e8:	e587      	b.n	20006bfa <_dtoa_r+0x8ba>
200070ea:	f1b9 0f00 	cmp.w	r9, #0
200070ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200070f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200070f2:	dd0f      	ble.n	20007114 <_dtoa_r+0xdd4>
200070f4:	4659      	mov	r1, fp
200070f6:	2201      	movs	r2, #1
200070f8:	4620      	mov	r0, r4
200070fa:	f001 f9f3 	bl	200084e4 <__lshift>
200070fe:	9906      	ldr	r1, [sp, #24]
20007100:	4683      	mov	fp, r0
20007102:	f000 ff7f 	bl	20008004 <__mcmp>
20007106:	2800      	cmp	r0, #0
20007108:	dd47      	ble.n	2000719a <_dtoa_r+0xe5a>
2000710a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000710c:	2939      	cmp	r1, #57	; 0x39
2000710e:	d031      	beq.n	20007174 <_dtoa_r+0xe34>
20007110:	3101      	adds	r1, #1
20007112:	910b      	str	r1, [sp, #44]	; 0x2c
20007114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007116:	f805 2b01 	strb.w	r2, [r5], #1
2000711a:	e515      	b.n	20006b48 <_dtoa_r+0x808>
2000711c:	3201      	adds	r2, #1
2000711e:	701a      	strb	r2, [r3, #0]
20007120:	e512      	b.n	20006b48 <_dtoa_r+0x808>
20007122:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20007124:	4620      	mov	r0, r4
20007126:	6851      	ldr	r1, [r2, #4]
20007128:	f001 f8c2 	bl	200082b0 <_Balloc>
2000712c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000712e:	f103 010c 	add.w	r1, r3, #12
20007132:	691a      	ldr	r2, [r3, #16]
20007134:	3202      	adds	r2, #2
20007136:	0092      	lsls	r2, r2, #2
20007138:	4605      	mov	r5, r0
2000713a:	300c      	adds	r0, #12
2000713c:	f000 fdec 	bl	20007d18 <memcpy>
20007140:	4620      	mov	r0, r4
20007142:	4629      	mov	r1, r5
20007144:	2201      	movs	r2, #1
20007146:	f001 f9cd 	bl	200084e4 <__lshift>
2000714a:	4682      	mov	sl, r0
2000714c:	e601      	b.n	20006d52 <_dtoa_r+0xa12>
2000714e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20007150:	9f15      	ldr	r7, [sp, #84]	; 0x54
20007152:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007154:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20007158:	e54f      	b.n	20006bfa <_dtoa_r+0x8ba>
2000715a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000715c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000715e:	e73d      	b.n	20006fdc <_dtoa_r+0xc9c>
20007160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007162:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007164:	2b39      	cmp	r3, #57	; 0x39
20007166:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007168:	d004      	beq.n	20007174 <_dtoa_r+0xe34>
2000716a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000716c:	1c43      	adds	r3, r0, #1
2000716e:	f805 3b01 	strb.w	r3, [r5], #1
20007172:	e4e9      	b.n	20006b48 <_dtoa_r+0x808>
20007174:	2339      	movs	r3, #57	; 0x39
20007176:	f805 3b01 	strb.w	r3, [r5], #1
2000717a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000717c:	e73c      	b.n	20006ff8 <_dtoa_r+0xcb8>
2000717e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007180:	4633      	mov	r3, r6
20007182:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007184:	2839      	cmp	r0, #57	; 0x39
20007186:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007188:	d0f4      	beq.n	20007174 <_dtoa_r+0xe34>
2000718a:	2b00      	cmp	r3, #0
2000718c:	dd01      	ble.n	20007192 <_dtoa_r+0xe52>
2000718e:	3001      	adds	r0, #1
20007190:	900b      	str	r0, [sp, #44]	; 0x2c
20007192:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007194:	f805 1b01 	strb.w	r1, [r5], #1
20007198:	e4d6      	b.n	20006b48 <_dtoa_r+0x808>
2000719a:	d1bb      	bne.n	20007114 <_dtoa_r+0xdd4>
2000719c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000719e:	f010 0f01 	tst.w	r0, #1
200071a2:	d0b7      	beq.n	20007114 <_dtoa_r+0xdd4>
200071a4:	e7b1      	b.n	2000710a <_dtoa_r+0xdca>
200071a6:	2300      	movs	r3, #0
200071a8:	990c      	ldr	r1, [sp, #48]	; 0x30
200071aa:	4620      	mov	r0, r4
200071ac:	220a      	movs	r2, #10
200071ae:	f001 fa9b 	bl	200086e8 <__multadd>
200071b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200071b4:	9308      	str	r3, [sp, #32]
200071b6:	900c      	str	r0, [sp, #48]	; 0x30
200071b8:	e4a0      	b.n	20006afc <_dtoa_r+0x7bc>
200071ba:	9908      	ldr	r1, [sp, #32]
200071bc:	290e      	cmp	r1, #14
200071be:	bf8c      	ite	hi
200071c0:	2700      	movhi	r7, #0
200071c2:	f007 0701 	andls.w	r7, r7, #1
200071c6:	f7ff b9fa 	b.w	200065be <_dtoa_r+0x27e>
200071ca:	f43f ac81 	beq.w	20006ad0 <_dtoa_r+0x790>
200071ce:	331c      	adds	r3, #28
200071d0:	e479      	b.n	20006ac6 <_dtoa_r+0x786>
200071d2:	2701      	movs	r7, #1
200071d4:	f7ff b98a 	b.w	200064ec <_dtoa_r+0x1ac>

200071d8 <_fflush_r>:
200071d8:	690b      	ldr	r3, [r1, #16]
200071da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200071de:	460c      	mov	r4, r1
200071e0:	4680      	mov	r8, r0
200071e2:	2b00      	cmp	r3, #0
200071e4:	d071      	beq.n	200072ca <_fflush_r+0xf2>
200071e6:	b110      	cbz	r0, 200071ee <_fflush_r+0x16>
200071e8:	6983      	ldr	r3, [r0, #24]
200071ea:	2b00      	cmp	r3, #0
200071ec:	d078      	beq.n	200072e0 <_fflush_r+0x108>
200071ee:	f24a 6334 	movw	r3, #42548	; 0xa634
200071f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071f6:	429c      	cmp	r4, r3
200071f8:	bf08      	it	eq
200071fa:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200071fe:	d010      	beq.n	20007222 <_fflush_r+0x4a>
20007200:	f24a 6354 	movw	r3, #42580	; 0xa654
20007204:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007208:	429c      	cmp	r4, r3
2000720a:	bf08      	it	eq
2000720c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20007210:	d007      	beq.n	20007222 <_fflush_r+0x4a>
20007212:	f24a 6374 	movw	r3, #42612	; 0xa674
20007216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000721a:	429c      	cmp	r4, r3
2000721c:	bf08      	it	eq
2000721e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20007222:	89a3      	ldrh	r3, [r4, #12]
20007224:	b21a      	sxth	r2, r3
20007226:	f012 0f08 	tst.w	r2, #8
2000722a:	d135      	bne.n	20007298 <_fflush_r+0xc0>
2000722c:	6862      	ldr	r2, [r4, #4]
2000722e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007232:	81a3      	strh	r3, [r4, #12]
20007234:	2a00      	cmp	r2, #0
20007236:	dd5e      	ble.n	200072f6 <_fflush_r+0x11e>
20007238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000723a:	2e00      	cmp	r6, #0
2000723c:	d045      	beq.n	200072ca <_fflush_r+0xf2>
2000723e:	b29b      	uxth	r3, r3
20007240:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20007244:	bf18      	it	ne
20007246:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20007248:	d059      	beq.n	200072fe <_fflush_r+0x126>
2000724a:	f013 0f04 	tst.w	r3, #4
2000724e:	d14a      	bne.n	200072e6 <_fflush_r+0x10e>
20007250:	2300      	movs	r3, #0
20007252:	4640      	mov	r0, r8
20007254:	6a21      	ldr	r1, [r4, #32]
20007256:	462a      	mov	r2, r5
20007258:	47b0      	blx	r6
2000725a:	4285      	cmp	r5, r0
2000725c:	d138      	bne.n	200072d0 <_fflush_r+0xf8>
2000725e:	89a1      	ldrh	r1, [r4, #12]
20007260:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007264:	6922      	ldr	r2, [r4, #16]
20007266:	f2c0 0300 	movt	r3, #0
2000726a:	ea01 0303 	and.w	r3, r1, r3
2000726e:	2100      	movs	r1, #0
20007270:	6061      	str	r1, [r4, #4]
20007272:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20007276:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007278:	81a3      	strh	r3, [r4, #12]
2000727a:	6022      	str	r2, [r4, #0]
2000727c:	bf18      	it	ne
2000727e:	6565      	strne	r5, [r4, #84]	; 0x54
20007280:	b319      	cbz	r1, 200072ca <_fflush_r+0xf2>
20007282:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007286:	4299      	cmp	r1, r3
20007288:	d002      	beq.n	20007290 <_fflush_r+0xb8>
2000728a:	4640      	mov	r0, r8
2000728c:	f000 f998 	bl	200075c0 <_free_r>
20007290:	2000      	movs	r0, #0
20007292:	6360      	str	r0, [r4, #52]	; 0x34
20007294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007298:	6926      	ldr	r6, [r4, #16]
2000729a:	b1b6      	cbz	r6, 200072ca <_fflush_r+0xf2>
2000729c:	6825      	ldr	r5, [r4, #0]
2000729e:	6026      	str	r6, [r4, #0]
200072a0:	1bad      	subs	r5, r5, r6
200072a2:	f012 0f03 	tst.w	r2, #3
200072a6:	bf0c      	ite	eq
200072a8:	6963      	ldreq	r3, [r4, #20]
200072aa:	2300      	movne	r3, #0
200072ac:	60a3      	str	r3, [r4, #8]
200072ae:	e00a      	b.n	200072c6 <_fflush_r+0xee>
200072b0:	4632      	mov	r2, r6
200072b2:	462b      	mov	r3, r5
200072b4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200072b6:	4640      	mov	r0, r8
200072b8:	6a21      	ldr	r1, [r4, #32]
200072ba:	47b8      	blx	r7
200072bc:	2800      	cmp	r0, #0
200072be:	ebc0 0505 	rsb	r5, r0, r5
200072c2:	4406      	add	r6, r0
200072c4:	dd04      	ble.n	200072d0 <_fflush_r+0xf8>
200072c6:	2d00      	cmp	r5, #0
200072c8:	dcf2      	bgt.n	200072b0 <_fflush_r+0xd8>
200072ca:	2000      	movs	r0, #0
200072cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200072d0:	89a3      	ldrh	r3, [r4, #12]
200072d2:	f04f 30ff 	mov.w	r0, #4294967295
200072d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200072da:	81a3      	strh	r3, [r4, #12]
200072dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200072e0:	f000 f8ea 	bl	200074b8 <__sinit>
200072e4:	e783      	b.n	200071ee <_fflush_r+0x16>
200072e6:	6862      	ldr	r2, [r4, #4]
200072e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200072ea:	1aad      	subs	r5, r5, r2
200072ec:	2b00      	cmp	r3, #0
200072ee:	d0af      	beq.n	20007250 <_fflush_r+0x78>
200072f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
200072f2:	1aed      	subs	r5, r5, r3
200072f4:	e7ac      	b.n	20007250 <_fflush_r+0x78>
200072f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
200072f8:	2a00      	cmp	r2, #0
200072fa:	dc9d      	bgt.n	20007238 <_fflush_r+0x60>
200072fc:	e7e5      	b.n	200072ca <_fflush_r+0xf2>
200072fe:	2301      	movs	r3, #1
20007300:	4640      	mov	r0, r8
20007302:	6a21      	ldr	r1, [r4, #32]
20007304:	47b0      	blx	r6
20007306:	f1b0 3fff 	cmp.w	r0, #4294967295
2000730a:	4605      	mov	r5, r0
2000730c:	d002      	beq.n	20007314 <_fflush_r+0x13c>
2000730e:	89a3      	ldrh	r3, [r4, #12]
20007310:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20007312:	e79a      	b.n	2000724a <_fflush_r+0x72>
20007314:	f8d8 3000 	ldr.w	r3, [r8]
20007318:	2b1d      	cmp	r3, #29
2000731a:	d0d6      	beq.n	200072ca <_fflush_r+0xf2>
2000731c:	89a3      	ldrh	r3, [r4, #12]
2000731e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007322:	81a3      	strh	r3, [r4, #12]
20007324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007328 <fflush>:
20007328:	4601      	mov	r1, r0
2000732a:	b128      	cbz	r0, 20007338 <fflush+0x10>
2000732c:	f64a 0344 	movw	r3, #43076	; 0xa844
20007330:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007334:	6818      	ldr	r0, [r3, #0]
20007336:	e74f      	b.n	200071d8 <_fflush_r>
20007338:	f24a 53b8 	movw	r3, #42424	; 0xa5b8
2000733c:	f247 11d9 	movw	r1, #29145	; 0x71d9
20007340:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007344:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007348:	6818      	ldr	r0, [r3, #0]
2000734a:	f000 bbb3 	b.w	20007ab4 <_fwalk_reent>
2000734e:	bf00      	nop

20007350 <__sfp_lock_acquire>:
20007350:	4770      	bx	lr
20007352:	bf00      	nop

20007354 <__sfp_lock_release>:
20007354:	4770      	bx	lr
20007356:	bf00      	nop

20007358 <__sinit_lock_acquire>:
20007358:	4770      	bx	lr
2000735a:	bf00      	nop

2000735c <__sinit_lock_release>:
2000735c:	4770      	bx	lr
2000735e:	bf00      	nop

20007360 <__fp_lock>:
20007360:	2000      	movs	r0, #0
20007362:	4770      	bx	lr

20007364 <__fp_unlock>:
20007364:	2000      	movs	r0, #0
20007366:	4770      	bx	lr

20007368 <__fp_unlock_all>:
20007368:	f64a 0344 	movw	r3, #43076	; 0xa844
2000736c:	f247 3165 	movw	r1, #29541	; 0x7365
20007370:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007374:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007378:	6818      	ldr	r0, [r3, #0]
2000737a:	f000 bbc5 	b.w	20007b08 <_fwalk>
2000737e:	bf00      	nop

20007380 <__fp_lock_all>:
20007380:	f64a 0344 	movw	r3, #43076	; 0xa844
20007384:	f247 3161 	movw	r1, #29537	; 0x7361
20007388:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000738c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007390:	6818      	ldr	r0, [r3, #0]
20007392:	f000 bbb9 	b.w	20007b08 <_fwalk>
20007396:	bf00      	nop

20007398 <_cleanup_r>:
20007398:	f249 01b9 	movw	r1, #37049	; 0x90b9
2000739c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200073a0:	f000 bbb2 	b.w	20007b08 <_fwalk>

200073a4 <_cleanup>:
200073a4:	f24a 53b8 	movw	r3, #42424	; 0xa5b8
200073a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200073ac:	6818      	ldr	r0, [r3, #0]
200073ae:	e7f3      	b.n	20007398 <_cleanup_r>

200073b0 <std>:
200073b0:	b510      	push	{r4, lr}
200073b2:	4604      	mov	r4, r0
200073b4:	2300      	movs	r3, #0
200073b6:	305c      	adds	r0, #92	; 0x5c
200073b8:	81a1      	strh	r1, [r4, #12]
200073ba:	4619      	mov	r1, r3
200073bc:	81e2      	strh	r2, [r4, #14]
200073be:	2208      	movs	r2, #8
200073c0:	6023      	str	r3, [r4, #0]
200073c2:	6063      	str	r3, [r4, #4]
200073c4:	60a3      	str	r3, [r4, #8]
200073c6:	6663      	str	r3, [r4, #100]	; 0x64
200073c8:	6123      	str	r3, [r4, #16]
200073ca:	6163      	str	r3, [r4, #20]
200073cc:	61a3      	str	r3, [r4, #24]
200073ce:	f7fd f94d 	bl	2000466c <memset>
200073d2:	f648 5019 	movw	r0, #36121	; 0x8d19
200073d6:	f648 41dd 	movw	r1, #36061	; 0x8cdd
200073da:	f648 42b5 	movw	r2, #36021	; 0x8cb5
200073de:	f648 43ad 	movw	r3, #36013	; 0x8cad
200073e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200073e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200073ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200073ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200073f2:	6260      	str	r0, [r4, #36]	; 0x24
200073f4:	62a1      	str	r1, [r4, #40]	; 0x28
200073f6:	62e2      	str	r2, [r4, #44]	; 0x2c
200073f8:	6323      	str	r3, [r4, #48]	; 0x30
200073fa:	6224      	str	r4, [r4, #32]
200073fc:	bd10      	pop	{r4, pc}
200073fe:	bf00      	nop

20007400 <__sfmoreglue>:
20007400:	b570      	push	{r4, r5, r6, lr}
20007402:	2568      	movs	r5, #104	; 0x68
20007404:	460e      	mov	r6, r1
20007406:	fb05 f501 	mul.w	r5, r5, r1
2000740a:	f105 010c 	add.w	r1, r5, #12
2000740e:	f7fc fe5b 	bl	200040c8 <_malloc_r>
20007412:	4604      	mov	r4, r0
20007414:	b148      	cbz	r0, 2000742a <__sfmoreglue+0x2a>
20007416:	f100 030c 	add.w	r3, r0, #12
2000741a:	2100      	movs	r1, #0
2000741c:	6046      	str	r6, [r0, #4]
2000741e:	462a      	mov	r2, r5
20007420:	4618      	mov	r0, r3
20007422:	6021      	str	r1, [r4, #0]
20007424:	60a3      	str	r3, [r4, #8]
20007426:	f7fd f921 	bl	2000466c <memset>
2000742a:	4620      	mov	r0, r4
2000742c:	bd70      	pop	{r4, r5, r6, pc}
2000742e:	bf00      	nop

20007430 <__sfp>:
20007430:	f24a 53b8 	movw	r3, #42424	; 0xa5b8
20007434:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007438:	b570      	push	{r4, r5, r6, lr}
2000743a:	681d      	ldr	r5, [r3, #0]
2000743c:	4606      	mov	r6, r0
2000743e:	69ab      	ldr	r3, [r5, #24]
20007440:	2b00      	cmp	r3, #0
20007442:	d02a      	beq.n	2000749a <__sfp+0x6a>
20007444:	35d8      	adds	r5, #216	; 0xd8
20007446:	686b      	ldr	r3, [r5, #4]
20007448:	68ac      	ldr	r4, [r5, #8]
2000744a:	3b01      	subs	r3, #1
2000744c:	d503      	bpl.n	20007456 <__sfp+0x26>
2000744e:	e020      	b.n	20007492 <__sfp+0x62>
20007450:	3468      	adds	r4, #104	; 0x68
20007452:	3b01      	subs	r3, #1
20007454:	d41d      	bmi.n	20007492 <__sfp+0x62>
20007456:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000745a:	2a00      	cmp	r2, #0
2000745c:	d1f8      	bne.n	20007450 <__sfp+0x20>
2000745e:	2500      	movs	r5, #0
20007460:	f04f 33ff 	mov.w	r3, #4294967295
20007464:	6665      	str	r5, [r4, #100]	; 0x64
20007466:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000746a:	81e3      	strh	r3, [r4, #14]
2000746c:	4629      	mov	r1, r5
2000746e:	f04f 0301 	mov.w	r3, #1
20007472:	6025      	str	r5, [r4, #0]
20007474:	81a3      	strh	r3, [r4, #12]
20007476:	2208      	movs	r2, #8
20007478:	60a5      	str	r5, [r4, #8]
2000747a:	6065      	str	r5, [r4, #4]
2000747c:	6125      	str	r5, [r4, #16]
2000747e:	6165      	str	r5, [r4, #20]
20007480:	61a5      	str	r5, [r4, #24]
20007482:	f7fd f8f3 	bl	2000466c <memset>
20007486:	64e5      	str	r5, [r4, #76]	; 0x4c
20007488:	6365      	str	r5, [r4, #52]	; 0x34
2000748a:	63a5      	str	r5, [r4, #56]	; 0x38
2000748c:	64a5      	str	r5, [r4, #72]	; 0x48
2000748e:	4620      	mov	r0, r4
20007490:	bd70      	pop	{r4, r5, r6, pc}
20007492:	6828      	ldr	r0, [r5, #0]
20007494:	b128      	cbz	r0, 200074a2 <__sfp+0x72>
20007496:	4605      	mov	r5, r0
20007498:	e7d5      	b.n	20007446 <__sfp+0x16>
2000749a:	4628      	mov	r0, r5
2000749c:	f000 f80c 	bl	200074b8 <__sinit>
200074a0:	e7d0      	b.n	20007444 <__sfp+0x14>
200074a2:	4630      	mov	r0, r6
200074a4:	2104      	movs	r1, #4
200074a6:	f7ff ffab 	bl	20007400 <__sfmoreglue>
200074aa:	6028      	str	r0, [r5, #0]
200074ac:	2800      	cmp	r0, #0
200074ae:	d1f2      	bne.n	20007496 <__sfp+0x66>
200074b0:	230c      	movs	r3, #12
200074b2:	4604      	mov	r4, r0
200074b4:	6033      	str	r3, [r6, #0]
200074b6:	e7ea      	b.n	2000748e <__sfp+0x5e>

200074b8 <__sinit>:
200074b8:	b570      	push	{r4, r5, r6, lr}
200074ba:	6986      	ldr	r6, [r0, #24]
200074bc:	4604      	mov	r4, r0
200074be:	b106      	cbz	r6, 200074c2 <__sinit+0xa>
200074c0:	bd70      	pop	{r4, r5, r6, pc}
200074c2:	f247 3399 	movw	r3, #29593	; 0x7399
200074c6:	2501      	movs	r5, #1
200074c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200074cc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200074d0:	6283      	str	r3, [r0, #40]	; 0x28
200074d2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200074d6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200074da:	6185      	str	r5, [r0, #24]
200074dc:	f7ff ffa8 	bl	20007430 <__sfp>
200074e0:	6060      	str	r0, [r4, #4]
200074e2:	4620      	mov	r0, r4
200074e4:	f7ff ffa4 	bl	20007430 <__sfp>
200074e8:	60a0      	str	r0, [r4, #8]
200074ea:	4620      	mov	r0, r4
200074ec:	f7ff ffa0 	bl	20007430 <__sfp>
200074f0:	4632      	mov	r2, r6
200074f2:	2104      	movs	r1, #4
200074f4:	4623      	mov	r3, r4
200074f6:	60e0      	str	r0, [r4, #12]
200074f8:	6860      	ldr	r0, [r4, #4]
200074fa:	f7ff ff59 	bl	200073b0 <std>
200074fe:	462a      	mov	r2, r5
20007500:	68a0      	ldr	r0, [r4, #8]
20007502:	2109      	movs	r1, #9
20007504:	4623      	mov	r3, r4
20007506:	f7ff ff53 	bl	200073b0 <std>
2000750a:	4623      	mov	r3, r4
2000750c:	68e0      	ldr	r0, [r4, #12]
2000750e:	2112      	movs	r1, #18
20007510:	2202      	movs	r2, #2
20007512:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20007516:	e74b      	b.n	200073b0 <std>

20007518 <_malloc_trim_r>:
20007518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000751a:	f64a 1438 	movw	r4, #43320	; 0xa938
2000751e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007522:	460f      	mov	r7, r1
20007524:	4605      	mov	r5, r0
20007526:	f7fd f90b 	bl	20004740 <__malloc_lock>
2000752a:	68a3      	ldr	r3, [r4, #8]
2000752c:	685e      	ldr	r6, [r3, #4]
2000752e:	f026 0603 	bic.w	r6, r6, #3
20007532:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20007536:	330f      	adds	r3, #15
20007538:	1bdf      	subs	r7, r3, r7
2000753a:	0b3f      	lsrs	r7, r7, #12
2000753c:	3f01      	subs	r7, #1
2000753e:	033f      	lsls	r7, r7, #12
20007540:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20007544:	db07      	blt.n	20007556 <_malloc_trim_r+0x3e>
20007546:	2100      	movs	r1, #0
20007548:	4628      	mov	r0, r5
2000754a:	f7fd f92f 	bl	200047ac <_sbrk_r>
2000754e:	68a3      	ldr	r3, [r4, #8]
20007550:	18f3      	adds	r3, r6, r3
20007552:	4283      	cmp	r3, r0
20007554:	d004      	beq.n	20007560 <_malloc_trim_r+0x48>
20007556:	4628      	mov	r0, r5
20007558:	f7fd f8f4 	bl	20004744 <__malloc_unlock>
2000755c:	2000      	movs	r0, #0
2000755e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007560:	4279      	negs	r1, r7
20007562:	4628      	mov	r0, r5
20007564:	f7fd f922 	bl	200047ac <_sbrk_r>
20007568:	f1b0 3fff 	cmp.w	r0, #4294967295
2000756c:	d010      	beq.n	20007590 <_malloc_trim_r+0x78>
2000756e:	68a2      	ldr	r2, [r4, #8]
20007570:	f64a 5358 	movw	r3, #44376	; 0xad58
20007574:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007578:	1bf6      	subs	r6, r6, r7
2000757a:	f046 0601 	orr.w	r6, r6, #1
2000757e:	4628      	mov	r0, r5
20007580:	6056      	str	r6, [r2, #4]
20007582:	681a      	ldr	r2, [r3, #0]
20007584:	1bd7      	subs	r7, r2, r7
20007586:	601f      	str	r7, [r3, #0]
20007588:	f7fd f8dc 	bl	20004744 <__malloc_unlock>
2000758c:	2001      	movs	r0, #1
2000758e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007590:	2100      	movs	r1, #0
20007592:	4628      	mov	r0, r5
20007594:	f7fd f90a 	bl	200047ac <_sbrk_r>
20007598:	68a3      	ldr	r3, [r4, #8]
2000759a:	1ac2      	subs	r2, r0, r3
2000759c:	2a0f      	cmp	r2, #15
2000759e:	ddda      	ble.n	20007556 <_malloc_trim_r+0x3e>
200075a0:	f64a 5440 	movw	r4, #44352	; 0xad40
200075a4:	f64a 5158 	movw	r1, #44376	; 0xad58
200075a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200075ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200075b0:	f042 0201 	orr.w	r2, r2, #1
200075b4:	6824      	ldr	r4, [r4, #0]
200075b6:	1b00      	subs	r0, r0, r4
200075b8:	6008      	str	r0, [r1, #0]
200075ba:	605a      	str	r2, [r3, #4]
200075bc:	e7cb      	b.n	20007556 <_malloc_trim_r+0x3e>
200075be:	bf00      	nop

200075c0 <_free_r>:
200075c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200075c4:	4605      	mov	r5, r0
200075c6:	460c      	mov	r4, r1
200075c8:	2900      	cmp	r1, #0
200075ca:	f000 8088 	beq.w	200076de <_free_r+0x11e>
200075ce:	f7fd f8b7 	bl	20004740 <__malloc_lock>
200075d2:	f1a4 0208 	sub.w	r2, r4, #8
200075d6:	f64a 1038 	movw	r0, #43320	; 0xa938
200075da:	6856      	ldr	r6, [r2, #4]
200075dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200075e0:	f026 0301 	bic.w	r3, r6, #1
200075e4:	f8d0 c008 	ldr.w	ip, [r0, #8]
200075e8:	18d1      	adds	r1, r2, r3
200075ea:	458c      	cmp	ip, r1
200075ec:	684f      	ldr	r7, [r1, #4]
200075ee:	f027 0703 	bic.w	r7, r7, #3
200075f2:	f000 8095 	beq.w	20007720 <_free_r+0x160>
200075f6:	f016 0601 	ands.w	r6, r6, #1
200075fa:	604f      	str	r7, [r1, #4]
200075fc:	d05f      	beq.n	200076be <_free_r+0xfe>
200075fe:	2600      	movs	r6, #0
20007600:	19cc      	adds	r4, r1, r7
20007602:	6864      	ldr	r4, [r4, #4]
20007604:	f014 0f01 	tst.w	r4, #1
20007608:	d106      	bne.n	20007618 <_free_r+0x58>
2000760a:	19db      	adds	r3, r3, r7
2000760c:	2e00      	cmp	r6, #0
2000760e:	d07a      	beq.n	20007706 <_free_r+0x146>
20007610:	688c      	ldr	r4, [r1, #8]
20007612:	68c9      	ldr	r1, [r1, #12]
20007614:	608c      	str	r4, [r1, #8]
20007616:	60e1      	str	r1, [r4, #12]
20007618:	f043 0101 	orr.w	r1, r3, #1
2000761c:	50d3      	str	r3, [r2, r3]
2000761e:	6051      	str	r1, [r2, #4]
20007620:	2e00      	cmp	r6, #0
20007622:	d147      	bne.n	200076b4 <_free_r+0xf4>
20007624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007628:	d35b      	bcc.n	200076e2 <_free_r+0x122>
2000762a:	0a59      	lsrs	r1, r3, #9
2000762c:	2904      	cmp	r1, #4
2000762e:	bf9e      	ittt	ls
20007630:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007634:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007638:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000763c:	d928      	bls.n	20007690 <_free_r+0xd0>
2000763e:	2914      	cmp	r1, #20
20007640:	bf9c      	itt	ls
20007642:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007646:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000764a:	d921      	bls.n	20007690 <_free_r+0xd0>
2000764c:	2954      	cmp	r1, #84	; 0x54
2000764e:	bf9e      	ittt	ls
20007650:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007654:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007658:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000765c:	d918      	bls.n	20007690 <_free_r+0xd0>
2000765e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007662:	bf9e      	ittt	ls
20007664:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007668:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000766c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007670:	d90e      	bls.n	20007690 <_free_r+0xd0>
20007672:	f240 5c54 	movw	ip, #1364	; 0x554
20007676:	4561      	cmp	r1, ip
20007678:	bf95      	itete	ls
2000767a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000767e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20007682:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20007686:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000768a:	bf98      	it	ls
2000768c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007690:	1904      	adds	r4, r0, r4
20007692:	68a1      	ldr	r1, [r4, #8]
20007694:	42a1      	cmp	r1, r4
20007696:	d103      	bne.n	200076a0 <_free_r+0xe0>
20007698:	e064      	b.n	20007764 <_free_r+0x1a4>
2000769a:	6889      	ldr	r1, [r1, #8]
2000769c:	428c      	cmp	r4, r1
2000769e:	d004      	beq.n	200076aa <_free_r+0xea>
200076a0:	6848      	ldr	r0, [r1, #4]
200076a2:	f020 0003 	bic.w	r0, r0, #3
200076a6:	4283      	cmp	r3, r0
200076a8:	d3f7      	bcc.n	2000769a <_free_r+0xda>
200076aa:	68cb      	ldr	r3, [r1, #12]
200076ac:	60d3      	str	r3, [r2, #12]
200076ae:	6091      	str	r1, [r2, #8]
200076b0:	60ca      	str	r2, [r1, #12]
200076b2:	609a      	str	r2, [r3, #8]
200076b4:	4628      	mov	r0, r5
200076b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200076ba:	f7fd b843 	b.w	20004744 <__malloc_unlock>
200076be:	f854 4c08 	ldr.w	r4, [r4, #-8]
200076c2:	f100 0c08 	add.w	ip, r0, #8
200076c6:	1b12      	subs	r2, r2, r4
200076c8:	191b      	adds	r3, r3, r4
200076ca:	6894      	ldr	r4, [r2, #8]
200076cc:	4564      	cmp	r4, ip
200076ce:	d047      	beq.n	20007760 <_free_r+0x1a0>
200076d0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200076d4:	f8cc 4008 	str.w	r4, [ip, #8]
200076d8:	f8c4 c00c 	str.w	ip, [r4, #12]
200076dc:	e790      	b.n	20007600 <_free_r+0x40>
200076de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200076e2:	08db      	lsrs	r3, r3, #3
200076e4:	f04f 0c01 	mov.w	ip, #1
200076e8:	6846      	ldr	r6, [r0, #4]
200076ea:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200076ee:	109b      	asrs	r3, r3, #2
200076f0:	fa0c f303 	lsl.w	r3, ip, r3
200076f4:	60d1      	str	r1, [r2, #12]
200076f6:	688c      	ldr	r4, [r1, #8]
200076f8:	ea46 0303 	orr.w	r3, r6, r3
200076fc:	6043      	str	r3, [r0, #4]
200076fe:	6094      	str	r4, [r2, #8]
20007700:	60e2      	str	r2, [r4, #12]
20007702:	608a      	str	r2, [r1, #8]
20007704:	e7d6      	b.n	200076b4 <_free_r+0xf4>
20007706:	688c      	ldr	r4, [r1, #8]
20007708:	4f1c      	ldr	r7, [pc, #112]	; (2000777c <_free_r+0x1bc>)
2000770a:	42bc      	cmp	r4, r7
2000770c:	d181      	bne.n	20007612 <_free_r+0x52>
2000770e:	50d3      	str	r3, [r2, r3]
20007710:	f043 0301 	orr.w	r3, r3, #1
20007714:	60e2      	str	r2, [r4, #12]
20007716:	60a2      	str	r2, [r4, #8]
20007718:	6053      	str	r3, [r2, #4]
2000771a:	6094      	str	r4, [r2, #8]
2000771c:	60d4      	str	r4, [r2, #12]
2000771e:	e7c9      	b.n	200076b4 <_free_r+0xf4>
20007720:	18fb      	adds	r3, r7, r3
20007722:	f016 0f01 	tst.w	r6, #1
20007726:	d107      	bne.n	20007738 <_free_r+0x178>
20007728:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000772c:	1a52      	subs	r2, r2, r1
2000772e:	185b      	adds	r3, r3, r1
20007730:	68d4      	ldr	r4, [r2, #12]
20007732:	6891      	ldr	r1, [r2, #8]
20007734:	60a1      	str	r1, [r4, #8]
20007736:	60cc      	str	r4, [r1, #12]
20007738:	f64a 5144 	movw	r1, #44356	; 0xad44
2000773c:	6082      	str	r2, [r0, #8]
2000773e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007742:	f043 0001 	orr.w	r0, r3, #1
20007746:	6050      	str	r0, [r2, #4]
20007748:	680a      	ldr	r2, [r1, #0]
2000774a:	4293      	cmp	r3, r2
2000774c:	d3b2      	bcc.n	200076b4 <_free_r+0xf4>
2000774e:	f64a 5354 	movw	r3, #44372	; 0xad54
20007752:	4628      	mov	r0, r5
20007754:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007758:	6819      	ldr	r1, [r3, #0]
2000775a:	f7ff fedd 	bl	20007518 <_malloc_trim_r>
2000775e:	e7a9      	b.n	200076b4 <_free_r+0xf4>
20007760:	2601      	movs	r6, #1
20007762:	e74d      	b.n	20007600 <_free_r+0x40>
20007764:	2601      	movs	r6, #1
20007766:	6844      	ldr	r4, [r0, #4]
20007768:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000776c:	460b      	mov	r3, r1
2000776e:	fa06 fc0c 	lsl.w	ip, r6, ip
20007772:	ea44 040c 	orr.w	r4, r4, ip
20007776:	6044      	str	r4, [r0, #4]
20007778:	e798      	b.n	200076ac <_free_r+0xec>
2000777a:	bf00      	nop
2000777c:	2000a940 	.word	0x2000a940

20007780 <__sfvwrite_r>:
20007780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007784:	6893      	ldr	r3, [r2, #8]
20007786:	b085      	sub	sp, #20
20007788:	4690      	mov	r8, r2
2000778a:	460c      	mov	r4, r1
2000778c:	9003      	str	r0, [sp, #12]
2000778e:	2b00      	cmp	r3, #0
20007790:	d064      	beq.n	2000785c <__sfvwrite_r+0xdc>
20007792:	8988      	ldrh	r0, [r1, #12]
20007794:	fa1f fa80 	uxth.w	sl, r0
20007798:	f01a 0f08 	tst.w	sl, #8
2000779c:	f000 80a0 	beq.w	200078e0 <__sfvwrite_r+0x160>
200077a0:	690b      	ldr	r3, [r1, #16]
200077a2:	2b00      	cmp	r3, #0
200077a4:	f000 809c 	beq.w	200078e0 <__sfvwrite_r+0x160>
200077a8:	f01a 0b02 	ands.w	fp, sl, #2
200077ac:	f8d8 5000 	ldr.w	r5, [r8]
200077b0:	bf1c      	itt	ne
200077b2:	f04f 0a00 	movne.w	sl, #0
200077b6:	4657      	movne	r7, sl
200077b8:	d136      	bne.n	20007828 <__sfvwrite_r+0xa8>
200077ba:	f01a 0a01 	ands.w	sl, sl, #1
200077be:	bf1d      	ittte	ne
200077c0:	46dc      	movne	ip, fp
200077c2:	46d9      	movne	r9, fp
200077c4:	465f      	movne	r7, fp
200077c6:	4656      	moveq	r6, sl
200077c8:	d152      	bne.n	20007870 <__sfvwrite_r+0xf0>
200077ca:	b326      	cbz	r6, 20007816 <__sfvwrite_r+0x96>
200077cc:	b280      	uxth	r0, r0
200077ce:	68a7      	ldr	r7, [r4, #8]
200077d0:	f410 7f00 	tst.w	r0, #512	; 0x200
200077d4:	f000 808f 	beq.w	200078f6 <__sfvwrite_r+0x176>
200077d8:	42be      	cmp	r6, r7
200077da:	46bb      	mov	fp, r7
200077dc:	f080 80a7 	bcs.w	2000792e <__sfvwrite_r+0x1ae>
200077e0:	6820      	ldr	r0, [r4, #0]
200077e2:	4637      	mov	r7, r6
200077e4:	46b3      	mov	fp, r6
200077e6:	465a      	mov	r2, fp
200077e8:	4651      	mov	r1, sl
200077ea:	f000 fb5d 	bl	20007ea8 <memmove>
200077ee:	68a2      	ldr	r2, [r4, #8]
200077f0:	6823      	ldr	r3, [r4, #0]
200077f2:	46b1      	mov	r9, r6
200077f4:	1bd7      	subs	r7, r2, r7
200077f6:	60a7      	str	r7, [r4, #8]
200077f8:	4637      	mov	r7, r6
200077fa:	445b      	add	r3, fp
200077fc:	6023      	str	r3, [r4, #0]
200077fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007802:	ebc9 0606 	rsb	r6, r9, r6
20007806:	44ca      	add	sl, r9
20007808:	1bdf      	subs	r7, r3, r7
2000780a:	f8c8 7008 	str.w	r7, [r8, #8]
2000780e:	b32f      	cbz	r7, 2000785c <__sfvwrite_r+0xdc>
20007810:	89a0      	ldrh	r0, [r4, #12]
20007812:	2e00      	cmp	r6, #0
20007814:	d1da      	bne.n	200077cc <__sfvwrite_r+0x4c>
20007816:	f8d5 a000 	ldr.w	sl, [r5]
2000781a:	686e      	ldr	r6, [r5, #4]
2000781c:	3508      	adds	r5, #8
2000781e:	e7d4      	b.n	200077ca <__sfvwrite_r+0x4a>
20007820:	f8d5 a000 	ldr.w	sl, [r5]
20007824:	686f      	ldr	r7, [r5, #4]
20007826:	3508      	adds	r5, #8
20007828:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000782c:	bf34      	ite	cc
2000782e:	463b      	movcc	r3, r7
20007830:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007834:	4652      	mov	r2, sl
20007836:	9803      	ldr	r0, [sp, #12]
20007838:	2f00      	cmp	r7, #0
2000783a:	d0f1      	beq.n	20007820 <__sfvwrite_r+0xa0>
2000783c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000783e:	6a21      	ldr	r1, [r4, #32]
20007840:	47b0      	blx	r6
20007842:	2800      	cmp	r0, #0
20007844:	4482      	add	sl, r0
20007846:	ebc0 0707 	rsb	r7, r0, r7
2000784a:	f340 80ec 	ble.w	20007a26 <__sfvwrite_r+0x2a6>
2000784e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007852:	1a18      	subs	r0, r3, r0
20007854:	f8c8 0008 	str.w	r0, [r8, #8]
20007858:	2800      	cmp	r0, #0
2000785a:	d1e5      	bne.n	20007828 <__sfvwrite_r+0xa8>
2000785c:	2000      	movs	r0, #0
2000785e:	b005      	add	sp, #20
20007860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007864:	f8d5 9000 	ldr.w	r9, [r5]
20007868:	f04f 0c00 	mov.w	ip, #0
2000786c:	686f      	ldr	r7, [r5, #4]
2000786e:	3508      	adds	r5, #8
20007870:	2f00      	cmp	r7, #0
20007872:	d0f7      	beq.n	20007864 <__sfvwrite_r+0xe4>
20007874:	f1bc 0f00 	cmp.w	ip, #0
20007878:	f000 80b5 	beq.w	200079e6 <__sfvwrite_r+0x266>
2000787c:	6963      	ldr	r3, [r4, #20]
2000787e:	45bb      	cmp	fp, r7
20007880:	bf34      	ite	cc
20007882:	46da      	movcc	sl, fp
20007884:	46ba      	movcs	sl, r7
20007886:	68a6      	ldr	r6, [r4, #8]
20007888:	6820      	ldr	r0, [r4, #0]
2000788a:	6922      	ldr	r2, [r4, #16]
2000788c:	199e      	adds	r6, r3, r6
2000788e:	4290      	cmp	r0, r2
20007890:	bf94      	ite	ls
20007892:	2200      	movls	r2, #0
20007894:	2201      	movhi	r2, #1
20007896:	45b2      	cmp	sl, r6
20007898:	bfd4      	ite	le
2000789a:	2200      	movle	r2, #0
2000789c:	f002 0201 	andgt.w	r2, r2, #1
200078a0:	2a00      	cmp	r2, #0
200078a2:	f040 80ae 	bne.w	20007a02 <__sfvwrite_r+0x282>
200078a6:	459a      	cmp	sl, r3
200078a8:	f2c0 8082 	blt.w	200079b0 <__sfvwrite_r+0x230>
200078ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200078ae:	464a      	mov	r2, r9
200078b0:	f8cd c004 	str.w	ip, [sp, #4]
200078b4:	9803      	ldr	r0, [sp, #12]
200078b6:	6a21      	ldr	r1, [r4, #32]
200078b8:	47b0      	blx	r6
200078ba:	f8dd c004 	ldr.w	ip, [sp, #4]
200078be:	1e06      	subs	r6, r0, #0
200078c0:	f340 80b1 	ble.w	20007a26 <__sfvwrite_r+0x2a6>
200078c4:	ebbb 0b06 	subs.w	fp, fp, r6
200078c8:	f000 8086 	beq.w	200079d8 <__sfvwrite_r+0x258>
200078cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
200078d0:	44b1      	add	r9, r6
200078d2:	1bbf      	subs	r7, r7, r6
200078d4:	1b9e      	subs	r6, r3, r6
200078d6:	f8c8 6008 	str.w	r6, [r8, #8]
200078da:	2e00      	cmp	r6, #0
200078dc:	d1c8      	bne.n	20007870 <__sfvwrite_r+0xf0>
200078de:	e7bd      	b.n	2000785c <__sfvwrite_r+0xdc>
200078e0:	9803      	ldr	r0, [sp, #12]
200078e2:	4621      	mov	r1, r4
200078e4:	f7fe fc1a 	bl	2000611c <__swsetup_r>
200078e8:	2800      	cmp	r0, #0
200078ea:	f040 80d4 	bne.w	20007a96 <__sfvwrite_r+0x316>
200078ee:	89a0      	ldrh	r0, [r4, #12]
200078f0:	fa1f fa80 	uxth.w	sl, r0
200078f4:	e758      	b.n	200077a8 <__sfvwrite_r+0x28>
200078f6:	6820      	ldr	r0, [r4, #0]
200078f8:	46b9      	mov	r9, r7
200078fa:	6923      	ldr	r3, [r4, #16]
200078fc:	4298      	cmp	r0, r3
200078fe:	bf94      	ite	ls
20007900:	2300      	movls	r3, #0
20007902:	2301      	movhi	r3, #1
20007904:	42b7      	cmp	r7, r6
20007906:	bf2c      	ite	cs
20007908:	2300      	movcs	r3, #0
2000790a:	f003 0301 	andcc.w	r3, r3, #1
2000790e:	2b00      	cmp	r3, #0
20007910:	f040 809d 	bne.w	20007a4e <__sfvwrite_r+0x2ce>
20007914:	6963      	ldr	r3, [r4, #20]
20007916:	429e      	cmp	r6, r3
20007918:	f0c0 808c 	bcc.w	20007a34 <__sfvwrite_r+0x2b4>
2000791c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000791e:	4652      	mov	r2, sl
20007920:	9803      	ldr	r0, [sp, #12]
20007922:	6a21      	ldr	r1, [r4, #32]
20007924:	47b8      	blx	r7
20007926:	1e07      	subs	r7, r0, #0
20007928:	dd7d      	ble.n	20007a26 <__sfvwrite_r+0x2a6>
2000792a:	46b9      	mov	r9, r7
2000792c:	e767      	b.n	200077fe <__sfvwrite_r+0x7e>
2000792e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007932:	bf08      	it	eq
20007934:	6820      	ldreq	r0, [r4, #0]
20007936:	f43f af56 	beq.w	200077e6 <__sfvwrite_r+0x66>
2000793a:	6962      	ldr	r2, [r4, #20]
2000793c:	6921      	ldr	r1, [r4, #16]
2000793e:	6823      	ldr	r3, [r4, #0]
20007940:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007944:	1a5b      	subs	r3, r3, r1
20007946:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000794a:	f103 0c01 	add.w	ip, r3, #1
2000794e:	44b4      	add	ip, r6
20007950:	ea4f 0969 	mov.w	r9, r9, asr #1
20007954:	45e1      	cmp	r9, ip
20007956:	464a      	mov	r2, r9
20007958:	bf3c      	itt	cc
2000795a:	46e1      	movcc	r9, ip
2000795c:	464a      	movcc	r2, r9
2000795e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007962:	f000 8083 	beq.w	20007a6c <__sfvwrite_r+0x2ec>
20007966:	4611      	mov	r1, r2
20007968:	9803      	ldr	r0, [sp, #12]
2000796a:	9302      	str	r3, [sp, #8]
2000796c:	f7fc fbac 	bl	200040c8 <_malloc_r>
20007970:	9b02      	ldr	r3, [sp, #8]
20007972:	2800      	cmp	r0, #0
20007974:	f000 8099 	beq.w	20007aaa <__sfvwrite_r+0x32a>
20007978:	461a      	mov	r2, r3
2000797a:	6921      	ldr	r1, [r4, #16]
2000797c:	9302      	str	r3, [sp, #8]
2000797e:	9001      	str	r0, [sp, #4]
20007980:	f000 f9ca 	bl	20007d18 <memcpy>
20007984:	89a2      	ldrh	r2, [r4, #12]
20007986:	9b02      	ldr	r3, [sp, #8]
20007988:	f8dd c004 	ldr.w	ip, [sp, #4]
2000798c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007990:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007994:	81a2      	strh	r2, [r4, #12]
20007996:	ebc3 0209 	rsb	r2, r3, r9
2000799a:	eb0c 0003 	add.w	r0, ip, r3
2000799e:	4637      	mov	r7, r6
200079a0:	46b3      	mov	fp, r6
200079a2:	60a2      	str	r2, [r4, #8]
200079a4:	f8c4 c010 	str.w	ip, [r4, #16]
200079a8:	6020      	str	r0, [r4, #0]
200079aa:	f8c4 9014 	str.w	r9, [r4, #20]
200079ae:	e71a      	b.n	200077e6 <__sfvwrite_r+0x66>
200079b0:	4652      	mov	r2, sl
200079b2:	4649      	mov	r1, r9
200079b4:	4656      	mov	r6, sl
200079b6:	f8cd c004 	str.w	ip, [sp, #4]
200079ba:	f000 fa75 	bl	20007ea8 <memmove>
200079be:	68a2      	ldr	r2, [r4, #8]
200079c0:	6823      	ldr	r3, [r4, #0]
200079c2:	ebbb 0b06 	subs.w	fp, fp, r6
200079c6:	ebca 0202 	rsb	r2, sl, r2
200079ca:	f8dd c004 	ldr.w	ip, [sp, #4]
200079ce:	4453      	add	r3, sl
200079d0:	60a2      	str	r2, [r4, #8]
200079d2:	6023      	str	r3, [r4, #0]
200079d4:	f47f af7a 	bne.w	200078cc <__sfvwrite_r+0x14c>
200079d8:	9803      	ldr	r0, [sp, #12]
200079da:	4621      	mov	r1, r4
200079dc:	f7ff fbfc 	bl	200071d8 <_fflush_r>
200079e0:	bb08      	cbnz	r0, 20007a26 <__sfvwrite_r+0x2a6>
200079e2:	46dc      	mov	ip, fp
200079e4:	e772      	b.n	200078cc <__sfvwrite_r+0x14c>
200079e6:	4648      	mov	r0, r9
200079e8:	210a      	movs	r1, #10
200079ea:	463a      	mov	r2, r7
200079ec:	f000 f95a 	bl	20007ca4 <memchr>
200079f0:	2800      	cmp	r0, #0
200079f2:	d04b      	beq.n	20007a8c <__sfvwrite_r+0x30c>
200079f4:	f100 0b01 	add.w	fp, r0, #1
200079f8:	f04f 0c01 	mov.w	ip, #1
200079fc:	ebc9 0b0b 	rsb	fp, r9, fp
20007a00:	e73c      	b.n	2000787c <__sfvwrite_r+0xfc>
20007a02:	4649      	mov	r1, r9
20007a04:	4632      	mov	r2, r6
20007a06:	f8cd c004 	str.w	ip, [sp, #4]
20007a0a:	f000 fa4d 	bl	20007ea8 <memmove>
20007a0e:	6823      	ldr	r3, [r4, #0]
20007a10:	4621      	mov	r1, r4
20007a12:	9803      	ldr	r0, [sp, #12]
20007a14:	199b      	adds	r3, r3, r6
20007a16:	6023      	str	r3, [r4, #0]
20007a18:	f7ff fbde 	bl	200071d8 <_fflush_r>
20007a1c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007a20:	2800      	cmp	r0, #0
20007a22:	f43f af4f 	beq.w	200078c4 <__sfvwrite_r+0x144>
20007a26:	89a3      	ldrh	r3, [r4, #12]
20007a28:	f04f 30ff 	mov.w	r0, #4294967295
20007a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007a30:	81a3      	strh	r3, [r4, #12]
20007a32:	e714      	b.n	2000785e <__sfvwrite_r+0xde>
20007a34:	4632      	mov	r2, r6
20007a36:	4651      	mov	r1, sl
20007a38:	f000 fa36 	bl	20007ea8 <memmove>
20007a3c:	68a2      	ldr	r2, [r4, #8]
20007a3e:	6823      	ldr	r3, [r4, #0]
20007a40:	4637      	mov	r7, r6
20007a42:	1b92      	subs	r2, r2, r6
20007a44:	46b1      	mov	r9, r6
20007a46:	199b      	adds	r3, r3, r6
20007a48:	60a2      	str	r2, [r4, #8]
20007a4a:	6023      	str	r3, [r4, #0]
20007a4c:	e6d7      	b.n	200077fe <__sfvwrite_r+0x7e>
20007a4e:	4651      	mov	r1, sl
20007a50:	463a      	mov	r2, r7
20007a52:	f000 fa29 	bl	20007ea8 <memmove>
20007a56:	6823      	ldr	r3, [r4, #0]
20007a58:	9803      	ldr	r0, [sp, #12]
20007a5a:	4621      	mov	r1, r4
20007a5c:	19db      	adds	r3, r3, r7
20007a5e:	6023      	str	r3, [r4, #0]
20007a60:	f7ff fbba 	bl	200071d8 <_fflush_r>
20007a64:	2800      	cmp	r0, #0
20007a66:	f43f aeca 	beq.w	200077fe <__sfvwrite_r+0x7e>
20007a6a:	e7dc      	b.n	20007a26 <__sfvwrite_r+0x2a6>
20007a6c:	9803      	ldr	r0, [sp, #12]
20007a6e:	9302      	str	r3, [sp, #8]
20007a70:	f000 ff22 	bl	200088b8 <_realloc_r>
20007a74:	9b02      	ldr	r3, [sp, #8]
20007a76:	4684      	mov	ip, r0
20007a78:	2800      	cmp	r0, #0
20007a7a:	d18c      	bne.n	20007996 <__sfvwrite_r+0x216>
20007a7c:	6921      	ldr	r1, [r4, #16]
20007a7e:	9803      	ldr	r0, [sp, #12]
20007a80:	f7ff fd9e 	bl	200075c0 <_free_r>
20007a84:	9903      	ldr	r1, [sp, #12]
20007a86:	230c      	movs	r3, #12
20007a88:	600b      	str	r3, [r1, #0]
20007a8a:	e7cc      	b.n	20007a26 <__sfvwrite_r+0x2a6>
20007a8c:	f107 0b01 	add.w	fp, r7, #1
20007a90:	f04f 0c01 	mov.w	ip, #1
20007a94:	e6f2      	b.n	2000787c <__sfvwrite_r+0xfc>
20007a96:	9903      	ldr	r1, [sp, #12]
20007a98:	2209      	movs	r2, #9
20007a9a:	89a3      	ldrh	r3, [r4, #12]
20007a9c:	f04f 30ff 	mov.w	r0, #4294967295
20007aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007aa4:	600a      	str	r2, [r1, #0]
20007aa6:	81a3      	strh	r3, [r4, #12]
20007aa8:	e6d9      	b.n	2000785e <__sfvwrite_r+0xde>
20007aaa:	9a03      	ldr	r2, [sp, #12]
20007aac:	230c      	movs	r3, #12
20007aae:	6013      	str	r3, [r2, #0]
20007ab0:	e7b9      	b.n	20007a26 <__sfvwrite_r+0x2a6>
20007ab2:	bf00      	nop

20007ab4 <_fwalk_reent>:
20007ab4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007ab8:	4607      	mov	r7, r0
20007aba:	468a      	mov	sl, r1
20007abc:	f7ff fc48 	bl	20007350 <__sfp_lock_acquire>
20007ac0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007ac4:	bf08      	it	eq
20007ac6:	46b0      	moveq	r8, r6
20007ac8:	d018      	beq.n	20007afc <_fwalk_reent+0x48>
20007aca:	f04f 0800 	mov.w	r8, #0
20007ace:	6875      	ldr	r5, [r6, #4]
20007ad0:	68b4      	ldr	r4, [r6, #8]
20007ad2:	3d01      	subs	r5, #1
20007ad4:	d40f      	bmi.n	20007af6 <_fwalk_reent+0x42>
20007ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007ada:	b14b      	cbz	r3, 20007af0 <_fwalk_reent+0x3c>
20007adc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007ae0:	4621      	mov	r1, r4
20007ae2:	4638      	mov	r0, r7
20007ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
20007ae8:	d002      	beq.n	20007af0 <_fwalk_reent+0x3c>
20007aea:	47d0      	blx	sl
20007aec:	ea48 0800 	orr.w	r8, r8, r0
20007af0:	3468      	adds	r4, #104	; 0x68
20007af2:	3d01      	subs	r5, #1
20007af4:	d5ef      	bpl.n	20007ad6 <_fwalk_reent+0x22>
20007af6:	6836      	ldr	r6, [r6, #0]
20007af8:	2e00      	cmp	r6, #0
20007afa:	d1e8      	bne.n	20007ace <_fwalk_reent+0x1a>
20007afc:	f7ff fc2a 	bl	20007354 <__sfp_lock_release>
20007b00:	4640      	mov	r0, r8
20007b02:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007b06:	bf00      	nop

20007b08 <_fwalk>:
20007b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007b0c:	4606      	mov	r6, r0
20007b0e:	4688      	mov	r8, r1
20007b10:	f7ff fc1e 	bl	20007350 <__sfp_lock_acquire>
20007b14:	36d8      	adds	r6, #216	; 0xd8
20007b16:	bf08      	it	eq
20007b18:	4637      	moveq	r7, r6
20007b1a:	d015      	beq.n	20007b48 <_fwalk+0x40>
20007b1c:	2700      	movs	r7, #0
20007b1e:	6875      	ldr	r5, [r6, #4]
20007b20:	68b4      	ldr	r4, [r6, #8]
20007b22:	3d01      	subs	r5, #1
20007b24:	d40d      	bmi.n	20007b42 <_fwalk+0x3a>
20007b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007b2a:	b13b      	cbz	r3, 20007b3c <_fwalk+0x34>
20007b2c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007b30:	4620      	mov	r0, r4
20007b32:	f1b3 3fff 	cmp.w	r3, #4294967295
20007b36:	d001      	beq.n	20007b3c <_fwalk+0x34>
20007b38:	47c0      	blx	r8
20007b3a:	4307      	orrs	r7, r0
20007b3c:	3468      	adds	r4, #104	; 0x68
20007b3e:	3d01      	subs	r5, #1
20007b40:	d5f1      	bpl.n	20007b26 <_fwalk+0x1e>
20007b42:	6836      	ldr	r6, [r6, #0]
20007b44:	2e00      	cmp	r6, #0
20007b46:	d1ea      	bne.n	20007b1e <_fwalk+0x16>
20007b48:	f7ff fc04 	bl	20007354 <__sfp_lock_release>
20007b4c:	4638      	mov	r0, r7
20007b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007b52:	bf00      	nop

20007b54 <__locale_charset>:
20007b54:	f24a 6394 	movw	r3, #42644	; 0xa694
20007b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b5c:	6818      	ldr	r0, [r3, #0]
20007b5e:	4770      	bx	lr

20007b60 <_localeconv_r>:
20007b60:	4800      	ldr	r0, [pc, #0]	; (20007b64 <_localeconv_r+0x4>)
20007b62:	4770      	bx	lr
20007b64:	2000a698 	.word	0x2000a698

20007b68 <localeconv>:
20007b68:	4800      	ldr	r0, [pc, #0]	; (20007b6c <localeconv+0x4>)
20007b6a:	4770      	bx	lr
20007b6c:	2000a698 	.word	0x2000a698

20007b70 <_setlocale_r>:
20007b70:	b570      	push	{r4, r5, r6, lr}
20007b72:	4605      	mov	r5, r0
20007b74:	460e      	mov	r6, r1
20007b76:	4614      	mov	r4, r2
20007b78:	b172      	cbz	r2, 20007b98 <_setlocale_r+0x28>
20007b7a:	f24a 51bc 	movw	r1, #42428	; 0xa5bc
20007b7e:	4610      	mov	r0, r2
20007b80:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007b84:	f001 f8da 	bl	20008d3c <strcmp>
20007b88:	b958      	cbnz	r0, 20007ba2 <_setlocale_r+0x32>
20007b8a:	f24a 50bc 	movw	r0, #42428	; 0xa5bc
20007b8e:	622c      	str	r4, [r5, #32]
20007b90:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007b94:	61ee      	str	r6, [r5, #28]
20007b96:	bd70      	pop	{r4, r5, r6, pc}
20007b98:	f24a 50bc 	movw	r0, #42428	; 0xa5bc
20007b9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007ba0:	bd70      	pop	{r4, r5, r6, pc}
20007ba2:	f24a 51f0 	movw	r1, #42480	; 0xa5f0
20007ba6:	4620      	mov	r0, r4
20007ba8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007bac:	f001 f8c6 	bl	20008d3c <strcmp>
20007bb0:	2800      	cmp	r0, #0
20007bb2:	d0ea      	beq.n	20007b8a <_setlocale_r+0x1a>
20007bb4:	2000      	movs	r0, #0
20007bb6:	bd70      	pop	{r4, r5, r6, pc}

20007bb8 <setlocale>:
20007bb8:	f64a 0344 	movw	r3, #43076	; 0xa844
20007bbc:	460a      	mov	r2, r1
20007bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007bc2:	4601      	mov	r1, r0
20007bc4:	6818      	ldr	r0, [r3, #0]
20007bc6:	e7d3      	b.n	20007b70 <_setlocale_r>

20007bc8 <__smakebuf_r>:
20007bc8:	898b      	ldrh	r3, [r1, #12]
20007bca:	b5f0      	push	{r4, r5, r6, r7, lr}
20007bcc:	460c      	mov	r4, r1
20007bce:	b29a      	uxth	r2, r3
20007bd0:	b091      	sub	sp, #68	; 0x44
20007bd2:	f012 0f02 	tst.w	r2, #2
20007bd6:	4605      	mov	r5, r0
20007bd8:	d141      	bne.n	20007c5e <__smakebuf_r+0x96>
20007bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007bde:	2900      	cmp	r1, #0
20007be0:	db18      	blt.n	20007c14 <__smakebuf_r+0x4c>
20007be2:	aa01      	add	r2, sp, #4
20007be4:	f001 fa70 	bl	200090c8 <_fstat_r>
20007be8:	2800      	cmp	r0, #0
20007bea:	db11      	blt.n	20007c10 <__smakebuf_r+0x48>
20007bec:	9b02      	ldr	r3, [sp, #8]
20007bee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007bf6:	bf14      	ite	ne
20007bf8:	2700      	movne	r7, #0
20007bfa:	2701      	moveq	r7, #1
20007bfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007c00:	d040      	beq.n	20007c84 <__smakebuf_r+0xbc>
20007c02:	89a3      	ldrh	r3, [r4, #12]
20007c04:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007c08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007c0c:	81a3      	strh	r3, [r4, #12]
20007c0e:	e00b      	b.n	20007c28 <__smakebuf_r+0x60>
20007c10:	89a3      	ldrh	r3, [r4, #12]
20007c12:	b29a      	uxth	r2, r3
20007c14:	f012 0f80 	tst.w	r2, #128	; 0x80
20007c18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007c1c:	bf0c      	ite	eq
20007c1e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007c22:	2640      	movne	r6, #64	; 0x40
20007c24:	2700      	movs	r7, #0
20007c26:	81a3      	strh	r3, [r4, #12]
20007c28:	4628      	mov	r0, r5
20007c2a:	4631      	mov	r1, r6
20007c2c:	f7fc fa4c 	bl	200040c8 <_malloc_r>
20007c30:	b170      	cbz	r0, 20007c50 <__smakebuf_r+0x88>
20007c32:	89a1      	ldrh	r1, [r4, #12]
20007c34:	f247 3299 	movw	r2, #29593	; 0x7399
20007c38:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007c3c:	6120      	str	r0, [r4, #16]
20007c3e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007c42:	6166      	str	r6, [r4, #20]
20007c44:	62aa      	str	r2, [r5, #40]	; 0x28
20007c46:	81a1      	strh	r1, [r4, #12]
20007c48:	6020      	str	r0, [r4, #0]
20007c4a:	b97f      	cbnz	r7, 20007c6c <__smakebuf_r+0xa4>
20007c4c:	b011      	add	sp, #68	; 0x44
20007c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007c50:	89a3      	ldrh	r3, [r4, #12]
20007c52:	f413 7f00 	tst.w	r3, #512	; 0x200
20007c56:	d1f9      	bne.n	20007c4c <__smakebuf_r+0x84>
20007c58:	f043 0302 	orr.w	r3, r3, #2
20007c5c:	81a3      	strh	r3, [r4, #12]
20007c5e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007c62:	6123      	str	r3, [r4, #16]
20007c64:	6023      	str	r3, [r4, #0]
20007c66:	2301      	movs	r3, #1
20007c68:	6163      	str	r3, [r4, #20]
20007c6a:	e7ef      	b.n	20007c4c <__smakebuf_r+0x84>
20007c6c:	4628      	mov	r0, r5
20007c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007c72:	f001 fa3f 	bl	200090f4 <_isatty_r>
20007c76:	2800      	cmp	r0, #0
20007c78:	d0e8      	beq.n	20007c4c <__smakebuf_r+0x84>
20007c7a:	89a3      	ldrh	r3, [r4, #12]
20007c7c:	f043 0301 	orr.w	r3, r3, #1
20007c80:	81a3      	strh	r3, [r4, #12]
20007c82:	e7e3      	b.n	20007c4c <__smakebuf_r+0x84>
20007c84:	f648 43b5 	movw	r3, #36021	; 0x8cb5
20007c88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c8e:	429a      	cmp	r2, r3
20007c90:	d1b7      	bne.n	20007c02 <__smakebuf_r+0x3a>
20007c92:	89a2      	ldrh	r2, [r4, #12]
20007c94:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007c98:	461e      	mov	r6, r3
20007c9a:	6523      	str	r3, [r4, #80]	; 0x50
20007c9c:	ea42 0303 	orr.w	r3, r2, r3
20007ca0:	81a3      	strh	r3, [r4, #12]
20007ca2:	e7c1      	b.n	20007c28 <__smakebuf_r+0x60>

20007ca4 <memchr>:
20007ca4:	f010 0f03 	tst.w	r0, #3
20007ca8:	b2c9      	uxtb	r1, r1
20007caa:	b410      	push	{r4}
20007cac:	d010      	beq.n	20007cd0 <memchr+0x2c>
20007cae:	2a00      	cmp	r2, #0
20007cb0:	d02f      	beq.n	20007d12 <memchr+0x6e>
20007cb2:	7803      	ldrb	r3, [r0, #0]
20007cb4:	428b      	cmp	r3, r1
20007cb6:	d02a      	beq.n	20007d0e <memchr+0x6a>
20007cb8:	3a01      	subs	r2, #1
20007cba:	e005      	b.n	20007cc8 <memchr+0x24>
20007cbc:	2a00      	cmp	r2, #0
20007cbe:	d028      	beq.n	20007d12 <memchr+0x6e>
20007cc0:	7803      	ldrb	r3, [r0, #0]
20007cc2:	3a01      	subs	r2, #1
20007cc4:	428b      	cmp	r3, r1
20007cc6:	d022      	beq.n	20007d0e <memchr+0x6a>
20007cc8:	3001      	adds	r0, #1
20007cca:	f010 0f03 	tst.w	r0, #3
20007cce:	d1f5      	bne.n	20007cbc <memchr+0x18>
20007cd0:	2a03      	cmp	r2, #3
20007cd2:	d911      	bls.n	20007cf8 <memchr+0x54>
20007cd4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007cd8:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007cdc:	6803      	ldr	r3, [r0, #0]
20007cde:	ea84 0303 	eor.w	r3, r4, r3
20007ce2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007ce6:	ea2c 0303 	bic.w	r3, ip, r3
20007cea:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007cee:	d103      	bne.n	20007cf8 <memchr+0x54>
20007cf0:	3a04      	subs	r2, #4
20007cf2:	3004      	adds	r0, #4
20007cf4:	2a03      	cmp	r2, #3
20007cf6:	d8f1      	bhi.n	20007cdc <memchr+0x38>
20007cf8:	b15a      	cbz	r2, 20007d12 <memchr+0x6e>
20007cfa:	7803      	ldrb	r3, [r0, #0]
20007cfc:	428b      	cmp	r3, r1
20007cfe:	d006      	beq.n	20007d0e <memchr+0x6a>
20007d00:	3a01      	subs	r2, #1
20007d02:	b132      	cbz	r2, 20007d12 <memchr+0x6e>
20007d04:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007d08:	3a01      	subs	r2, #1
20007d0a:	428b      	cmp	r3, r1
20007d0c:	d1f9      	bne.n	20007d02 <memchr+0x5e>
20007d0e:	bc10      	pop	{r4}
20007d10:	4770      	bx	lr
20007d12:	2000      	movs	r0, #0
20007d14:	e7fb      	b.n	20007d0e <memchr+0x6a>
20007d16:	bf00      	nop

20007d18 <memcpy>:
20007d18:	2a03      	cmp	r2, #3
20007d1a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007d1e:	d80b      	bhi.n	20007d38 <memcpy+0x20>
20007d20:	b13a      	cbz	r2, 20007d32 <memcpy+0x1a>
20007d22:	2300      	movs	r3, #0
20007d24:	f811 c003 	ldrb.w	ip, [r1, r3]
20007d28:	f800 c003 	strb.w	ip, [r0, r3]
20007d2c:	3301      	adds	r3, #1
20007d2e:	4293      	cmp	r3, r2
20007d30:	d1f8      	bne.n	20007d24 <memcpy+0xc>
20007d32:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007d36:	4770      	bx	lr
20007d38:	1882      	adds	r2, r0, r2
20007d3a:	460c      	mov	r4, r1
20007d3c:	4603      	mov	r3, r0
20007d3e:	e003      	b.n	20007d48 <memcpy+0x30>
20007d40:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20007d44:	f803 1c01 	strb.w	r1, [r3, #-1]
20007d48:	f003 0603 	and.w	r6, r3, #3
20007d4c:	4619      	mov	r1, r3
20007d4e:	46a4      	mov	ip, r4
20007d50:	3301      	adds	r3, #1
20007d52:	3401      	adds	r4, #1
20007d54:	2e00      	cmp	r6, #0
20007d56:	d1f3      	bne.n	20007d40 <memcpy+0x28>
20007d58:	f01c 0403 	ands.w	r4, ip, #3
20007d5c:	4663      	mov	r3, ip
20007d5e:	bf08      	it	eq
20007d60:	ebc1 0c02 	rsbeq	ip, r1, r2
20007d64:	d068      	beq.n	20007e38 <memcpy+0x120>
20007d66:	4265      	negs	r5, r4
20007d68:	f1c4 0a04 	rsb	sl, r4, #4
20007d6c:	eb0c 0705 	add.w	r7, ip, r5
20007d70:	4633      	mov	r3, r6
20007d72:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20007d76:	f85c 6005 	ldr.w	r6, [ip, r5]
20007d7a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20007d7e:	1a55      	subs	r5, r2, r1
20007d80:	e008      	b.n	20007d94 <memcpy+0x7c>
20007d82:	f857 4f04 	ldr.w	r4, [r7, #4]!
20007d86:	4626      	mov	r6, r4
20007d88:	fa04 f40a 	lsl.w	r4, r4, sl
20007d8c:	ea49 0404 	orr.w	r4, r9, r4
20007d90:	50cc      	str	r4, [r1, r3]
20007d92:	3304      	adds	r3, #4
20007d94:	185c      	adds	r4, r3, r1
20007d96:	2d03      	cmp	r5, #3
20007d98:	fa26 f908 	lsr.w	r9, r6, r8
20007d9c:	f1a5 0504 	sub.w	r5, r5, #4
20007da0:	eb0c 0603 	add.w	r6, ip, r3
20007da4:	dced      	bgt.n	20007d82 <memcpy+0x6a>
20007da6:	2300      	movs	r3, #0
20007da8:	e002      	b.n	20007db0 <memcpy+0x98>
20007daa:	5cf1      	ldrb	r1, [r6, r3]
20007dac:	54e1      	strb	r1, [r4, r3]
20007dae:	3301      	adds	r3, #1
20007db0:	1919      	adds	r1, r3, r4
20007db2:	4291      	cmp	r1, r2
20007db4:	d3f9      	bcc.n	20007daa <memcpy+0x92>
20007db6:	e7bc      	b.n	20007d32 <memcpy+0x1a>
20007db8:	f853 4c40 	ldr.w	r4, [r3, #-64]
20007dbc:	f841 4c40 	str.w	r4, [r1, #-64]
20007dc0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20007dc4:	f841 4c3c 	str.w	r4, [r1, #-60]
20007dc8:	f853 4c38 	ldr.w	r4, [r3, #-56]
20007dcc:	f841 4c38 	str.w	r4, [r1, #-56]
20007dd0:	f853 4c34 	ldr.w	r4, [r3, #-52]
20007dd4:	f841 4c34 	str.w	r4, [r1, #-52]
20007dd8:	f853 4c30 	ldr.w	r4, [r3, #-48]
20007ddc:	f841 4c30 	str.w	r4, [r1, #-48]
20007de0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20007de4:	f841 4c2c 	str.w	r4, [r1, #-44]
20007de8:	f853 4c28 	ldr.w	r4, [r3, #-40]
20007dec:	f841 4c28 	str.w	r4, [r1, #-40]
20007df0:	f853 4c24 	ldr.w	r4, [r3, #-36]
20007df4:	f841 4c24 	str.w	r4, [r1, #-36]
20007df8:	f853 4c20 	ldr.w	r4, [r3, #-32]
20007dfc:	f841 4c20 	str.w	r4, [r1, #-32]
20007e00:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20007e04:	f841 4c1c 	str.w	r4, [r1, #-28]
20007e08:	f853 4c18 	ldr.w	r4, [r3, #-24]
20007e0c:	f841 4c18 	str.w	r4, [r1, #-24]
20007e10:	f853 4c14 	ldr.w	r4, [r3, #-20]
20007e14:	f841 4c14 	str.w	r4, [r1, #-20]
20007e18:	f853 4c10 	ldr.w	r4, [r3, #-16]
20007e1c:	f841 4c10 	str.w	r4, [r1, #-16]
20007e20:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20007e24:	f841 4c0c 	str.w	r4, [r1, #-12]
20007e28:	f853 4c08 	ldr.w	r4, [r3, #-8]
20007e2c:	f841 4c08 	str.w	r4, [r1, #-8]
20007e30:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007e34:	f841 4c04 	str.w	r4, [r1, #-4]
20007e38:	461c      	mov	r4, r3
20007e3a:	460d      	mov	r5, r1
20007e3c:	3340      	adds	r3, #64	; 0x40
20007e3e:	3140      	adds	r1, #64	; 0x40
20007e40:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20007e44:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20007e48:	dcb6      	bgt.n	20007db8 <memcpy+0xa0>
20007e4a:	4621      	mov	r1, r4
20007e4c:	462b      	mov	r3, r5
20007e4e:	1b54      	subs	r4, r2, r5
20007e50:	e00f      	b.n	20007e72 <memcpy+0x15a>
20007e52:	f851 5c10 	ldr.w	r5, [r1, #-16]
20007e56:	f843 5c10 	str.w	r5, [r3, #-16]
20007e5a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20007e5e:	f843 5c0c 	str.w	r5, [r3, #-12]
20007e62:	f851 5c08 	ldr.w	r5, [r1, #-8]
20007e66:	f843 5c08 	str.w	r5, [r3, #-8]
20007e6a:	f851 5c04 	ldr.w	r5, [r1, #-4]
20007e6e:	f843 5c04 	str.w	r5, [r3, #-4]
20007e72:	2c0f      	cmp	r4, #15
20007e74:	460d      	mov	r5, r1
20007e76:	469c      	mov	ip, r3
20007e78:	f101 0110 	add.w	r1, r1, #16
20007e7c:	f103 0310 	add.w	r3, r3, #16
20007e80:	f1a4 0410 	sub.w	r4, r4, #16
20007e84:	dce5      	bgt.n	20007e52 <memcpy+0x13a>
20007e86:	ebcc 0102 	rsb	r1, ip, r2
20007e8a:	2300      	movs	r3, #0
20007e8c:	e003      	b.n	20007e96 <memcpy+0x17e>
20007e8e:	58ec      	ldr	r4, [r5, r3]
20007e90:	f84c 4003 	str.w	r4, [ip, r3]
20007e94:	3304      	adds	r3, #4
20007e96:	195e      	adds	r6, r3, r5
20007e98:	2903      	cmp	r1, #3
20007e9a:	eb03 040c 	add.w	r4, r3, ip
20007e9e:	f1a1 0104 	sub.w	r1, r1, #4
20007ea2:	dcf4      	bgt.n	20007e8e <memcpy+0x176>
20007ea4:	e77f      	b.n	20007da6 <memcpy+0x8e>
20007ea6:	bf00      	nop

20007ea8 <memmove>:
20007ea8:	4288      	cmp	r0, r1
20007eaa:	468c      	mov	ip, r1
20007eac:	b470      	push	{r4, r5, r6}
20007eae:	4605      	mov	r5, r0
20007eb0:	4614      	mov	r4, r2
20007eb2:	d90e      	bls.n	20007ed2 <memmove+0x2a>
20007eb4:	188b      	adds	r3, r1, r2
20007eb6:	4298      	cmp	r0, r3
20007eb8:	d20b      	bcs.n	20007ed2 <memmove+0x2a>
20007eba:	b142      	cbz	r2, 20007ece <memmove+0x26>
20007ebc:	ebc2 0c03 	rsb	ip, r2, r3
20007ec0:	4601      	mov	r1, r0
20007ec2:	1e53      	subs	r3, r2, #1
20007ec4:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007ec8:	54ca      	strb	r2, [r1, r3]
20007eca:	3b01      	subs	r3, #1
20007ecc:	d2fa      	bcs.n	20007ec4 <memmove+0x1c>
20007ece:	bc70      	pop	{r4, r5, r6}
20007ed0:	4770      	bx	lr
20007ed2:	2a0f      	cmp	r2, #15
20007ed4:	d809      	bhi.n	20007eea <memmove+0x42>
20007ed6:	2c00      	cmp	r4, #0
20007ed8:	d0f9      	beq.n	20007ece <memmove+0x26>
20007eda:	2300      	movs	r3, #0
20007edc:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007ee0:	54ea      	strb	r2, [r5, r3]
20007ee2:	3301      	adds	r3, #1
20007ee4:	42a3      	cmp	r3, r4
20007ee6:	d1f9      	bne.n	20007edc <memmove+0x34>
20007ee8:	e7f1      	b.n	20007ece <memmove+0x26>
20007eea:	ea41 0300 	orr.w	r3, r1, r0
20007eee:	f013 0f03 	tst.w	r3, #3
20007ef2:	d1f0      	bne.n	20007ed6 <memmove+0x2e>
20007ef4:	4694      	mov	ip, r2
20007ef6:	460c      	mov	r4, r1
20007ef8:	4603      	mov	r3, r0
20007efa:	6825      	ldr	r5, [r4, #0]
20007efc:	f1ac 0c10 	sub.w	ip, ip, #16
20007f00:	601d      	str	r5, [r3, #0]
20007f02:	6865      	ldr	r5, [r4, #4]
20007f04:	605d      	str	r5, [r3, #4]
20007f06:	68a5      	ldr	r5, [r4, #8]
20007f08:	609d      	str	r5, [r3, #8]
20007f0a:	68e5      	ldr	r5, [r4, #12]
20007f0c:	3410      	adds	r4, #16
20007f0e:	60dd      	str	r5, [r3, #12]
20007f10:	3310      	adds	r3, #16
20007f12:	f1bc 0f0f 	cmp.w	ip, #15
20007f16:	d8f0      	bhi.n	20007efa <memmove+0x52>
20007f18:	3a10      	subs	r2, #16
20007f1a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007f1e:	f10c 0501 	add.w	r5, ip, #1
20007f22:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007f26:	012d      	lsls	r5, r5, #4
20007f28:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007f2c:	eb01 0c05 	add.w	ip, r1, r5
20007f30:	1945      	adds	r5, r0, r5
20007f32:	2e03      	cmp	r6, #3
20007f34:	4634      	mov	r4, r6
20007f36:	d9ce      	bls.n	20007ed6 <memmove+0x2e>
20007f38:	2300      	movs	r3, #0
20007f3a:	f85c 2003 	ldr.w	r2, [ip, r3]
20007f3e:	50ea      	str	r2, [r5, r3]
20007f40:	3304      	adds	r3, #4
20007f42:	1af2      	subs	r2, r6, r3
20007f44:	2a03      	cmp	r2, #3
20007f46:	d8f8      	bhi.n	20007f3a <memmove+0x92>
20007f48:	3e04      	subs	r6, #4
20007f4a:	08b3      	lsrs	r3, r6, #2
20007f4c:	1c5a      	adds	r2, r3, #1
20007f4e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007f52:	0092      	lsls	r2, r2, #2
20007f54:	4494      	add	ip, r2
20007f56:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007f5a:	18ad      	adds	r5, r5, r2
20007f5c:	e7bb      	b.n	20007ed6 <memmove+0x2e>
20007f5e:	bf00      	nop

20007f60 <__hi0bits>:
20007f60:	0c02      	lsrs	r2, r0, #16
20007f62:	4603      	mov	r3, r0
20007f64:	0412      	lsls	r2, r2, #16
20007f66:	b1b2      	cbz	r2, 20007f96 <__hi0bits+0x36>
20007f68:	2000      	movs	r0, #0
20007f6a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007f6e:	d101      	bne.n	20007f74 <__hi0bits+0x14>
20007f70:	3008      	adds	r0, #8
20007f72:	021b      	lsls	r3, r3, #8
20007f74:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007f78:	d101      	bne.n	20007f7e <__hi0bits+0x1e>
20007f7a:	3004      	adds	r0, #4
20007f7c:	011b      	lsls	r3, r3, #4
20007f7e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007f82:	d101      	bne.n	20007f88 <__hi0bits+0x28>
20007f84:	3002      	adds	r0, #2
20007f86:	009b      	lsls	r3, r3, #2
20007f88:	2b00      	cmp	r3, #0
20007f8a:	db03      	blt.n	20007f94 <__hi0bits+0x34>
20007f8c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007f90:	d004      	beq.n	20007f9c <__hi0bits+0x3c>
20007f92:	3001      	adds	r0, #1
20007f94:	4770      	bx	lr
20007f96:	0403      	lsls	r3, r0, #16
20007f98:	2010      	movs	r0, #16
20007f9a:	e7e6      	b.n	20007f6a <__hi0bits+0xa>
20007f9c:	2020      	movs	r0, #32
20007f9e:	4770      	bx	lr

20007fa0 <__lo0bits>:
20007fa0:	6803      	ldr	r3, [r0, #0]
20007fa2:	4602      	mov	r2, r0
20007fa4:	f013 0007 	ands.w	r0, r3, #7
20007fa8:	d009      	beq.n	20007fbe <__lo0bits+0x1e>
20007faa:	f013 0f01 	tst.w	r3, #1
20007fae:	d121      	bne.n	20007ff4 <__lo0bits+0x54>
20007fb0:	f013 0f02 	tst.w	r3, #2
20007fb4:	d122      	bne.n	20007ffc <__lo0bits+0x5c>
20007fb6:	089b      	lsrs	r3, r3, #2
20007fb8:	2002      	movs	r0, #2
20007fba:	6013      	str	r3, [r2, #0]
20007fbc:	4770      	bx	lr
20007fbe:	b299      	uxth	r1, r3
20007fc0:	b909      	cbnz	r1, 20007fc6 <__lo0bits+0x26>
20007fc2:	0c1b      	lsrs	r3, r3, #16
20007fc4:	2010      	movs	r0, #16
20007fc6:	f013 0fff 	tst.w	r3, #255	; 0xff
20007fca:	d101      	bne.n	20007fd0 <__lo0bits+0x30>
20007fcc:	3008      	adds	r0, #8
20007fce:	0a1b      	lsrs	r3, r3, #8
20007fd0:	f013 0f0f 	tst.w	r3, #15
20007fd4:	d101      	bne.n	20007fda <__lo0bits+0x3a>
20007fd6:	3004      	adds	r0, #4
20007fd8:	091b      	lsrs	r3, r3, #4
20007fda:	f013 0f03 	tst.w	r3, #3
20007fde:	d101      	bne.n	20007fe4 <__lo0bits+0x44>
20007fe0:	3002      	adds	r0, #2
20007fe2:	089b      	lsrs	r3, r3, #2
20007fe4:	f013 0f01 	tst.w	r3, #1
20007fe8:	d102      	bne.n	20007ff0 <__lo0bits+0x50>
20007fea:	085b      	lsrs	r3, r3, #1
20007fec:	d004      	beq.n	20007ff8 <__lo0bits+0x58>
20007fee:	3001      	adds	r0, #1
20007ff0:	6013      	str	r3, [r2, #0]
20007ff2:	4770      	bx	lr
20007ff4:	2000      	movs	r0, #0
20007ff6:	4770      	bx	lr
20007ff8:	2020      	movs	r0, #32
20007ffa:	4770      	bx	lr
20007ffc:	085b      	lsrs	r3, r3, #1
20007ffe:	2001      	movs	r0, #1
20008000:	6013      	str	r3, [r2, #0]
20008002:	4770      	bx	lr

20008004 <__mcmp>:
20008004:	4603      	mov	r3, r0
20008006:	690a      	ldr	r2, [r1, #16]
20008008:	6900      	ldr	r0, [r0, #16]
2000800a:	b410      	push	{r4}
2000800c:	1a80      	subs	r0, r0, r2
2000800e:	d111      	bne.n	20008034 <__mcmp+0x30>
20008010:	3204      	adds	r2, #4
20008012:	f103 0c14 	add.w	ip, r3, #20
20008016:	0092      	lsls	r2, r2, #2
20008018:	189b      	adds	r3, r3, r2
2000801a:	1889      	adds	r1, r1, r2
2000801c:	3104      	adds	r1, #4
2000801e:	3304      	adds	r3, #4
20008020:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008024:	3b04      	subs	r3, #4
20008026:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000802a:	3904      	subs	r1, #4
2000802c:	4294      	cmp	r4, r2
2000802e:	d103      	bne.n	20008038 <__mcmp+0x34>
20008030:	459c      	cmp	ip, r3
20008032:	d3f5      	bcc.n	20008020 <__mcmp+0x1c>
20008034:	bc10      	pop	{r4}
20008036:	4770      	bx	lr
20008038:	bf38      	it	cc
2000803a:	f04f 30ff 	movcc.w	r0, #4294967295
2000803e:	d3f9      	bcc.n	20008034 <__mcmp+0x30>
20008040:	2001      	movs	r0, #1
20008042:	e7f7      	b.n	20008034 <__mcmp+0x30>

20008044 <__ulp>:
20008044:	f240 0300 	movw	r3, #0
20008048:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000804c:	ea01 0303 	and.w	r3, r1, r3
20008050:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20008054:	2b00      	cmp	r3, #0
20008056:	dd02      	ble.n	2000805e <__ulp+0x1a>
20008058:	4619      	mov	r1, r3
2000805a:	2000      	movs	r0, #0
2000805c:	4770      	bx	lr
2000805e:	425b      	negs	r3, r3
20008060:	151b      	asrs	r3, r3, #20
20008062:	2b13      	cmp	r3, #19
20008064:	dd0e      	ble.n	20008084 <__ulp+0x40>
20008066:	3b14      	subs	r3, #20
20008068:	2b1e      	cmp	r3, #30
2000806a:	dd03      	ble.n	20008074 <__ulp+0x30>
2000806c:	2301      	movs	r3, #1
2000806e:	2100      	movs	r1, #0
20008070:	4618      	mov	r0, r3
20008072:	4770      	bx	lr
20008074:	2201      	movs	r2, #1
20008076:	f1c3 031f 	rsb	r3, r3, #31
2000807a:	2100      	movs	r1, #0
2000807c:	fa12 f303 	lsls.w	r3, r2, r3
20008080:	4618      	mov	r0, r3
20008082:	4770      	bx	lr
20008084:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20008088:	2000      	movs	r0, #0
2000808a:	fa52 f103 	asrs.w	r1, r2, r3
2000808e:	4770      	bx	lr

20008090 <__b2d>:
20008090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008094:	6904      	ldr	r4, [r0, #16]
20008096:	f100 0614 	add.w	r6, r0, #20
2000809a:	460f      	mov	r7, r1
2000809c:	3404      	adds	r4, #4
2000809e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
200080a2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200080a6:	46a0      	mov	r8, r4
200080a8:	4628      	mov	r0, r5
200080aa:	f7ff ff59 	bl	20007f60 <__hi0bits>
200080ae:	280a      	cmp	r0, #10
200080b0:	f1c0 0320 	rsb	r3, r0, #32
200080b4:	603b      	str	r3, [r7, #0]
200080b6:	dc14      	bgt.n	200080e2 <__b2d+0x52>
200080b8:	42a6      	cmp	r6, r4
200080ba:	f1c0 030b 	rsb	r3, r0, #11
200080be:	d237      	bcs.n	20008130 <__b2d+0xa0>
200080c0:	f854 1c04 	ldr.w	r1, [r4, #-4]
200080c4:	40d9      	lsrs	r1, r3
200080c6:	fa25 fc03 	lsr.w	ip, r5, r3
200080ca:	3015      	adds	r0, #21
200080cc:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
200080d0:	4085      	lsls	r5, r0
200080d2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
200080d6:	ea41 0205 	orr.w	r2, r1, r5
200080da:	4610      	mov	r0, r2
200080dc:	4619      	mov	r1, r3
200080de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200080e2:	42a6      	cmp	r6, r4
200080e4:	d320      	bcc.n	20008128 <__b2d+0x98>
200080e6:	2100      	movs	r1, #0
200080e8:	380b      	subs	r0, #11
200080ea:	bf02      	ittt	eq
200080ec:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
200080f0:	460a      	moveq	r2, r1
200080f2:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
200080f6:	d0f0      	beq.n	200080da <__b2d+0x4a>
200080f8:	42b4      	cmp	r4, r6
200080fa:	f1c0 0320 	rsb	r3, r0, #32
200080fe:	d919      	bls.n	20008134 <__b2d+0xa4>
20008100:	f854 4c04 	ldr.w	r4, [r4, #-4]
20008104:	40dc      	lsrs	r4, r3
20008106:	4085      	lsls	r5, r0
20008108:	fa21 fc03 	lsr.w	ip, r1, r3
2000810c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008110:	fa11 f000 	lsls.w	r0, r1, r0
20008114:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008118:	ea44 0200 	orr.w	r2, r4, r0
2000811c:	ea45 030c 	orr.w	r3, r5, ip
20008120:	4610      	mov	r0, r2
20008122:	4619      	mov	r1, r3
20008124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008128:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000812c:	3c04      	subs	r4, #4
2000812e:	e7db      	b.n	200080e8 <__b2d+0x58>
20008130:	2100      	movs	r1, #0
20008132:	e7c8      	b.n	200080c6 <__b2d+0x36>
20008134:	2400      	movs	r4, #0
20008136:	e7e6      	b.n	20008106 <__b2d+0x76>

20008138 <__ratio>:
20008138:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000813c:	b083      	sub	sp, #12
2000813e:	460e      	mov	r6, r1
20008140:	a901      	add	r1, sp, #4
20008142:	4607      	mov	r7, r0
20008144:	f7ff ffa4 	bl	20008090 <__b2d>
20008148:	460d      	mov	r5, r1
2000814a:	4604      	mov	r4, r0
2000814c:	4669      	mov	r1, sp
2000814e:	4630      	mov	r0, r6
20008150:	f7ff ff9e 	bl	20008090 <__b2d>
20008154:	f8dd c004 	ldr.w	ip, [sp, #4]
20008158:	46a9      	mov	r9, r5
2000815a:	46a0      	mov	r8, r4
2000815c:	460b      	mov	r3, r1
2000815e:	4602      	mov	r2, r0
20008160:	6931      	ldr	r1, [r6, #16]
20008162:	4616      	mov	r6, r2
20008164:	6938      	ldr	r0, [r7, #16]
20008166:	461f      	mov	r7, r3
20008168:	1a40      	subs	r0, r0, r1
2000816a:	9900      	ldr	r1, [sp, #0]
2000816c:	ebc1 010c 	rsb	r1, r1, ip
20008170:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20008174:	2900      	cmp	r1, #0
20008176:	bfc9      	itett	gt
20008178:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
2000817c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20008180:	4624      	movgt	r4, r4
20008182:	464d      	movgt	r5, r9
20008184:	bfdc      	itt	le
20008186:	4612      	movle	r2, r2
20008188:	463b      	movle	r3, r7
2000818a:	4620      	mov	r0, r4
2000818c:	4629      	mov	r1, r5
2000818e:	f001 fc13 	bl	200099b8 <__aeabi_ddiv>
20008192:	b003      	add	sp, #12
20008194:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20008198 <_mprec_log10>:
20008198:	2817      	cmp	r0, #23
2000819a:	b510      	push	{r4, lr}
2000819c:	4604      	mov	r4, r0
2000819e:	dd0e      	ble.n	200081be <_mprec_log10+0x26>
200081a0:	f240 0100 	movw	r1, #0
200081a4:	2000      	movs	r0, #0
200081a6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200081aa:	f240 0300 	movw	r3, #0
200081ae:	2200      	movs	r2, #0
200081b0:	f2c4 0324 	movt	r3, #16420	; 0x4024
200081b4:	f001 fad6 	bl	20009764 <__aeabi_dmul>
200081b8:	3c01      	subs	r4, #1
200081ba:	d1f6      	bne.n	200081aa <_mprec_log10+0x12>
200081bc:	bd10      	pop	{r4, pc}
200081be:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
200081c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200081c6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
200081ca:	e9d3 0100 	ldrd	r0, r1, [r3]
200081ce:	bd10      	pop	{r4, pc}

200081d0 <__copybits>:
200081d0:	6913      	ldr	r3, [r2, #16]
200081d2:	3901      	subs	r1, #1
200081d4:	f102 0c14 	add.w	ip, r2, #20
200081d8:	b410      	push	{r4}
200081da:	eb02 0283 	add.w	r2, r2, r3, lsl #2
200081de:	114c      	asrs	r4, r1, #5
200081e0:	3214      	adds	r2, #20
200081e2:	3401      	adds	r4, #1
200081e4:	4594      	cmp	ip, r2
200081e6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200081ea:	d20f      	bcs.n	2000820c <__copybits+0x3c>
200081ec:	2300      	movs	r3, #0
200081ee:	f85c 1003 	ldr.w	r1, [ip, r3]
200081f2:	50c1      	str	r1, [r0, r3]
200081f4:	3304      	adds	r3, #4
200081f6:	eb03 010c 	add.w	r1, r3, ip
200081fa:	428a      	cmp	r2, r1
200081fc:	d8f7      	bhi.n	200081ee <__copybits+0x1e>
200081fe:	ea6f 0c0c 	mvn.w	ip, ip
20008202:	4462      	add	r2, ip
20008204:	f022 0203 	bic.w	r2, r2, #3
20008208:	3204      	adds	r2, #4
2000820a:	1880      	adds	r0, r0, r2
2000820c:	4284      	cmp	r4, r0
2000820e:	d904      	bls.n	2000821a <__copybits+0x4a>
20008210:	2300      	movs	r3, #0
20008212:	f840 3b04 	str.w	r3, [r0], #4
20008216:	4284      	cmp	r4, r0
20008218:	d8fb      	bhi.n	20008212 <__copybits+0x42>
2000821a:	bc10      	pop	{r4}
2000821c:	4770      	bx	lr
2000821e:	bf00      	nop

20008220 <__any_on>:
20008220:	6902      	ldr	r2, [r0, #16]
20008222:	114b      	asrs	r3, r1, #5
20008224:	429a      	cmp	r2, r3
20008226:	db10      	blt.n	2000824a <__any_on+0x2a>
20008228:	dd0e      	ble.n	20008248 <__any_on+0x28>
2000822a:	f011 011f 	ands.w	r1, r1, #31
2000822e:	d00b      	beq.n	20008248 <__any_on+0x28>
20008230:	461a      	mov	r2, r3
20008232:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008236:	695b      	ldr	r3, [r3, #20]
20008238:	fa23 fc01 	lsr.w	ip, r3, r1
2000823c:	fa0c f101 	lsl.w	r1, ip, r1
20008240:	4299      	cmp	r1, r3
20008242:	d002      	beq.n	2000824a <__any_on+0x2a>
20008244:	2001      	movs	r0, #1
20008246:	4770      	bx	lr
20008248:	461a      	mov	r2, r3
2000824a:	3204      	adds	r2, #4
2000824c:	f100 0114 	add.w	r1, r0, #20
20008250:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20008254:	f103 0c04 	add.w	ip, r3, #4
20008258:	4561      	cmp	r1, ip
2000825a:	d20b      	bcs.n	20008274 <__any_on+0x54>
2000825c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20008260:	2a00      	cmp	r2, #0
20008262:	d1ef      	bne.n	20008244 <__any_on+0x24>
20008264:	4299      	cmp	r1, r3
20008266:	d205      	bcs.n	20008274 <__any_on+0x54>
20008268:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000826c:	2a00      	cmp	r2, #0
2000826e:	d1e9      	bne.n	20008244 <__any_on+0x24>
20008270:	4299      	cmp	r1, r3
20008272:	d3f9      	bcc.n	20008268 <__any_on+0x48>
20008274:	2000      	movs	r0, #0
20008276:	4770      	bx	lr

20008278 <_Bfree>:
20008278:	b530      	push	{r4, r5, lr}
2000827a:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000827c:	b083      	sub	sp, #12
2000827e:	4604      	mov	r4, r0
20008280:	b155      	cbz	r5, 20008298 <_Bfree+0x20>
20008282:	b139      	cbz	r1, 20008294 <_Bfree+0x1c>
20008284:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008286:	684a      	ldr	r2, [r1, #4]
20008288:	68db      	ldr	r3, [r3, #12]
2000828a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000828e:	6008      	str	r0, [r1, #0]
20008290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20008294:	b003      	add	sp, #12
20008296:	bd30      	pop	{r4, r5, pc}
20008298:	2010      	movs	r0, #16
2000829a:	9101      	str	r1, [sp, #4]
2000829c:	f7fb ff0c 	bl	200040b8 <malloc>
200082a0:	9901      	ldr	r1, [sp, #4]
200082a2:	6260      	str	r0, [r4, #36]	; 0x24
200082a4:	60c5      	str	r5, [r0, #12]
200082a6:	6045      	str	r5, [r0, #4]
200082a8:	6085      	str	r5, [r0, #8]
200082aa:	6005      	str	r5, [r0, #0]
200082ac:	e7e9      	b.n	20008282 <_Bfree+0xa>
200082ae:	bf00      	nop

200082b0 <_Balloc>:
200082b0:	b570      	push	{r4, r5, r6, lr}
200082b2:	6a44      	ldr	r4, [r0, #36]	; 0x24
200082b4:	4606      	mov	r6, r0
200082b6:	460d      	mov	r5, r1
200082b8:	b164      	cbz	r4, 200082d4 <_Balloc+0x24>
200082ba:	68e2      	ldr	r2, [r4, #12]
200082bc:	b1a2      	cbz	r2, 200082e8 <_Balloc+0x38>
200082be:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
200082c2:	b1eb      	cbz	r3, 20008300 <_Balloc+0x50>
200082c4:	6819      	ldr	r1, [r3, #0]
200082c6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
200082ca:	2200      	movs	r2, #0
200082cc:	60da      	str	r2, [r3, #12]
200082ce:	611a      	str	r2, [r3, #16]
200082d0:	4618      	mov	r0, r3
200082d2:	bd70      	pop	{r4, r5, r6, pc}
200082d4:	2010      	movs	r0, #16
200082d6:	f7fb feef 	bl	200040b8 <malloc>
200082da:	2300      	movs	r3, #0
200082dc:	4604      	mov	r4, r0
200082de:	6270      	str	r0, [r6, #36]	; 0x24
200082e0:	60c3      	str	r3, [r0, #12]
200082e2:	6043      	str	r3, [r0, #4]
200082e4:	6083      	str	r3, [r0, #8]
200082e6:	6003      	str	r3, [r0, #0]
200082e8:	2210      	movs	r2, #16
200082ea:	4630      	mov	r0, r6
200082ec:	2104      	movs	r1, #4
200082ee:	f000 fe43 	bl	20008f78 <_calloc_r>
200082f2:	6a73      	ldr	r3, [r6, #36]	; 0x24
200082f4:	60e0      	str	r0, [r4, #12]
200082f6:	68da      	ldr	r2, [r3, #12]
200082f8:	2a00      	cmp	r2, #0
200082fa:	d1e0      	bne.n	200082be <_Balloc+0xe>
200082fc:	4613      	mov	r3, r2
200082fe:	e7e7      	b.n	200082d0 <_Balloc+0x20>
20008300:	2401      	movs	r4, #1
20008302:	4630      	mov	r0, r6
20008304:	4621      	mov	r1, r4
20008306:	40ac      	lsls	r4, r5
20008308:	1d62      	adds	r2, r4, #5
2000830a:	0092      	lsls	r2, r2, #2
2000830c:	f000 fe34 	bl	20008f78 <_calloc_r>
20008310:	4603      	mov	r3, r0
20008312:	2800      	cmp	r0, #0
20008314:	d0dc      	beq.n	200082d0 <_Balloc+0x20>
20008316:	6045      	str	r5, [r0, #4]
20008318:	6084      	str	r4, [r0, #8]
2000831a:	e7d6      	b.n	200082ca <_Balloc+0x1a>

2000831c <__d2b>:
2000831c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008320:	b083      	sub	sp, #12
20008322:	2101      	movs	r1, #1
20008324:	461d      	mov	r5, r3
20008326:	4614      	mov	r4, r2
20008328:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000832a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000832c:	f7ff ffc0 	bl	200082b0 <_Balloc>
20008330:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20008334:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008338:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000833c:	4615      	mov	r5, r2
2000833e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20008342:	9300      	str	r3, [sp, #0]
20008344:	bf1c      	itt	ne
20008346:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000834a:	9300      	strne	r3, [sp, #0]
2000834c:	4680      	mov	r8, r0
2000834e:	2c00      	cmp	r4, #0
20008350:	d023      	beq.n	2000839a <__d2b+0x7e>
20008352:	a802      	add	r0, sp, #8
20008354:	f840 4d04 	str.w	r4, [r0, #-4]!
20008358:	f7ff fe22 	bl	20007fa0 <__lo0bits>
2000835c:	4603      	mov	r3, r0
2000835e:	2800      	cmp	r0, #0
20008360:	d137      	bne.n	200083d2 <__d2b+0xb6>
20008362:	9901      	ldr	r1, [sp, #4]
20008364:	9a00      	ldr	r2, [sp, #0]
20008366:	f8c8 1014 	str.w	r1, [r8, #20]
2000836a:	2a00      	cmp	r2, #0
2000836c:	bf14      	ite	ne
2000836e:	2402      	movne	r4, #2
20008370:	2401      	moveq	r4, #1
20008372:	f8c8 2018 	str.w	r2, [r8, #24]
20008376:	f8c8 4010 	str.w	r4, [r8, #16]
2000837a:	f1ba 0f00 	cmp.w	sl, #0
2000837e:	d01b      	beq.n	200083b8 <__d2b+0x9c>
20008380:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20008384:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20008388:	f1aa 0a03 	sub.w	sl, sl, #3
2000838c:	4453      	add	r3, sl
2000838e:	603b      	str	r3, [r7, #0]
20008390:	6032      	str	r2, [r6, #0]
20008392:	4640      	mov	r0, r8
20008394:	b003      	add	sp, #12
20008396:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000839a:	4668      	mov	r0, sp
2000839c:	f7ff fe00 	bl	20007fa0 <__lo0bits>
200083a0:	2301      	movs	r3, #1
200083a2:	461c      	mov	r4, r3
200083a4:	f8c8 3010 	str.w	r3, [r8, #16]
200083a8:	9b00      	ldr	r3, [sp, #0]
200083aa:	f8c8 3014 	str.w	r3, [r8, #20]
200083ae:	f100 0320 	add.w	r3, r0, #32
200083b2:	f1ba 0f00 	cmp.w	sl, #0
200083b6:	d1e3      	bne.n	20008380 <__d2b+0x64>
200083b8:	eb08 0284 	add.w	r2, r8, r4, lsl #2
200083bc:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
200083c0:	3b02      	subs	r3, #2
200083c2:	603b      	str	r3, [r7, #0]
200083c4:	6910      	ldr	r0, [r2, #16]
200083c6:	f7ff fdcb 	bl	20007f60 <__hi0bits>
200083ca:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
200083ce:	6030      	str	r0, [r6, #0]
200083d0:	e7df      	b.n	20008392 <__d2b+0x76>
200083d2:	9a00      	ldr	r2, [sp, #0]
200083d4:	f1c0 0120 	rsb	r1, r0, #32
200083d8:	fa12 f101 	lsls.w	r1, r2, r1
200083dc:	40c2      	lsrs	r2, r0
200083de:	9801      	ldr	r0, [sp, #4]
200083e0:	4301      	orrs	r1, r0
200083e2:	f8c8 1014 	str.w	r1, [r8, #20]
200083e6:	9200      	str	r2, [sp, #0]
200083e8:	e7bf      	b.n	2000836a <__d2b+0x4e>
200083ea:	bf00      	nop

200083ec <__mdiff>:
200083ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200083f0:	6913      	ldr	r3, [r2, #16]
200083f2:	690f      	ldr	r7, [r1, #16]
200083f4:	460c      	mov	r4, r1
200083f6:	4615      	mov	r5, r2
200083f8:	1aff      	subs	r7, r7, r3
200083fa:	2f00      	cmp	r7, #0
200083fc:	d04f      	beq.n	2000849e <__mdiff+0xb2>
200083fe:	db6a      	blt.n	200084d6 <__mdiff+0xea>
20008400:	2700      	movs	r7, #0
20008402:	f101 0614 	add.w	r6, r1, #20
20008406:	6861      	ldr	r1, [r4, #4]
20008408:	f7ff ff52 	bl	200082b0 <_Balloc>
2000840c:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008410:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008414:	f105 0114 	add.w	r1, r5, #20
20008418:	2200      	movs	r2, #0
2000841a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000841e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20008422:	f105 0814 	add.w	r8, r5, #20
20008426:	3414      	adds	r4, #20
20008428:	f100 0314 	add.w	r3, r0, #20
2000842c:	60c7      	str	r7, [r0, #12]
2000842e:	f851 7b04 	ldr.w	r7, [r1], #4
20008432:	f856 5b04 	ldr.w	r5, [r6], #4
20008436:	46bb      	mov	fp, r7
20008438:	fa1f fa87 	uxth.w	sl, r7
2000843c:	0c3f      	lsrs	r7, r7, #16
2000843e:	fa1f f985 	uxth.w	r9, r5
20008442:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20008446:	ebca 0a09 	rsb	sl, sl, r9
2000844a:	4452      	add	r2, sl
2000844c:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008450:	b292      	uxth	r2, r2
20008452:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20008456:	f843 2b04 	str.w	r2, [r3], #4
2000845a:	143a      	asrs	r2, r7, #16
2000845c:	4588      	cmp	r8, r1
2000845e:	d8e6      	bhi.n	2000842e <__mdiff+0x42>
20008460:	42a6      	cmp	r6, r4
20008462:	d20e      	bcs.n	20008482 <__mdiff+0x96>
20008464:	f856 1b04 	ldr.w	r1, [r6], #4
20008468:	b28d      	uxth	r5, r1
2000846a:	0c09      	lsrs	r1, r1, #16
2000846c:	1952      	adds	r2, r2, r5
2000846e:	eb01 4122 	add.w	r1, r1, r2, asr #16
20008472:	b292      	uxth	r2, r2
20008474:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20008478:	f843 2b04 	str.w	r2, [r3], #4
2000847c:	140a      	asrs	r2, r1, #16
2000847e:	42b4      	cmp	r4, r6
20008480:	d8f0      	bhi.n	20008464 <__mdiff+0x78>
20008482:	f853 2c04 	ldr.w	r2, [r3, #-4]
20008486:	b932      	cbnz	r2, 20008496 <__mdiff+0xaa>
20008488:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000848c:	f10c 3cff 	add.w	ip, ip, #4294967295
20008490:	3b04      	subs	r3, #4
20008492:	2a00      	cmp	r2, #0
20008494:	d0f8      	beq.n	20008488 <__mdiff+0x9c>
20008496:	f8c0 c010 	str.w	ip, [r0, #16]
2000849a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000849e:	3304      	adds	r3, #4
200084a0:	f101 0614 	add.w	r6, r1, #20
200084a4:	009b      	lsls	r3, r3, #2
200084a6:	18d2      	adds	r2, r2, r3
200084a8:	18cb      	adds	r3, r1, r3
200084aa:	3304      	adds	r3, #4
200084ac:	3204      	adds	r2, #4
200084ae:	f853 cc04 	ldr.w	ip, [r3, #-4]
200084b2:	3b04      	subs	r3, #4
200084b4:	f852 1c04 	ldr.w	r1, [r2, #-4]
200084b8:	3a04      	subs	r2, #4
200084ba:	458c      	cmp	ip, r1
200084bc:	d10a      	bne.n	200084d4 <__mdiff+0xe8>
200084be:	429e      	cmp	r6, r3
200084c0:	d3f5      	bcc.n	200084ae <__mdiff+0xc2>
200084c2:	2100      	movs	r1, #0
200084c4:	f7ff fef4 	bl	200082b0 <_Balloc>
200084c8:	2301      	movs	r3, #1
200084ca:	6103      	str	r3, [r0, #16]
200084cc:	2300      	movs	r3, #0
200084ce:	6143      	str	r3, [r0, #20]
200084d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200084d4:	d297      	bcs.n	20008406 <__mdiff+0x1a>
200084d6:	4623      	mov	r3, r4
200084d8:	462c      	mov	r4, r5
200084da:	2701      	movs	r7, #1
200084dc:	461d      	mov	r5, r3
200084de:	f104 0614 	add.w	r6, r4, #20
200084e2:	e790      	b.n	20008406 <__mdiff+0x1a>

200084e4 <__lshift>:
200084e4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200084e8:	690d      	ldr	r5, [r1, #16]
200084ea:	688b      	ldr	r3, [r1, #8]
200084ec:	1156      	asrs	r6, r2, #5
200084ee:	3501      	adds	r5, #1
200084f0:	460c      	mov	r4, r1
200084f2:	19ad      	adds	r5, r5, r6
200084f4:	4690      	mov	r8, r2
200084f6:	429d      	cmp	r5, r3
200084f8:	4682      	mov	sl, r0
200084fa:	6849      	ldr	r1, [r1, #4]
200084fc:	dd03      	ble.n	20008506 <__lshift+0x22>
200084fe:	005b      	lsls	r3, r3, #1
20008500:	3101      	adds	r1, #1
20008502:	429d      	cmp	r5, r3
20008504:	dcfb      	bgt.n	200084fe <__lshift+0x1a>
20008506:	4650      	mov	r0, sl
20008508:	f7ff fed2 	bl	200082b0 <_Balloc>
2000850c:	2e00      	cmp	r6, #0
2000850e:	4607      	mov	r7, r0
20008510:	f100 0214 	add.w	r2, r0, #20
20008514:	dd0a      	ble.n	2000852c <__lshift+0x48>
20008516:	2300      	movs	r3, #0
20008518:	4619      	mov	r1, r3
2000851a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000851e:	3301      	adds	r3, #1
20008520:	42b3      	cmp	r3, r6
20008522:	d1fa      	bne.n	2000851a <__lshift+0x36>
20008524:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008528:	f103 0214 	add.w	r2, r3, #20
2000852c:	6920      	ldr	r0, [r4, #16]
2000852e:	f104 0314 	add.w	r3, r4, #20
20008532:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20008536:	3014      	adds	r0, #20
20008538:	f018 081f 	ands.w	r8, r8, #31
2000853c:	d01b      	beq.n	20008576 <__lshift+0x92>
2000853e:	f1c8 0e20 	rsb	lr, r8, #32
20008542:	2100      	movs	r1, #0
20008544:	681e      	ldr	r6, [r3, #0]
20008546:	fa06 fc08 	lsl.w	ip, r6, r8
2000854a:	ea41 010c 	orr.w	r1, r1, ip
2000854e:	f842 1b04 	str.w	r1, [r2], #4
20008552:	f853 1b04 	ldr.w	r1, [r3], #4
20008556:	4298      	cmp	r0, r3
20008558:	fa21 f10e 	lsr.w	r1, r1, lr
2000855c:	d8f2      	bhi.n	20008544 <__lshift+0x60>
2000855e:	6011      	str	r1, [r2, #0]
20008560:	b101      	cbz	r1, 20008564 <__lshift+0x80>
20008562:	3501      	adds	r5, #1
20008564:	4650      	mov	r0, sl
20008566:	3d01      	subs	r5, #1
20008568:	4621      	mov	r1, r4
2000856a:	613d      	str	r5, [r7, #16]
2000856c:	f7ff fe84 	bl	20008278 <_Bfree>
20008570:	4638      	mov	r0, r7
20008572:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008576:	f853 1008 	ldr.w	r1, [r3, r8]
2000857a:	f842 1008 	str.w	r1, [r2, r8]
2000857e:	f108 0804 	add.w	r8, r8, #4
20008582:	eb08 0103 	add.w	r1, r8, r3
20008586:	4288      	cmp	r0, r1
20008588:	d9ec      	bls.n	20008564 <__lshift+0x80>
2000858a:	f853 1008 	ldr.w	r1, [r3, r8]
2000858e:	f842 1008 	str.w	r1, [r2, r8]
20008592:	f108 0804 	add.w	r8, r8, #4
20008596:	eb08 0103 	add.w	r1, r8, r3
2000859a:	4288      	cmp	r0, r1
2000859c:	d8eb      	bhi.n	20008576 <__lshift+0x92>
2000859e:	e7e1      	b.n	20008564 <__lshift+0x80>

200085a0 <__multiply>:
200085a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200085a4:	f8d1 8010 	ldr.w	r8, [r1, #16]
200085a8:	6917      	ldr	r7, [r2, #16]
200085aa:	460d      	mov	r5, r1
200085ac:	4616      	mov	r6, r2
200085ae:	b087      	sub	sp, #28
200085b0:	45b8      	cmp	r8, r7
200085b2:	bfb5      	itete	lt
200085b4:	4615      	movlt	r5, r2
200085b6:	463b      	movge	r3, r7
200085b8:	460b      	movlt	r3, r1
200085ba:	4647      	movge	r7, r8
200085bc:	bfb4      	ite	lt
200085be:	461e      	movlt	r6, r3
200085c0:	4698      	movge	r8, r3
200085c2:	68ab      	ldr	r3, [r5, #8]
200085c4:	eb08 0407 	add.w	r4, r8, r7
200085c8:	6869      	ldr	r1, [r5, #4]
200085ca:	429c      	cmp	r4, r3
200085cc:	bfc8      	it	gt
200085ce:	3101      	addgt	r1, #1
200085d0:	f7ff fe6e 	bl	200082b0 <_Balloc>
200085d4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200085d8:	f100 0b14 	add.w	fp, r0, #20
200085dc:	3314      	adds	r3, #20
200085de:	9003      	str	r0, [sp, #12]
200085e0:	459b      	cmp	fp, r3
200085e2:	9304      	str	r3, [sp, #16]
200085e4:	d206      	bcs.n	200085f4 <__multiply+0x54>
200085e6:	9904      	ldr	r1, [sp, #16]
200085e8:	465b      	mov	r3, fp
200085ea:	2200      	movs	r2, #0
200085ec:	f843 2b04 	str.w	r2, [r3], #4
200085f0:	4299      	cmp	r1, r3
200085f2:	d8fb      	bhi.n	200085ec <__multiply+0x4c>
200085f4:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200085f8:	f106 0914 	add.w	r9, r6, #20
200085fc:	f108 0814 	add.w	r8, r8, #20
20008600:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20008604:	3514      	adds	r5, #20
20008606:	45c1      	cmp	r9, r8
20008608:	f8cd 8004 	str.w	r8, [sp, #4]
2000860c:	f10c 0c14 	add.w	ip, ip, #20
20008610:	9502      	str	r5, [sp, #8]
20008612:	d24b      	bcs.n	200086ac <__multiply+0x10c>
20008614:	f04f 0a00 	mov.w	sl, #0
20008618:	9405      	str	r4, [sp, #20]
2000861a:	f859 400a 	ldr.w	r4, [r9, sl]
2000861e:	eb0a 080b 	add.w	r8, sl, fp
20008622:	b2a0      	uxth	r0, r4
20008624:	b1d8      	cbz	r0, 2000865e <__multiply+0xbe>
20008626:	9a02      	ldr	r2, [sp, #8]
20008628:	4643      	mov	r3, r8
2000862a:	2400      	movs	r4, #0
2000862c:	f852 5b04 	ldr.w	r5, [r2], #4
20008630:	6819      	ldr	r1, [r3, #0]
20008632:	b2af      	uxth	r7, r5
20008634:	0c2d      	lsrs	r5, r5, #16
20008636:	b28e      	uxth	r6, r1
20008638:	0c09      	lsrs	r1, r1, #16
2000863a:	fb00 6607 	mla	r6, r0, r7, r6
2000863e:	fb00 1105 	mla	r1, r0, r5, r1
20008642:	1936      	adds	r6, r6, r4
20008644:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20008648:	b2b6      	uxth	r6, r6
2000864a:	0c0c      	lsrs	r4, r1, #16
2000864c:	4594      	cmp	ip, r2
2000864e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20008652:	f843 6b04 	str.w	r6, [r3], #4
20008656:	d8e9      	bhi.n	2000862c <__multiply+0x8c>
20008658:	601c      	str	r4, [r3, #0]
2000865a:	f859 400a 	ldr.w	r4, [r9, sl]
2000865e:	0c24      	lsrs	r4, r4, #16
20008660:	d01c      	beq.n	2000869c <__multiply+0xfc>
20008662:	f85b 200a 	ldr.w	r2, [fp, sl]
20008666:	4641      	mov	r1, r8
20008668:	9b02      	ldr	r3, [sp, #8]
2000866a:	2500      	movs	r5, #0
2000866c:	4610      	mov	r0, r2
2000866e:	881e      	ldrh	r6, [r3, #0]
20008670:	b297      	uxth	r7, r2
20008672:	fb06 5504 	mla	r5, r6, r4, r5
20008676:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000867a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000867e:	600f      	str	r7, [r1, #0]
20008680:	f851 0f04 	ldr.w	r0, [r1, #4]!
20008684:	f853 2b04 	ldr.w	r2, [r3], #4
20008688:	b286      	uxth	r6, r0
2000868a:	0c12      	lsrs	r2, r2, #16
2000868c:	fb02 6204 	mla	r2, r2, r4, r6
20008690:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20008694:	0c15      	lsrs	r5, r2, #16
20008696:	459c      	cmp	ip, r3
20008698:	d8e9      	bhi.n	2000866e <__multiply+0xce>
2000869a:	600a      	str	r2, [r1, #0]
2000869c:	f10a 0a04 	add.w	sl, sl, #4
200086a0:	9a01      	ldr	r2, [sp, #4]
200086a2:	eb0a 0309 	add.w	r3, sl, r9
200086a6:	429a      	cmp	r2, r3
200086a8:	d8b7      	bhi.n	2000861a <__multiply+0x7a>
200086aa:	9c05      	ldr	r4, [sp, #20]
200086ac:	2c00      	cmp	r4, #0
200086ae:	dd0b      	ble.n	200086c8 <__multiply+0x128>
200086b0:	9a04      	ldr	r2, [sp, #16]
200086b2:	f852 3c04 	ldr.w	r3, [r2, #-4]
200086b6:	b93b      	cbnz	r3, 200086c8 <__multiply+0x128>
200086b8:	4613      	mov	r3, r2
200086ba:	e003      	b.n	200086c4 <__multiply+0x124>
200086bc:	f853 2c08 	ldr.w	r2, [r3, #-8]
200086c0:	3b04      	subs	r3, #4
200086c2:	b90a      	cbnz	r2, 200086c8 <__multiply+0x128>
200086c4:	3c01      	subs	r4, #1
200086c6:	d1f9      	bne.n	200086bc <__multiply+0x11c>
200086c8:	9b03      	ldr	r3, [sp, #12]
200086ca:	4618      	mov	r0, r3
200086cc:	611c      	str	r4, [r3, #16]
200086ce:	b007      	add	sp, #28
200086d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200086d4 <__i2b>:
200086d4:	b510      	push	{r4, lr}
200086d6:	460c      	mov	r4, r1
200086d8:	2101      	movs	r1, #1
200086da:	f7ff fde9 	bl	200082b0 <_Balloc>
200086de:	2201      	movs	r2, #1
200086e0:	6144      	str	r4, [r0, #20]
200086e2:	6102      	str	r2, [r0, #16]
200086e4:	bd10      	pop	{r4, pc}
200086e6:	bf00      	nop

200086e8 <__multadd>:
200086e8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200086ec:	460d      	mov	r5, r1
200086ee:	2100      	movs	r1, #0
200086f0:	4606      	mov	r6, r0
200086f2:	692c      	ldr	r4, [r5, #16]
200086f4:	b083      	sub	sp, #12
200086f6:	f105 0814 	add.w	r8, r5, #20
200086fa:	4608      	mov	r0, r1
200086fc:	f858 7001 	ldr.w	r7, [r8, r1]
20008700:	3001      	adds	r0, #1
20008702:	fa1f fa87 	uxth.w	sl, r7
20008706:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000870a:	fb0a 3302 	mla	r3, sl, r2, r3
2000870e:	fb0c fc02 	mul.w	ip, ip, r2
20008712:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20008716:	b29b      	uxth	r3, r3
20008718:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000871c:	f848 3001 	str.w	r3, [r8, r1]
20008720:	3104      	adds	r1, #4
20008722:	4284      	cmp	r4, r0
20008724:	ea4f 431c 	mov.w	r3, ip, lsr #16
20008728:	dce8      	bgt.n	200086fc <__multadd+0x14>
2000872a:	b13b      	cbz	r3, 2000873c <__multadd+0x54>
2000872c:	68aa      	ldr	r2, [r5, #8]
2000872e:	4294      	cmp	r4, r2
20008730:	da08      	bge.n	20008744 <__multadd+0x5c>
20008732:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20008736:	3401      	adds	r4, #1
20008738:	612c      	str	r4, [r5, #16]
2000873a:	6153      	str	r3, [r2, #20]
2000873c:	4628      	mov	r0, r5
2000873e:	b003      	add	sp, #12
20008740:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008744:	6869      	ldr	r1, [r5, #4]
20008746:	4630      	mov	r0, r6
20008748:	9301      	str	r3, [sp, #4]
2000874a:	3101      	adds	r1, #1
2000874c:	f7ff fdb0 	bl	200082b0 <_Balloc>
20008750:	692a      	ldr	r2, [r5, #16]
20008752:	f105 010c 	add.w	r1, r5, #12
20008756:	3202      	adds	r2, #2
20008758:	0092      	lsls	r2, r2, #2
2000875a:	4607      	mov	r7, r0
2000875c:	300c      	adds	r0, #12
2000875e:	f7ff fadb 	bl	20007d18 <memcpy>
20008762:	4629      	mov	r1, r5
20008764:	4630      	mov	r0, r6
20008766:	463d      	mov	r5, r7
20008768:	f7ff fd86 	bl	20008278 <_Bfree>
2000876c:	9b01      	ldr	r3, [sp, #4]
2000876e:	e7e0      	b.n	20008732 <__multadd+0x4a>

20008770 <__pow5mult>:
20008770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008774:	4615      	mov	r5, r2
20008776:	f012 0203 	ands.w	r2, r2, #3
2000877a:	4604      	mov	r4, r0
2000877c:	4688      	mov	r8, r1
2000877e:	d12c      	bne.n	200087da <__pow5mult+0x6a>
20008780:	10ad      	asrs	r5, r5, #2
20008782:	d01e      	beq.n	200087c2 <__pow5mult+0x52>
20008784:	6a66      	ldr	r6, [r4, #36]	; 0x24
20008786:	2e00      	cmp	r6, #0
20008788:	d034      	beq.n	200087f4 <__pow5mult+0x84>
2000878a:	68b7      	ldr	r7, [r6, #8]
2000878c:	2f00      	cmp	r7, #0
2000878e:	d03b      	beq.n	20008808 <__pow5mult+0x98>
20008790:	f015 0f01 	tst.w	r5, #1
20008794:	d108      	bne.n	200087a8 <__pow5mult+0x38>
20008796:	106d      	asrs	r5, r5, #1
20008798:	d013      	beq.n	200087c2 <__pow5mult+0x52>
2000879a:	683e      	ldr	r6, [r7, #0]
2000879c:	b1a6      	cbz	r6, 200087c8 <__pow5mult+0x58>
2000879e:	4630      	mov	r0, r6
200087a0:	4607      	mov	r7, r0
200087a2:	f015 0f01 	tst.w	r5, #1
200087a6:	d0f6      	beq.n	20008796 <__pow5mult+0x26>
200087a8:	4641      	mov	r1, r8
200087aa:	463a      	mov	r2, r7
200087ac:	4620      	mov	r0, r4
200087ae:	f7ff fef7 	bl	200085a0 <__multiply>
200087b2:	4641      	mov	r1, r8
200087b4:	4606      	mov	r6, r0
200087b6:	4620      	mov	r0, r4
200087b8:	f7ff fd5e 	bl	20008278 <_Bfree>
200087bc:	106d      	asrs	r5, r5, #1
200087be:	46b0      	mov	r8, r6
200087c0:	d1eb      	bne.n	2000879a <__pow5mult+0x2a>
200087c2:	4640      	mov	r0, r8
200087c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200087c8:	4639      	mov	r1, r7
200087ca:	463a      	mov	r2, r7
200087cc:	4620      	mov	r0, r4
200087ce:	f7ff fee7 	bl	200085a0 <__multiply>
200087d2:	6038      	str	r0, [r7, #0]
200087d4:	4607      	mov	r7, r0
200087d6:	6006      	str	r6, [r0, #0]
200087d8:	e7e3      	b.n	200087a2 <__pow5mult+0x32>
200087da:	f24a 6cd8 	movw	ip, #42712	; 0xa6d8
200087de:	2300      	movs	r3, #0
200087e0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200087e4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
200087e8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
200087ec:	f7ff ff7c 	bl	200086e8 <__multadd>
200087f0:	4680      	mov	r8, r0
200087f2:	e7c5      	b.n	20008780 <__pow5mult+0x10>
200087f4:	2010      	movs	r0, #16
200087f6:	f7fb fc5f 	bl	200040b8 <malloc>
200087fa:	2300      	movs	r3, #0
200087fc:	4606      	mov	r6, r0
200087fe:	6260      	str	r0, [r4, #36]	; 0x24
20008800:	60c3      	str	r3, [r0, #12]
20008802:	6043      	str	r3, [r0, #4]
20008804:	6083      	str	r3, [r0, #8]
20008806:	6003      	str	r3, [r0, #0]
20008808:	4620      	mov	r0, r4
2000880a:	f240 2171 	movw	r1, #625	; 0x271
2000880e:	f7ff ff61 	bl	200086d4 <__i2b>
20008812:	2300      	movs	r3, #0
20008814:	60b0      	str	r0, [r6, #8]
20008816:	4607      	mov	r7, r0
20008818:	6003      	str	r3, [r0, #0]
2000881a:	e7b9      	b.n	20008790 <__pow5mult+0x20>

2000881c <__s2b>:
2000881c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008820:	461e      	mov	r6, r3
20008822:	f648 6339 	movw	r3, #36409	; 0x8e39
20008826:	f106 0c08 	add.w	ip, r6, #8
2000882a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000882e:	4688      	mov	r8, r1
20008830:	4605      	mov	r5, r0
20008832:	4617      	mov	r7, r2
20008834:	fb83 130c 	smull	r1, r3, r3, ip
20008838:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000883c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20008840:	f1bc 0f01 	cmp.w	ip, #1
20008844:	dd35      	ble.n	200088b2 <__s2b+0x96>
20008846:	2100      	movs	r1, #0
20008848:	2201      	movs	r2, #1
2000884a:	0052      	lsls	r2, r2, #1
2000884c:	3101      	adds	r1, #1
2000884e:	4594      	cmp	ip, r2
20008850:	dcfb      	bgt.n	2000884a <__s2b+0x2e>
20008852:	4628      	mov	r0, r5
20008854:	f7ff fd2c 	bl	200082b0 <_Balloc>
20008858:	9b08      	ldr	r3, [sp, #32]
2000885a:	6143      	str	r3, [r0, #20]
2000885c:	2301      	movs	r3, #1
2000885e:	2f09      	cmp	r7, #9
20008860:	6103      	str	r3, [r0, #16]
20008862:	dd22      	ble.n	200088aa <__s2b+0x8e>
20008864:	f108 0a09 	add.w	sl, r8, #9
20008868:	2409      	movs	r4, #9
2000886a:	f818 3004 	ldrb.w	r3, [r8, r4]
2000886e:	4601      	mov	r1, r0
20008870:	220a      	movs	r2, #10
20008872:	3401      	adds	r4, #1
20008874:	3b30      	subs	r3, #48	; 0x30
20008876:	4628      	mov	r0, r5
20008878:	f7ff ff36 	bl	200086e8 <__multadd>
2000887c:	42a7      	cmp	r7, r4
2000887e:	dcf4      	bgt.n	2000886a <__s2b+0x4e>
20008880:	eb0a 0807 	add.w	r8, sl, r7
20008884:	f1a8 0808 	sub.w	r8, r8, #8
20008888:	42be      	cmp	r6, r7
2000888a:	dd0c      	ble.n	200088a6 <__s2b+0x8a>
2000888c:	2400      	movs	r4, #0
2000888e:	f818 3004 	ldrb.w	r3, [r8, r4]
20008892:	4601      	mov	r1, r0
20008894:	3401      	adds	r4, #1
20008896:	220a      	movs	r2, #10
20008898:	3b30      	subs	r3, #48	; 0x30
2000889a:	4628      	mov	r0, r5
2000889c:	f7ff ff24 	bl	200086e8 <__multadd>
200088a0:	19e3      	adds	r3, r4, r7
200088a2:	429e      	cmp	r6, r3
200088a4:	dcf3      	bgt.n	2000888e <__s2b+0x72>
200088a6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200088aa:	f108 080a 	add.w	r8, r8, #10
200088ae:	2709      	movs	r7, #9
200088b0:	e7ea      	b.n	20008888 <__s2b+0x6c>
200088b2:	2100      	movs	r1, #0
200088b4:	e7cd      	b.n	20008852 <__s2b+0x36>
200088b6:	bf00      	nop

200088b8 <_realloc_r>:
200088b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200088bc:	4691      	mov	r9, r2
200088be:	b083      	sub	sp, #12
200088c0:	4607      	mov	r7, r0
200088c2:	460e      	mov	r6, r1
200088c4:	2900      	cmp	r1, #0
200088c6:	f000 813a 	beq.w	20008b3e <_realloc_r+0x286>
200088ca:	f1a1 0808 	sub.w	r8, r1, #8
200088ce:	f109 040b 	add.w	r4, r9, #11
200088d2:	f7fb ff35 	bl	20004740 <__malloc_lock>
200088d6:	2c16      	cmp	r4, #22
200088d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
200088dc:	460b      	mov	r3, r1
200088de:	f200 80a0 	bhi.w	20008a22 <_realloc_r+0x16a>
200088e2:	2210      	movs	r2, #16
200088e4:	2500      	movs	r5, #0
200088e6:	4614      	mov	r4, r2
200088e8:	454c      	cmp	r4, r9
200088ea:	bf38      	it	cc
200088ec:	f045 0501 	orrcc.w	r5, r5, #1
200088f0:	2d00      	cmp	r5, #0
200088f2:	f040 812a 	bne.w	20008b4a <_realloc_r+0x292>
200088f6:	f021 0a03 	bic.w	sl, r1, #3
200088fa:	4592      	cmp	sl, r2
200088fc:	bfa2      	ittt	ge
200088fe:	4640      	movge	r0, r8
20008900:	4655      	movge	r5, sl
20008902:	f108 0808 	addge.w	r8, r8, #8
20008906:	da75      	bge.n	200089f4 <_realloc_r+0x13c>
20008908:	f64a 1338 	movw	r3, #43320	; 0xa938
2000890c:	eb08 000a 	add.w	r0, r8, sl
20008910:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008914:	f8d3 e008 	ldr.w	lr, [r3, #8]
20008918:	4586      	cmp	lr, r0
2000891a:	f000 811a 	beq.w	20008b52 <_realloc_r+0x29a>
2000891e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20008922:	f02c 0b01 	bic.w	fp, ip, #1
20008926:	4483      	add	fp, r0
20008928:	f8db b004 	ldr.w	fp, [fp, #4]
2000892c:	f01b 0f01 	tst.w	fp, #1
20008930:	d07c      	beq.n	20008a2c <_realloc_r+0x174>
20008932:	46ac      	mov	ip, r5
20008934:	4628      	mov	r0, r5
20008936:	f011 0f01 	tst.w	r1, #1
2000893a:	f040 809b 	bne.w	20008a74 <_realloc_r+0x1bc>
2000893e:	f856 1c08 	ldr.w	r1, [r6, #-8]
20008942:	ebc1 0b08 	rsb	fp, r1, r8
20008946:	f8db 5004 	ldr.w	r5, [fp, #4]
2000894a:	f025 0503 	bic.w	r5, r5, #3
2000894e:	2800      	cmp	r0, #0
20008950:	f000 80dd 	beq.w	20008b0e <_realloc_r+0x256>
20008954:	4570      	cmp	r0, lr
20008956:	f000 811f 	beq.w	20008b98 <_realloc_r+0x2e0>
2000895a:	eb05 030a 	add.w	r3, r5, sl
2000895e:	eb0c 0503 	add.w	r5, ip, r3
20008962:	4295      	cmp	r5, r2
20008964:	bfb8      	it	lt
20008966:	461d      	movlt	r5, r3
20008968:	f2c0 80d2 	blt.w	20008b10 <_realloc_r+0x258>
2000896c:	6881      	ldr	r1, [r0, #8]
2000896e:	465b      	mov	r3, fp
20008970:	68c0      	ldr	r0, [r0, #12]
20008972:	f1aa 0204 	sub.w	r2, sl, #4
20008976:	2a24      	cmp	r2, #36	; 0x24
20008978:	6081      	str	r1, [r0, #8]
2000897a:	60c8      	str	r0, [r1, #12]
2000897c:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008980:	f8db 000c 	ldr.w	r0, [fp, #12]
20008984:	6081      	str	r1, [r0, #8]
20008986:	60c8      	str	r0, [r1, #12]
20008988:	f200 80d0 	bhi.w	20008b2c <_realloc_r+0x274>
2000898c:	2a13      	cmp	r2, #19
2000898e:	469c      	mov	ip, r3
20008990:	d921      	bls.n	200089d6 <_realloc_r+0x11e>
20008992:	4631      	mov	r1, r6
20008994:	f10b 0c10 	add.w	ip, fp, #16
20008998:	f851 0b04 	ldr.w	r0, [r1], #4
2000899c:	f8cb 0008 	str.w	r0, [fp, #8]
200089a0:	6870      	ldr	r0, [r6, #4]
200089a2:	1d0e      	adds	r6, r1, #4
200089a4:	2a1b      	cmp	r2, #27
200089a6:	f8cb 000c 	str.w	r0, [fp, #12]
200089aa:	d914      	bls.n	200089d6 <_realloc_r+0x11e>
200089ac:	6848      	ldr	r0, [r1, #4]
200089ae:	1d31      	adds	r1, r6, #4
200089b0:	f10b 0c18 	add.w	ip, fp, #24
200089b4:	f8cb 0010 	str.w	r0, [fp, #16]
200089b8:	6870      	ldr	r0, [r6, #4]
200089ba:	1d0e      	adds	r6, r1, #4
200089bc:	2a24      	cmp	r2, #36	; 0x24
200089be:	f8cb 0014 	str.w	r0, [fp, #20]
200089c2:	d108      	bne.n	200089d6 <_realloc_r+0x11e>
200089c4:	684a      	ldr	r2, [r1, #4]
200089c6:	f10b 0c20 	add.w	ip, fp, #32
200089ca:	f8cb 2018 	str.w	r2, [fp, #24]
200089ce:	6872      	ldr	r2, [r6, #4]
200089d0:	3608      	adds	r6, #8
200089d2:	f8cb 201c 	str.w	r2, [fp, #28]
200089d6:	4631      	mov	r1, r6
200089d8:	4698      	mov	r8, r3
200089da:	4662      	mov	r2, ip
200089dc:	4658      	mov	r0, fp
200089de:	f851 3b04 	ldr.w	r3, [r1], #4
200089e2:	f842 3b04 	str.w	r3, [r2], #4
200089e6:	6873      	ldr	r3, [r6, #4]
200089e8:	f8cc 3004 	str.w	r3, [ip, #4]
200089ec:	684b      	ldr	r3, [r1, #4]
200089ee:	6053      	str	r3, [r2, #4]
200089f0:	f8db 3004 	ldr.w	r3, [fp, #4]
200089f4:	ebc4 0c05 	rsb	ip, r4, r5
200089f8:	f1bc 0f0f 	cmp.w	ip, #15
200089fc:	d826      	bhi.n	20008a4c <_realloc_r+0x194>
200089fe:	1942      	adds	r2, r0, r5
20008a00:	f003 0301 	and.w	r3, r3, #1
20008a04:	ea43 0505 	orr.w	r5, r3, r5
20008a08:	6045      	str	r5, [r0, #4]
20008a0a:	6853      	ldr	r3, [r2, #4]
20008a0c:	f043 0301 	orr.w	r3, r3, #1
20008a10:	6053      	str	r3, [r2, #4]
20008a12:	4638      	mov	r0, r7
20008a14:	4645      	mov	r5, r8
20008a16:	f7fb fe95 	bl	20004744 <__malloc_unlock>
20008a1a:	4628      	mov	r0, r5
20008a1c:	b003      	add	sp, #12
20008a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008a22:	f024 0407 	bic.w	r4, r4, #7
20008a26:	4622      	mov	r2, r4
20008a28:	0fe5      	lsrs	r5, r4, #31
20008a2a:	e75d      	b.n	200088e8 <_realloc_r+0x30>
20008a2c:	f02c 0c03 	bic.w	ip, ip, #3
20008a30:	eb0c 050a 	add.w	r5, ip, sl
20008a34:	4295      	cmp	r5, r2
20008a36:	f6ff af7e 	blt.w	20008936 <_realloc_r+0x7e>
20008a3a:	6882      	ldr	r2, [r0, #8]
20008a3c:	460b      	mov	r3, r1
20008a3e:	68c1      	ldr	r1, [r0, #12]
20008a40:	4640      	mov	r0, r8
20008a42:	f108 0808 	add.w	r8, r8, #8
20008a46:	608a      	str	r2, [r1, #8]
20008a48:	60d1      	str	r1, [r2, #12]
20008a4a:	e7d3      	b.n	200089f4 <_realloc_r+0x13c>
20008a4c:	1901      	adds	r1, r0, r4
20008a4e:	f003 0301 	and.w	r3, r3, #1
20008a52:	eb01 020c 	add.w	r2, r1, ip
20008a56:	ea43 0404 	orr.w	r4, r3, r4
20008a5a:	f04c 0301 	orr.w	r3, ip, #1
20008a5e:	6044      	str	r4, [r0, #4]
20008a60:	604b      	str	r3, [r1, #4]
20008a62:	4638      	mov	r0, r7
20008a64:	6853      	ldr	r3, [r2, #4]
20008a66:	3108      	adds	r1, #8
20008a68:	f043 0301 	orr.w	r3, r3, #1
20008a6c:	6053      	str	r3, [r2, #4]
20008a6e:	f7fe fda7 	bl	200075c0 <_free_r>
20008a72:	e7ce      	b.n	20008a12 <_realloc_r+0x15a>
20008a74:	4649      	mov	r1, r9
20008a76:	4638      	mov	r0, r7
20008a78:	f7fb fb26 	bl	200040c8 <_malloc_r>
20008a7c:	4605      	mov	r5, r0
20008a7e:	2800      	cmp	r0, #0
20008a80:	d041      	beq.n	20008b06 <_realloc_r+0x24e>
20008a82:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008a86:	f1a0 0208 	sub.w	r2, r0, #8
20008a8a:	f023 0101 	bic.w	r1, r3, #1
20008a8e:	4441      	add	r1, r8
20008a90:	428a      	cmp	r2, r1
20008a92:	f000 80d7 	beq.w	20008c44 <_realloc_r+0x38c>
20008a96:	f1aa 0204 	sub.w	r2, sl, #4
20008a9a:	4631      	mov	r1, r6
20008a9c:	2a24      	cmp	r2, #36	; 0x24
20008a9e:	d878      	bhi.n	20008b92 <_realloc_r+0x2da>
20008aa0:	2a13      	cmp	r2, #19
20008aa2:	4603      	mov	r3, r0
20008aa4:	d921      	bls.n	20008aea <_realloc_r+0x232>
20008aa6:	4634      	mov	r4, r6
20008aa8:	f854 3b04 	ldr.w	r3, [r4], #4
20008aac:	1d21      	adds	r1, r4, #4
20008aae:	f840 3b04 	str.w	r3, [r0], #4
20008ab2:	1d03      	adds	r3, r0, #4
20008ab4:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008ab8:	2a1b      	cmp	r2, #27
20008aba:	f8c5 c004 	str.w	ip, [r5, #4]
20008abe:	d914      	bls.n	20008aea <_realloc_r+0x232>
20008ac0:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008ac4:	1d1c      	adds	r4, r3, #4
20008ac6:	f101 0c04 	add.w	ip, r1, #4
20008aca:	f8c0 e004 	str.w	lr, [r0, #4]
20008ace:	6848      	ldr	r0, [r1, #4]
20008ad0:	f10c 0104 	add.w	r1, ip, #4
20008ad4:	6058      	str	r0, [r3, #4]
20008ad6:	1d23      	adds	r3, r4, #4
20008ad8:	2a24      	cmp	r2, #36	; 0x24
20008ada:	d106      	bne.n	20008aea <_realloc_r+0x232>
20008adc:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008ae0:	6062      	str	r2, [r4, #4]
20008ae2:	684a      	ldr	r2, [r1, #4]
20008ae4:	3108      	adds	r1, #8
20008ae6:	605a      	str	r2, [r3, #4]
20008ae8:	3308      	adds	r3, #8
20008aea:	4608      	mov	r0, r1
20008aec:	461a      	mov	r2, r3
20008aee:	f850 4b04 	ldr.w	r4, [r0], #4
20008af2:	f842 4b04 	str.w	r4, [r2], #4
20008af6:	6849      	ldr	r1, [r1, #4]
20008af8:	6059      	str	r1, [r3, #4]
20008afa:	6843      	ldr	r3, [r0, #4]
20008afc:	6053      	str	r3, [r2, #4]
20008afe:	4631      	mov	r1, r6
20008b00:	4638      	mov	r0, r7
20008b02:	f7fe fd5d 	bl	200075c0 <_free_r>
20008b06:	4638      	mov	r0, r7
20008b08:	f7fb fe1c 	bl	20004744 <__malloc_unlock>
20008b0c:	e785      	b.n	20008a1a <_realloc_r+0x162>
20008b0e:	4455      	add	r5, sl
20008b10:	4295      	cmp	r5, r2
20008b12:	dbaf      	blt.n	20008a74 <_realloc_r+0x1bc>
20008b14:	465b      	mov	r3, fp
20008b16:	f8db 000c 	ldr.w	r0, [fp, #12]
20008b1a:	f1aa 0204 	sub.w	r2, sl, #4
20008b1e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008b22:	2a24      	cmp	r2, #36	; 0x24
20008b24:	6081      	str	r1, [r0, #8]
20008b26:	60c8      	str	r0, [r1, #12]
20008b28:	f67f af30 	bls.w	2000898c <_realloc_r+0xd4>
20008b2c:	4618      	mov	r0, r3
20008b2e:	4631      	mov	r1, r6
20008b30:	4698      	mov	r8, r3
20008b32:	f7ff f9b9 	bl	20007ea8 <memmove>
20008b36:	4658      	mov	r0, fp
20008b38:	f8db 3004 	ldr.w	r3, [fp, #4]
20008b3c:	e75a      	b.n	200089f4 <_realloc_r+0x13c>
20008b3e:	4611      	mov	r1, r2
20008b40:	b003      	add	sp, #12
20008b42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008b46:	f7fb babf 	b.w	200040c8 <_malloc_r>
20008b4a:	230c      	movs	r3, #12
20008b4c:	2500      	movs	r5, #0
20008b4e:	603b      	str	r3, [r7, #0]
20008b50:	e763      	b.n	20008a1a <_realloc_r+0x162>
20008b52:	f8de 5004 	ldr.w	r5, [lr, #4]
20008b56:	f104 0b10 	add.w	fp, r4, #16
20008b5a:	f025 0c03 	bic.w	ip, r5, #3
20008b5e:	eb0c 000a 	add.w	r0, ip, sl
20008b62:	4558      	cmp	r0, fp
20008b64:	bfb8      	it	lt
20008b66:	4670      	movlt	r0, lr
20008b68:	f6ff aee5 	blt.w	20008936 <_realloc_r+0x7e>
20008b6c:	eb08 0204 	add.w	r2, r8, r4
20008b70:	1b01      	subs	r1, r0, r4
20008b72:	f041 0101 	orr.w	r1, r1, #1
20008b76:	609a      	str	r2, [r3, #8]
20008b78:	6051      	str	r1, [r2, #4]
20008b7a:	4638      	mov	r0, r7
20008b7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008b80:	4635      	mov	r5, r6
20008b82:	f001 0301 	and.w	r3, r1, #1
20008b86:	431c      	orrs	r4, r3
20008b88:	f8c8 4004 	str.w	r4, [r8, #4]
20008b8c:	f7fb fdda 	bl	20004744 <__malloc_unlock>
20008b90:	e743      	b.n	20008a1a <_realloc_r+0x162>
20008b92:	f7ff f989 	bl	20007ea8 <memmove>
20008b96:	e7b2      	b.n	20008afe <_realloc_r+0x246>
20008b98:	4455      	add	r5, sl
20008b9a:	f104 0110 	add.w	r1, r4, #16
20008b9e:	44ac      	add	ip, r5
20008ba0:	458c      	cmp	ip, r1
20008ba2:	dbb5      	blt.n	20008b10 <_realloc_r+0x258>
20008ba4:	465d      	mov	r5, fp
20008ba6:	f8db 000c 	ldr.w	r0, [fp, #12]
20008baa:	f1aa 0204 	sub.w	r2, sl, #4
20008bae:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008bb2:	2a24      	cmp	r2, #36	; 0x24
20008bb4:	6081      	str	r1, [r0, #8]
20008bb6:	60c8      	str	r0, [r1, #12]
20008bb8:	d84c      	bhi.n	20008c54 <_realloc_r+0x39c>
20008bba:	2a13      	cmp	r2, #19
20008bbc:	4628      	mov	r0, r5
20008bbe:	d924      	bls.n	20008c0a <_realloc_r+0x352>
20008bc0:	4631      	mov	r1, r6
20008bc2:	f10b 0010 	add.w	r0, fp, #16
20008bc6:	f851 eb04 	ldr.w	lr, [r1], #4
20008bca:	f8cb e008 	str.w	lr, [fp, #8]
20008bce:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008bd2:	1d0e      	adds	r6, r1, #4
20008bd4:	2a1b      	cmp	r2, #27
20008bd6:	f8cb e00c 	str.w	lr, [fp, #12]
20008bda:	d916      	bls.n	20008c0a <_realloc_r+0x352>
20008bdc:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008be0:	1d31      	adds	r1, r6, #4
20008be2:	f10b 0018 	add.w	r0, fp, #24
20008be6:	f8cb e010 	str.w	lr, [fp, #16]
20008bea:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008bee:	1d0e      	adds	r6, r1, #4
20008bf0:	2a24      	cmp	r2, #36	; 0x24
20008bf2:	f8cb e014 	str.w	lr, [fp, #20]
20008bf6:	d108      	bne.n	20008c0a <_realloc_r+0x352>
20008bf8:	684a      	ldr	r2, [r1, #4]
20008bfa:	f10b 0020 	add.w	r0, fp, #32
20008bfe:	f8cb 2018 	str.w	r2, [fp, #24]
20008c02:	6872      	ldr	r2, [r6, #4]
20008c04:	3608      	adds	r6, #8
20008c06:	f8cb 201c 	str.w	r2, [fp, #28]
20008c0a:	4631      	mov	r1, r6
20008c0c:	4602      	mov	r2, r0
20008c0e:	f851 eb04 	ldr.w	lr, [r1], #4
20008c12:	f842 eb04 	str.w	lr, [r2], #4
20008c16:	6876      	ldr	r6, [r6, #4]
20008c18:	6046      	str	r6, [r0, #4]
20008c1a:	6849      	ldr	r1, [r1, #4]
20008c1c:	6051      	str	r1, [r2, #4]
20008c1e:	eb0b 0204 	add.w	r2, fp, r4
20008c22:	ebc4 010c 	rsb	r1, r4, ip
20008c26:	f041 0101 	orr.w	r1, r1, #1
20008c2a:	609a      	str	r2, [r3, #8]
20008c2c:	6051      	str	r1, [r2, #4]
20008c2e:	4638      	mov	r0, r7
20008c30:	f8db 1004 	ldr.w	r1, [fp, #4]
20008c34:	f001 0301 	and.w	r3, r1, #1
20008c38:	431c      	orrs	r4, r3
20008c3a:	f8cb 4004 	str.w	r4, [fp, #4]
20008c3e:	f7fb fd81 	bl	20004744 <__malloc_unlock>
20008c42:	e6ea      	b.n	20008a1a <_realloc_r+0x162>
20008c44:	6855      	ldr	r5, [r2, #4]
20008c46:	4640      	mov	r0, r8
20008c48:	f108 0808 	add.w	r8, r8, #8
20008c4c:	f025 0503 	bic.w	r5, r5, #3
20008c50:	4455      	add	r5, sl
20008c52:	e6cf      	b.n	200089f4 <_realloc_r+0x13c>
20008c54:	4631      	mov	r1, r6
20008c56:	4628      	mov	r0, r5
20008c58:	9300      	str	r3, [sp, #0]
20008c5a:	f8cd c004 	str.w	ip, [sp, #4]
20008c5e:	f7ff f923 	bl	20007ea8 <memmove>
20008c62:	f8dd c004 	ldr.w	ip, [sp, #4]
20008c66:	9b00      	ldr	r3, [sp, #0]
20008c68:	e7d9      	b.n	20008c1e <_realloc_r+0x366>
20008c6a:	bf00      	nop

20008c6c <__isinfd>:
20008c6c:	4602      	mov	r2, r0
20008c6e:	4240      	negs	r0, r0
20008c70:	ea40 0302 	orr.w	r3, r0, r2
20008c74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008c78:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008c7c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008c80:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008c84:	4258      	negs	r0, r3
20008c86:	ea40 0303 	orr.w	r3, r0, r3
20008c8a:	17d8      	asrs	r0, r3, #31
20008c8c:	3001      	adds	r0, #1
20008c8e:	4770      	bx	lr

20008c90 <__isnand>:
20008c90:	4602      	mov	r2, r0
20008c92:	4240      	negs	r0, r0
20008c94:	4310      	orrs	r0, r2
20008c96:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008c9a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008c9e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008ca2:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008ca6:	0fc0      	lsrs	r0, r0, #31
20008ca8:	4770      	bx	lr
20008caa:	bf00      	nop

20008cac <__sclose>:
20008cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008cb0:	f000 b990 	b.w	20008fd4 <_close_r>

20008cb4 <__sseek>:
20008cb4:	b510      	push	{r4, lr}
20008cb6:	460c      	mov	r4, r1
20008cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008cbc:	f000 fa2e 	bl	2000911c <_lseek_r>
20008cc0:	89a3      	ldrh	r3, [r4, #12]
20008cc2:	f1b0 3fff 	cmp.w	r0, #4294967295
20008cc6:	bf15      	itete	ne
20008cc8:	6560      	strne	r0, [r4, #84]	; 0x54
20008cca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008cce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008cd2:	81a3      	strheq	r3, [r4, #12]
20008cd4:	bf18      	it	ne
20008cd6:	81a3      	strhne	r3, [r4, #12]
20008cd8:	bd10      	pop	{r4, pc}
20008cda:	bf00      	nop

20008cdc <__swrite>:
20008cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008ce0:	461d      	mov	r5, r3
20008ce2:	898b      	ldrh	r3, [r1, #12]
20008ce4:	460c      	mov	r4, r1
20008ce6:	4616      	mov	r6, r2
20008ce8:	4607      	mov	r7, r0
20008cea:	f413 7f80 	tst.w	r3, #256	; 0x100
20008cee:	d006      	beq.n	20008cfe <__swrite+0x22>
20008cf0:	2302      	movs	r3, #2
20008cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008cf6:	2200      	movs	r2, #0
20008cf8:	f000 fa10 	bl	2000911c <_lseek_r>
20008cfc:	89a3      	ldrh	r3, [r4, #12]
20008cfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008d02:	4638      	mov	r0, r7
20008d04:	81a3      	strh	r3, [r4, #12]
20008d06:	4632      	mov	r2, r6
20008d08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008d0c:	462b      	mov	r3, r5
20008d0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008d12:	f7f9 bee7 	b.w	20002ae4 <_write_r>
20008d16:	bf00      	nop

20008d18 <__sread>:
20008d18:	b510      	push	{r4, lr}
20008d1a:	460c      	mov	r4, r1
20008d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008d20:	f000 fa12 	bl	20009148 <_read_r>
20008d24:	2800      	cmp	r0, #0
20008d26:	db03      	blt.n	20008d30 <__sread+0x18>
20008d28:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008d2a:	181b      	adds	r3, r3, r0
20008d2c:	6563      	str	r3, [r4, #84]	; 0x54
20008d2e:	bd10      	pop	{r4, pc}
20008d30:	89a3      	ldrh	r3, [r4, #12]
20008d32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008d36:	81a3      	strh	r3, [r4, #12]
20008d38:	bd10      	pop	{r4, pc}
20008d3a:	bf00      	nop

20008d3c <strcmp>:
20008d3c:	ea80 0201 	eor.w	r2, r0, r1
20008d40:	f012 0f03 	tst.w	r2, #3
20008d44:	d13a      	bne.n	20008dbc <strcmp_unaligned>
20008d46:	f010 0203 	ands.w	r2, r0, #3
20008d4a:	f020 0003 	bic.w	r0, r0, #3
20008d4e:	f021 0103 	bic.w	r1, r1, #3
20008d52:	f850 cb04 	ldr.w	ip, [r0], #4
20008d56:	bf08      	it	eq
20008d58:	f851 3b04 	ldreq.w	r3, [r1], #4
20008d5c:	d00d      	beq.n	20008d7a <strcmp+0x3e>
20008d5e:	f082 0203 	eor.w	r2, r2, #3
20008d62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008d66:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008d6a:	fa23 f202 	lsr.w	r2, r3, r2
20008d6e:	f851 3b04 	ldr.w	r3, [r1], #4
20008d72:	ea4c 0c02 	orr.w	ip, ip, r2
20008d76:	ea43 0302 	orr.w	r3, r3, r2
20008d7a:	bf00      	nop
20008d7c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008d80:	459c      	cmp	ip, r3
20008d82:	bf01      	itttt	eq
20008d84:	ea22 020c 	biceq.w	r2, r2, ip
20008d88:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008d8c:	f850 cb04 	ldreq.w	ip, [r0], #4
20008d90:	f851 3b04 	ldreq.w	r3, [r1], #4
20008d94:	d0f2      	beq.n	20008d7c <strcmp+0x40>
20008d96:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008d9a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008d9e:	2801      	cmp	r0, #1
20008da0:	bf28      	it	cs
20008da2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008da6:	bf08      	it	eq
20008da8:	0a1b      	lsreq	r3, r3, #8
20008daa:	d0f4      	beq.n	20008d96 <strcmp+0x5a>
20008dac:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008db0:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008db4:	eba0 0003 	sub.w	r0, r0, r3
20008db8:	4770      	bx	lr
20008dba:	bf00      	nop

20008dbc <strcmp_unaligned>:
20008dbc:	f010 0f03 	tst.w	r0, #3
20008dc0:	d00a      	beq.n	20008dd8 <strcmp_unaligned+0x1c>
20008dc2:	f810 2b01 	ldrb.w	r2, [r0], #1
20008dc6:	f811 3b01 	ldrb.w	r3, [r1], #1
20008dca:	2a01      	cmp	r2, #1
20008dcc:	bf28      	it	cs
20008dce:	429a      	cmpcs	r2, r3
20008dd0:	d0f4      	beq.n	20008dbc <strcmp_unaligned>
20008dd2:	eba2 0003 	sub.w	r0, r2, r3
20008dd6:	4770      	bx	lr
20008dd8:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008ddc:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008de0:	f04f 0201 	mov.w	r2, #1
20008de4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008de8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008dec:	f001 0c03 	and.w	ip, r1, #3
20008df0:	f021 0103 	bic.w	r1, r1, #3
20008df4:	f850 4b04 	ldr.w	r4, [r0], #4
20008df8:	f851 5b04 	ldr.w	r5, [r1], #4
20008dfc:	f1bc 0f02 	cmp.w	ip, #2
20008e00:	d026      	beq.n	20008e50 <strcmp_unaligned+0x94>
20008e02:	d84b      	bhi.n	20008e9c <strcmp_unaligned+0xe0>
20008e04:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008e08:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008e0c:	eba4 0302 	sub.w	r3, r4, r2
20008e10:	ea23 0304 	bic.w	r3, r3, r4
20008e14:	d10d      	bne.n	20008e32 <strcmp_unaligned+0x76>
20008e16:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008e1a:	bf08      	it	eq
20008e1c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008e20:	d10a      	bne.n	20008e38 <strcmp_unaligned+0x7c>
20008e22:	ea8c 0c04 	eor.w	ip, ip, r4
20008e26:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008e2a:	d10c      	bne.n	20008e46 <strcmp_unaligned+0x8a>
20008e2c:	f850 4b04 	ldr.w	r4, [r0], #4
20008e30:	e7e8      	b.n	20008e04 <strcmp_unaligned+0x48>
20008e32:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008e36:	e05c      	b.n	20008ef2 <strcmp_unaligned+0x136>
20008e38:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008e3c:	d152      	bne.n	20008ee4 <strcmp_unaligned+0x128>
20008e3e:	780d      	ldrb	r5, [r1, #0]
20008e40:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008e44:	e055      	b.n	20008ef2 <strcmp_unaligned+0x136>
20008e46:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008e4a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008e4e:	e050      	b.n	20008ef2 <strcmp_unaligned+0x136>
20008e50:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008e54:	eba4 0302 	sub.w	r3, r4, r2
20008e58:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008e5c:	ea23 0304 	bic.w	r3, r3, r4
20008e60:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008e64:	d117      	bne.n	20008e96 <strcmp_unaligned+0xda>
20008e66:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008e6a:	bf08      	it	eq
20008e6c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008e70:	d107      	bne.n	20008e82 <strcmp_unaligned+0xc6>
20008e72:	ea8c 0c04 	eor.w	ip, ip, r4
20008e76:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008e7a:	d108      	bne.n	20008e8e <strcmp_unaligned+0xd2>
20008e7c:	f850 4b04 	ldr.w	r4, [r0], #4
20008e80:	e7e6      	b.n	20008e50 <strcmp_unaligned+0x94>
20008e82:	041b      	lsls	r3, r3, #16
20008e84:	d12e      	bne.n	20008ee4 <strcmp_unaligned+0x128>
20008e86:	880d      	ldrh	r5, [r1, #0]
20008e88:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008e8c:	e031      	b.n	20008ef2 <strcmp_unaligned+0x136>
20008e8e:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008e92:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008e96:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008e9a:	e02a      	b.n	20008ef2 <strcmp_unaligned+0x136>
20008e9c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008ea0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008ea4:	eba4 0302 	sub.w	r3, r4, r2
20008ea8:	ea23 0304 	bic.w	r3, r3, r4
20008eac:	d10d      	bne.n	20008eca <strcmp_unaligned+0x10e>
20008eae:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008eb2:	bf08      	it	eq
20008eb4:	f851 5b04 	ldreq.w	r5, [r1], #4
20008eb8:	d10a      	bne.n	20008ed0 <strcmp_unaligned+0x114>
20008eba:	ea8c 0c04 	eor.w	ip, ip, r4
20008ebe:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008ec2:	d10a      	bne.n	20008eda <strcmp_unaligned+0x11e>
20008ec4:	f850 4b04 	ldr.w	r4, [r0], #4
20008ec8:	e7e8      	b.n	20008e9c <strcmp_unaligned+0xe0>
20008eca:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008ece:	e010      	b.n	20008ef2 <strcmp_unaligned+0x136>
20008ed0:	f014 0fff 	tst.w	r4, #255	; 0xff
20008ed4:	d006      	beq.n	20008ee4 <strcmp_unaligned+0x128>
20008ed6:	f851 5b04 	ldr.w	r5, [r1], #4
20008eda:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008ede:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008ee2:	e006      	b.n	20008ef2 <strcmp_unaligned+0x136>
20008ee4:	f04f 0000 	mov.w	r0, #0
20008ee8:	f85d 4b04 	ldr.w	r4, [sp], #4
20008eec:	f85d 5b04 	ldr.w	r5, [sp], #4
20008ef0:	4770      	bx	lr
20008ef2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008ef6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008efa:	2801      	cmp	r0, #1
20008efc:	bf28      	it	cs
20008efe:	4290      	cmpcs	r0, r2
20008f00:	bf04      	itt	eq
20008f02:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008f06:	0a2d      	lsreq	r5, r5, #8
20008f08:	d0f3      	beq.n	20008ef2 <strcmp_unaligned+0x136>
20008f0a:	eba2 0000 	sub.w	r0, r2, r0
20008f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
20008f12:	f85d 5b04 	ldr.w	r5, [sp], #4
20008f16:	4770      	bx	lr

20008f18 <strlen>:
20008f18:	f020 0103 	bic.w	r1, r0, #3
20008f1c:	f010 0003 	ands.w	r0, r0, #3
20008f20:	f1c0 0000 	rsb	r0, r0, #0
20008f24:	f851 3b04 	ldr.w	r3, [r1], #4
20008f28:	f100 0c04 	add.w	ip, r0, #4
20008f2c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20008f30:	f06f 0200 	mvn.w	r2, #0
20008f34:	bf1c      	itt	ne
20008f36:	fa22 f20c 	lsrne.w	r2, r2, ip
20008f3a:	4313      	orrne	r3, r2
20008f3c:	f04f 0c01 	mov.w	ip, #1
20008f40:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20008f44:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20008f48:	eba3 020c 	sub.w	r2, r3, ip
20008f4c:	ea22 0203 	bic.w	r2, r2, r3
20008f50:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20008f54:	bf04      	itt	eq
20008f56:	f851 3b04 	ldreq.w	r3, [r1], #4
20008f5a:	3004      	addeq	r0, #4
20008f5c:	d0f4      	beq.n	20008f48 <strlen+0x30>
20008f5e:	f013 0fff 	tst.w	r3, #255	; 0xff
20008f62:	bf1f      	itttt	ne
20008f64:	3001      	addne	r0, #1
20008f66:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20008f6a:	3001      	addne	r0, #1
20008f6c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20008f70:	bf18      	it	ne
20008f72:	3001      	addne	r0, #1
20008f74:	4770      	bx	lr
20008f76:	bf00      	nop

20008f78 <_calloc_r>:
20008f78:	b538      	push	{r3, r4, r5, lr}
20008f7a:	fb01 f102 	mul.w	r1, r1, r2
20008f7e:	f7fb f8a3 	bl	200040c8 <_malloc_r>
20008f82:	4604      	mov	r4, r0
20008f84:	b1f8      	cbz	r0, 20008fc6 <_calloc_r+0x4e>
20008f86:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008f8a:	f022 0203 	bic.w	r2, r2, #3
20008f8e:	3a04      	subs	r2, #4
20008f90:	2a24      	cmp	r2, #36	; 0x24
20008f92:	d81a      	bhi.n	20008fca <_calloc_r+0x52>
20008f94:	2a13      	cmp	r2, #19
20008f96:	4603      	mov	r3, r0
20008f98:	d90f      	bls.n	20008fba <_calloc_r+0x42>
20008f9a:	2100      	movs	r1, #0
20008f9c:	f840 1b04 	str.w	r1, [r0], #4
20008fa0:	1d03      	adds	r3, r0, #4
20008fa2:	2a1b      	cmp	r2, #27
20008fa4:	6061      	str	r1, [r4, #4]
20008fa6:	d908      	bls.n	20008fba <_calloc_r+0x42>
20008fa8:	1d1d      	adds	r5, r3, #4
20008faa:	6041      	str	r1, [r0, #4]
20008fac:	6059      	str	r1, [r3, #4]
20008fae:	1d2b      	adds	r3, r5, #4
20008fb0:	2a24      	cmp	r2, #36	; 0x24
20008fb2:	bf02      	ittt	eq
20008fb4:	6069      	streq	r1, [r5, #4]
20008fb6:	6059      	streq	r1, [r3, #4]
20008fb8:	3308      	addeq	r3, #8
20008fba:	461a      	mov	r2, r3
20008fbc:	2100      	movs	r1, #0
20008fbe:	f842 1b04 	str.w	r1, [r2], #4
20008fc2:	6059      	str	r1, [r3, #4]
20008fc4:	6051      	str	r1, [r2, #4]
20008fc6:	4620      	mov	r0, r4
20008fc8:	bd38      	pop	{r3, r4, r5, pc}
20008fca:	2100      	movs	r1, #0
20008fcc:	f7fb fb4e 	bl	2000466c <memset>
20008fd0:	4620      	mov	r0, r4
20008fd2:	bd38      	pop	{r3, r4, r5, pc}

20008fd4 <_close_r>:
20008fd4:	b538      	push	{r3, r4, r5, lr}
20008fd6:	f64a 64e4 	movw	r4, #44772	; 0xaee4
20008fda:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008fde:	4605      	mov	r5, r0
20008fe0:	4608      	mov	r0, r1
20008fe2:	2300      	movs	r3, #0
20008fe4:	6023      	str	r3, [r4, #0]
20008fe6:	f7f9 fd31 	bl	20002a4c <_close>
20008fea:	f1b0 3fff 	cmp.w	r0, #4294967295
20008fee:	d000      	beq.n	20008ff2 <_close_r+0x1e>
20008ff0:	bd38      	pop	{r3, r4, r5, pc}
20008ff2:	6823      	ldr	r3, [r4, #0]
20008ff4:	2b00      	cmp	r3, #0
20008ff6:	d0fb      	beq.n	20008ff0 <_close_r+0x1c>
20008ff8:	602b      	str	r3, [r5, #0]
20008ffa:	bd38      	pop	{r3, r4, r5, pc}

20008ffc <_fclose_r>:
20008ffc:	b570      	push	{r4, r5, r6, lr}
20008ffe:	4605      	mov	r5, r0
20009000:	460c      	mov	r4, r1
20009002:	2900      	cmp	r1, #0
20009004:	d04b      	beq.n	2000909e <_fclose_r+0xa2>
20009006:	f7fe f9a3 	bl	20007350 <__sfp_lock_acquire>
2000900a:	b115      	cbz	r5, 20009012 <_fclose_r+0x16>
2000900c:	69ab      	ldr	r3, [r5, #24]
2000900e:	2b00      	cmp	r3, #0
20009010:	d048      	beq.n	200090a4 <_fclose_r+0xa8>
20009012:	f24a 6334 	movw	r3, #42548	; 0xa634
20009016:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000901a:	429c      	cmp	r4, r3
2000901c:	bf08      	it	eq
2000901e:	686c      	ldreq	r4, [r5, #4]
20009020:	d00e      	beq.n	20009040 <_fclose_r+0x44>
20009022:	f24a 6354 	movw	r3, #42580	; 0xa654
20009026:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000902a:	429c      	cmp	r4, r3
2000902c:	bf08      	it	eq
2000902e:	68ac      	ldreq	r4, [r5, #8]
20009030:	d006      	beq.n	20009040 <_fclose_r+0x44>
20009032:	f24a 6374 	movw	r3, #42612	; 0xa674
20009036:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000903a:	429c      	cmp	r4, r3
2000903c:	bf08      	it	eq
2000903e:	68ec      	ldreq	r4, [r5, #12]
20009040:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20009044:	b33e      	cbz	r6, 20009096 <_fclose_r+0x9a>
20009046:	4628      	mov	r0, r5
20009048:	4621      	mov	r1, r4
2000904a:	f7fe f8c5 	bl	200071d8 <_fflush_r>
2000904e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20009050:	4606      	mov	r6, r0
20009052:	b13b      	cbz	r3, 20009064 <_fclose_r+0x68>
20009054:	4628      	mov	r0, r5
20009056:	6a21      	ldr	r1, [r4, #32]
20009058:	4798      	blx	r3
2000905a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000905e:	bf28      	it	cs
20009060:	f04f 36ff 	movcs.w	r6, #4294967295
20009064:	89a3      	ldrh	r3, [r4, #12]
20009066:	f013 0f80 	tst.w	r3, #128	; 0x80
2000906a:	d11f      	bne.n	200090ac <_fclose_r+0xb0>
2000906c:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000906e:	b141      	cbz	r1, 20009082 <_fclose_r+0x86>
20009070:	f104 0344 	add.w	r3, r4, #68	; 0x44
20009074:	4299      	cmp	r1, r3
20009076:	d002      	beq.n	2000907e <_fclose_r+0x82>
20009078:	4628      	mov	r0, r5
2000907a:	f7fe faa1 	bl	200075c0 <_free_r>
2000907e:	2300      	movs	r3, #0
20009080:	6363      	str	r3, [r4, #52]	; 0x34
20009082:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20009084:	b121      	cbz	r1, 20009090 <_fclose_r+0x94>
20009086:	4628      	mov	r0, r5
20009088:	f7fe fa9a 	bl	200075c0 <_free_r>
2000908c:	2300      	movs	r3, #0
2000908e:	64a3      	str	r3, [r4, #72]	; 0x48
20009090:	f04f 0300 	mov.w	r3, #0
20009094:	81a3      	strh	r3, [r4, #12]
20009096:	f7fe f95d 	bl	20007354 <__sfp_lock_release>
2000909a:	4630      	mov	r0, r6
2000909c:	bd70      	pop	{r4, r5, r6, pc}
2000909e:	460e      	mov	r6, r1
200090a0:	4630      	mov	r0, r6
200090a2:	bd70      	pop	{r4, r5, r6, pc}
200090a4:	4628      	mov	r0, r5
200090a6:	f7fe fa07 	bl	200074b8 <__sinit>
200090aa:	e7b2      	b.n	20009012 <_fclose_r+0x16>
200090ac:	4628      	mov	r0, r5
200090ae:	6921      	ldr	r1, [r4, #16]
200090b0:	f7fe fa86 	bl	200075c0 <_free_r>
200090b4:	e7da      	b.n	2000906c <_fclose_r+0x70>
200090b6:	bf00      	nop

200090b8 <fclose>:
200090b8:	f64a 0344 	movw	r3, #43076	; 0xa844
200090bc:	4601      	mov	r1, r0
200090be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090c2:	6818      	ldr	r0, [r3, #0]
200090c4:	e79a      	b.n	20008ffc <_fclose_r>
200090c6:	bf00      	nop

200090c8 <_fstat_r>:
200090c8:	b538      	push	{r3, r4, r5, lr}
200090ca:	f64a 64e4 	movw	r4, #44772	; 0xaee4
200090ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
200090d2:	4605      	mov	r5, r0
200090d4:	4608      	mov	r0, r1
200090d6:	4611      	mov	r1, r2
200090d8:	2300      	movs	r3, #0
200090da:	6023      	str	r3, [r4, #0]
200090dc:	f7f9 fcc8 	bl	20002a70 <_fstat>
200090e0:	f1b0 3fff 	cmp.w	r0, #4294967295
200090e4:	d000      	beq.n	200090e8 <_fstat_r+0x20>
200090e6:	bd38      	pop	{r3, r4, r5, pc}
200090e8:	6823      	ldr	r3, [r4, #0]
200090ea:	2b00      	cmp	r3, #0
200090ec:	d0fb      	beq.n	200090e6 <_fstat_r+0x1e>
200090ee:	602b      	str	r3, [r5, #0]
200090f0:	bd38      	pop	{r3, r4, r5, pc}
200090f2:	bf00      	nop

200090f4 <_isatty_r>:
200090f4:	b538      	push	{r3, r4, r5, lr}
200090f6:	f64a 64e4 	movw	r4, #44772	; 0xaee4
200090fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
200090fe:	4605      	mov	r5, r0
20009100:	4608      	mov	r0, r1
20009102:	2300      	movs	r3, #0
20009104:	6023      	str	r3, [r4, #0]
20009106:	f7f9 fcc5 	bl	20002a94 <_isatty>
2000910a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000910e:	d000      	beq.n	20009112 <_isatty_r+0x1e>
20009110:	bd38      	pop	{r3, r4, r5, pc}
20009112:	6823      	ldr	r3, [r4, #0]
20009114:	2b00      	cmp	r3, #0
20009116:	d0fb      	beq.n	20009110 <_isatty_r+0x1c>
20009118:	602b      	str	r3, [r5, #0]
2000911a:	bd38      	pop	{r3, r4, r5, pc}

2000911c <_lseek_r>:
2000911c:	b538      	push	{r3, r4, r5, lr}
2000911e:	f64a 64e4 	movw	r4, #44772	; 0xaee4
20009122:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009126:	4605      	mov	r5, r0
20009128:	4608      	mov	r0, r1
2000912a:	4611      	mov	r1, r2
2000912c:	461a      	mov	r2, r3
2000912e:	2300      	movs	r3, #0
20009130:	6023      	str	r3, [r4, #0]
20009132:	f7f9 fcbb 	bl	20002aac <_lseek>
20009136:	f1b0 3fff 	cmp.w	r0, #4294967295
2000913a:	d000      	beq.n	2000913e <_lseek_r+0x22>
2000913c:	bd38      	pop	{r3, r4, r5, pc}
2000913e:	6823      	ldr	r3, [r4, #0]
20009140:	2b00      	cmp	r3, #0
20009142:	d0fb      	beq.n	2000913c <_lseek_r+0x20>
20009144:	602b      	str	r3, [r5, #0]
20009146:	bd38      	pop	{r3, r4, r5, pc}

20009148 <_read_r>:
20009148:	b538      	push	{r3, r4, r5, lr}
2000914a:	f64a 64e4 	movw	r4, #44772	; 0xaee4
2000914e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009152:	4605      	mov	r5, r0
20009154:	4608      	mov	r0, r1
20009156:	4611      	mov	r1, r2
20009158:	461a      	mov	r2, r3
2000915a:	2300      	movs	r3, #0
2000915c:	6023      	str	r3, [r4, #0]
2000915e:	f7f9 fcb3 	bl	20002ac8 <_read>
20009162:	f1b0 3fff 	cmp.w	r0, #4294967295
20009166:	d000      	beq.n	2000916a <_read_r+0x22>
20009168:	bd38      	pop	{r3, r4, r5, pc}
2000916a:	6823      	ldr	r3, [r4, #0]
2000916c:	2b00      	cmp	r3, #0
2000916e:	d0fb      	beq.n	20009168 <_read_r+0x20>
20009170:	602b      	str	r3, [r5, #0]
20009172:	bd38      	pop	{r3, r4, r5, pc}
20009174:	0000      	lsls	r0, r0, #0
	...

20009178 <__aeabi_uidiv>:
20009178:	1e4a      	subs	r2, r1, #1
2000917a:	bf08      	it	eq
2000917c:	4770      	bxeq	lr
2000917e:	f0c0 8124 	bcc.w	200093ca <__aeabi_uidiv+0x252>
20009182:	4288      	cmp	r0, r1
20009184:	f240 8116 	bls.w	200093b4 <__aeabi_uidiv+0x23c>
20009188:	4211      	tst	r1, r2
2000918a:	f000 8117 	beq.w	200093bc <__aeabi_uidiv+0x244>
2000918e:	fab0 f380 	clz	r3, r0
20009192:	fab1 f281 	clz	r2, r1
20009196:	eba2 0303 	sub.w	r3, r2, r3
2000919a:	f1c3 031f 	rsb	r3, r3, #31
2000919e:	a204      	add	r2, pc, #16	; (adr r2, 200091b0 <__aeabi_uidiv+0x38>)
200091a0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200091a4:	f04f 0200 	mov.w	r2, #0
200091a8:	469f      	mov	pc, r3
200091aa:	bf00      	nop
200091ac:	f3af 8000 	nop.w
200091b0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200091b4:	bf00      	nop
200091b6:	eb42 0202 	adc.w	r2, r2, r2
200091ba:	bf28      	it	cs
200091bc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200091c0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200091c4:	bf00      	nop
200091c6:	eb42 0202 	adc.w	r2, r2, r2
200091ca:	bf28      	it	cs
200091cc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
200091d0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
200091d4:	bf00      	nop
200091d6:	eb42 0202 	adc.w	r2, r2, r2
200091da:	bf28      	it	cs
200091dc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
200091e0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
200091e4:	bf00      	nop
200091e6:	eb42 0202 	adc.w	r2, r2, r2
200091ea:	bf28      	it	cs
200091ec:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
200091f0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
200091f4:	bf00      	nop
200091f6:	eb42 0202 	adc.w	r2, r2, r2
200091fa:	bf28      	it	cs
200091fc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009200:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20009204:	bf00      	nop
20009206:	eb42 0202 	adc.w	r2, r2, r2
2000920a:	bf28      	it	cs
2000920c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009210:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20009214:	bf00      	nop
20009216:	eb42 0202 	adc.w	r2, r2, r2
2000921a:	bf28      	it	cs
2000921c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009220:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20009224:	bf00      	nop
20009226:	eb42 0202 	adc.w	r2, r2, r2
2000922a:	bf28      	it	cs
2000922c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20009230:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20009234:	bf00      	nop
20009236:	eb42 0202 	adc.w	r2, r2, r2
2000923a:	bf28      	it	cs
2000923c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20009240:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20009244:	bf00      	nop
20009246:	eb42 0202 	adc.w	r2, r2, r2
2000924a:	bf28      	it	cs
2000924c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20009250:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20009254:	bf00      	nop
20009256:	eb42 0202 	adc.w	r2, r2, r2
2000925a:	bf28      	it	cs
2000925c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20009260:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20009264:	bf00      	nop
20009266:	eb42 0202 	adc.w	r2, r2, r2
2000926a:	bf28      	it	cs
2000926c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20009270:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20009274:	bf00      	nop
20009276:	eb42 0202 	adc.w	r2, r2, r2
2000927a:	bf28      	it	cs
2000927c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009280:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20009284:	bf00      	nop
20009286:	eb42 0202 	adc.w	r2, r2, r2
2000928a:	bf28      	it	cs
2000928c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009290:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20009294:	bf00      	nop
20009296:	eb42 0202 	adc.w	r2, r2, r2
2000929a:	bf28      	it	cs
2000929c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200092a0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200092a4:	bf00      	nop
200092a6:	eb42 0202 	adc.w	r2, r2, r2
200092aa:	bf28      	it	cs
200092ac:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200092b0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200092b4:	bf00      	nop
200092b6:	eb42 0202 	adc.w	r2, r2, r2
200092ba:	bf28      	it	cs
200092bc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200092c0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200092c4:	bf00      	nop
200092c6:	eb42 0202 	adc.w	r2, r2, r2
200092ca:	bf28      	it	cs
200092cc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200092d0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200092d4:	bf00      	nop
200092d6:	eb42 0202 	adc.w	r2, r2, r2
200092da:	bf28      	it	cs
200092dc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200092e0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200092e4:	bf00      	nop
200092e6:	eb42 0202 	adc.w	r2, r2, r2
200092ea:	bf28      	it	cs
200092ec:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
200092f0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
200092f4:	bf00      	nop
200092f6:	eb42 0202 	adc.w	r2, r2, r2
200092fa:	bf28      	it	cs
200092fc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009300:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20009304:	bf00      	nop
20009306:	eb42 0202 	adc.w	r2, r2, r2
2000930a:	bf28      	it	cs
2000930c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009310:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20009314:	bf00      	nop
20009316:	eb42 0202 	adc.w	r2, r2, r2
2000931a:	bf28      	it	cs
2000931c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009320:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20009324:	bf00      	nop
20009326:	eb42 0202 	adc.w	r2, r2, r2
2000932a:	bf28      	it	cs
2000932c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20009330:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20009334:	bf00      	nop
20009336:	eb42 0202 	adc.w	r2, r2, r2
2000933a:	bf28      	it	cs
2000933c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20009340:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20009344:	bf00      	nop
20009346:	eb42 0202 	adc.w	r2, r2, r2
2000934a:	bf28      	it	cs
2000934c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20009350:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20009354:	bf00      	nop
20009356:	eb42 0202 	adc.w	r2, r2, r2
2000935a:	bf28      	it	cs
2000935c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20009360:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20009364:	bf00      	nop
20009366:	eb42 0202 	adc.w	r2, r2, r2
2000936a:	bf28      	it	cs
2000936c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20009370:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20009374:	bf00      	nop
20009376:	eb42 0202 	adc.w	r2, r2, r2
2000937a:	bf28      	it	cs
2000937c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009380:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20009384:	bf00      	nop
20009386:	eb42 0202 	adc.w	r2, r2, r2
2000938a:	bf28      	it	cs
2000938c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009390:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20009394:	bf00      	nop
20009396:	eb42 0202 	adc.w	r2, r2, r2
2000939a:	bf28      	it	cs
2000939c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200093a0:	ebb0 0f01 	cmp.w	r0, r1
200093a4:	bf00      	nop
200093a6:	eb42 0202 	adc.w	r2, r2, r2
200093aa:	bf28      	it	cs
200093ac:	eba0 0001 	subcs.w	r0, r0, r1
200093b0:	4610      	mov	r0, r2
200093b2:	4770      	bx	lr
200093b4:	bf0c      	ite	eq
200093b6:	2001      	moveq	r0, #1
200093b8:	2000      	movne	r0, #0
200093ba:	4770      	bx	lr
200093bc:	fab1 f281 	clz	r2, r1
200093c0:	f1c2 021f 	rsb	r2, r2, #31
200093c4:	fa20 f002 	lsr.w	r0, r0, r2
200093c8:	4770      	bx	lr
200093ca:	b108      	cbz	r0, 200093d0 <__aeabi_uidiv+0x258>
200093cc:	f04f 30ff 	mov.w	r0, #4294967295
200093d0:	f000 b80e 	b.w	200093f0 <__aeabi_idiv0>

200093d4 <__aeabi_uidivmod>:
200093d4:	2900      	cmp	r1, #0
200093d6:	d0f8      	beq.n	200093ca <__aeabi_uidiv+0x252>
200093d8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200093dc:	f7ff fecc 	bl	20009178 <__aeabi_uidiv>
200093e0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200093e4:	fb02 f300 	mul.w	r3, r2, r0
200093e8:	eba1 0103 	sub.w	r1, r1, r3
200093ec:	4770      	bx	lr
200093ee:	bf00      	nop

200093f0 <__aeabi_idiv0>:
200093f0:	4770      	bx	lr
200093f2:	bf00      	nop

200093f4 <__aeabi_drsub>:
200093f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
200093f8:	e002      	b.n	20009400 <__adddf3>
200093fa:	bf00      	nop

200093fc <__aeabi_dsub>:
200093fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20009400 <__adddf3>:
20009400:	b530      	push	{r4, r5, lr}
20009402:	ea4f 0441 	mov.w	r4, r1, lsl #1
20009406:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000940a:	ea94 0f05 	teq	r4, r5
2000940e:	bf08      	it	eq
20009410:	ea90 0f02 	teqeq	r0, r2
20009414:	bf1f      	itttt	ne
20009416:	ea54 0c00 	orrsne.w	ip, r4, r0
2000941a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000941e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20009422:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20009426:	f000 80e2 	beq.w	200095ee <__adddf3+0x1ee>
2000942a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000942e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20009432:	bfb8      	it	lt
20009434:	426d      	neglt	r5, r5
20009436:	dd0c      	ble.n	20009452 <__adddf3+0x52>
20009438:	442c      	add	r4, r5
2000943a:	ea80 0202 	eor.w	r2, r0, r2
2000943e:	ea81 0303 	eor.w	r3, r1, r3
20009442:	ea82 0000 	eor.w	r0, r2, r0
20009446:	ea83 0101 	eor.w	r1, r3, r1
2000944a:	ea80 0202 	eor.w	r2, r0, r2
2000944e:	ea81 0303 	eor.w	r3, r1, r3
20009452:	2d36      	cmp	r5, #54	; 0x36
20009454:	bf88      	it	hi
20009456:	bd30      	pophi	{r4, r5, pc}
20009458:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000945c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20009460:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20009464:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20009468:	d002      	beq.n	20009470 <__adddf3+0x70>
2000946a:	4240      	negs	r0, r0
2000946c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009470:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20009474:	ea4f 3303 	mov.w	r3, r3, lsl #12
20009478:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000947c:	d002      	beq.n	20009484 <__adddf3+0x84>
2000947e:	4252      	negs	r2, r2
20009480:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009484:	ea94 0f05 	teq	r4, r5
20009488:	f000 80a7 	beq.w	200095da <__adddf3+0x1da>
2000948c:	f1a4 0401 	sub.w	r4, r4, #1
20009490:	f1d5 0e20 	rsbs	lr, r5, #32
20009494:	db0d      	blt.n	200094b2 <__adddf3+0xb2>
20009496:	fa02 fc0e 	lsl.w	ip, r2, lr
2000949a:	fa22 f205 	lsr.w	r2, r2, r5
2000949e:	1880      	adds	r0, r0, r2
200094a0:	f141 0100 	adc.w	r1, r1, #0
200094a4:	fa03 f20e 	lsl.w	r2, r3, lr
200094a8:	1880      	adds	r0, r0, r2
200094aa:	fa43 f305 	asr.w	r3, r3, r5
200094ae:	4159      	adcs	r1, r3
200094b0:	e00e      	b.n	200094d0 <__adddf3+0xd0>
200094b2:	f1a5 0520 	sub.w	r5, r5, #32
200094b6:	f10e 0e20 	add.w	lr, lr, #32
200094ba:	2a01      	cmp	r2, #1
200094bc:	fa03 fc0e 	lsl.w	ip, r3, lr
200094c0:	bf28      	it	cs
200094c2:	f04c 0c02 	orrcs.w	ip, ip, #2
200094c6:	fa43 f305 	asr.w	r3, r3, r5
200094ca:	18c0      	adds	r0, r0, r3
200094cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200094d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200094d4:	d507      	bpl.n	200094e6 <__adddf3+0xe6>
200094d6:	f04f 0e00 	mov.w	lr, #0
200094da:	f1dc 0c00 	rsbs	ip, ip, #0
200094de:	eb7e 0000 	sbcs.w	r0, lr, r0
200094e2:	eb6e 0101 	sbc.w	r1, lr, r1
200094e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200094ea:	d31b      	bcc.n	20009524 <__adddf3+0x124>
200094ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200094f0:	d30c      	bcc.n	2000950c <__adddf3+0x10c>
200094f2:	0849      	lsrs	r1, r1, #1
200094f4:	ea5f 0030 	movs.w	r0, r0, rrx
200094f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
200094fc:	f104 0401 	add.w	r4, r4, #1
20009500:	ea4f 5244 	mov.w	r2, r4, lsl #21
20009504:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20009508:	f080 809a 	bcs.w	20009640 <__adddf3+0x240>
2000950c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20009510:	bf08      	it	eq
20009512:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20009516:	f150 0000 	adcs.w	r0, r0, #0
2000951a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000951e:	ea41 0105 	orr.w	r1, r1, r5
20009522:	bd30      	pop	{r4, r5, pc}
20009524:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20009528:	4140      	adcs	r0, r0
2000952a:	eb41 0101 	adc.w	r1, r1, r1
2000952e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009532:	f1a4 0401 	sub.w	r4, r4, #1
20009536:	d1e9      	bne.n	2000950c <__adddf3+0x10c>
20009538:	f091 0f00 	teq	r1, #0
2000953c:	bf04      	itt	eq
2000953e:	4601      	moveq	r1, r0
20009540:	2000      	moveq	r0, #0
20009542:	fab1 f381 	clz	r3, r1
20009546:	bf08      	it	eq
20009548:	3320      	addeq	r3, #32
2000954a:	f1a3 030b 	sub.w	r3, r3, #11
2000954e:	f1b3 0220 	subs.w	r2, r3, #32
20009552:	da0c      	bge.n	2000956e <__adddf3+0x16e>
20009554:	320c      	adds	r2, #12
20009556:	dd08      	ble.n	2000956a <__adddf3+0x16a>
20009558:	f102 0c14 	add.w	ip, r2, #20
2000955c:	f1c2 020c 	rsb	r2, r2, #12
20009560:	fa01 f00c 	lsl.w	r0, r1, ip
20009564:	fa21 f102 	lsr.w	r1, r1, r2
20009568:	e00c      	b.n	20009584 <__adddf3+0x184>
2000956a:	f102 0214 	add.w	r2, r2, #20
2000956e:	bfd8      	it	le
20009570:	f1c2 0c20 	rsble	ip, r2, #32
20009574:	fa01 f102 	lsl.w	r1, r1, r2
20009578:	fa20 fc0c 	lsr.w	ip, r0, ip
2000957c:	bfdc      	itt	le
2000957e:	ea41 010c 	orrle.w	r1, r1, ip
20009582:	4090      	lslle	r0, r2
20009584:	1ae4      	subs	r4, r4, r3
20009586:	bfa2      	ittt	ge
20009588:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000958c:	4329      	orrge	r1, r5
2000958e:	bd30      	popge	{r4, r5, pc}
20009590:	ea6f 0404 	mvn.w	r4, r4
20009594:	3c1f      	subs	r4, #31
20009596:	da1c      	bge.n	200095d2 <__adddf3+0x1d2>
20009598:	340c      	adds	r4, #12
2000959a:	dc0e      	bgt.n	200095ba <__adddf3+0x1ba>
2000959c:	f104 0414 	add.w	r4, r4, #20
200095a0:	f1c4 0220 	rsb	r2, r4, #32
200095a4:	fa20 f004 	lsr.w	r0, r0, r4
200095a8:	fa01 f302 	lsl.w	r3, r1, r2
200095ac:	ea40 0003 	orr.w	r0, r0, r3
200095b0:	fa21 f304 	lsr.w	r3, r1, r4
200095b4:	ea45 0103 	orr.w	r1, r5, r3
200095b8:	bd30      	pop	{r4, r5, pc}
200095ba:	f1c4 040c 	rsb	r4, r4, #12
200095be:	f1c4 0220 	rsb	r2, r4, #32
200095c2:	fa20 f002 	lsr.w	r0, r0, r2
200095c6:	fa01 f304 	lsl.w	r3, r1, r4
200095ca:	ea40 0003 	orr.w	r0, r0, r3
200095ce:	4629      	mov	r1, r5
200095d0:	bd30      	pop	{r4, r5, pc}
200095d2:	fa21 f004 	lsr.w	r0, r1, r4
200095d6:	4629      	mov	r1, r5
200095d8:	bd30      	pop	{r4, r5, pc}
200095da:	f094 0f00 	teq	r4, #0
200095de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200095e2:	bf06      	itte	eq
200095e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200095e8:	3401      	addeq	r4, #1
200095ea:	3d01      	subne	r5, #1
200095ec:	e74e      	b.n	2000948c <__adddf3+0x8c>
200095ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200095f2:	bf18      	it	ne
200095f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200095f8:	d029      	beq.n	2000964e <__adddf3+0x24e>
200095fa:	ea94 0f05 	teq	r4, r5
200095fe:	bf08      	it	eq
20009600:	ea90 0f02 	teqeq	r0, r2
20009604:	d005      	beq.n	20009612 <__adddf3+0x212>
20009606:	ea54 0c00 	orrs.w	ip, r4, r0
2000960a:	bf04      	itt	eq
2000960c:	4619      	moveq	r1, r3
2000960e:	4610      	moveq	r0, r2
20009610:	bd30      	pop	{r4, r5, pc}
20009612:	ea91 0f03 	teq	r1, r3
20009616:	bf1e      	ittt	ne
20009618:	2100      	movne	r1, #0
2000961a:	2000      	movne	r0, #0
2000961c:	bd30      	popne	{r4, r5, pc}
2000961e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20009622:	d105      	bne.n	20009630 <__adddf3+0x230>
20009624:	0040      	lsls	r0, r0, #1
20009626:	4149      	adcs	r1, r1
20009628:	bf28      	it	cs
2000962a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000962e:	bd30      	pop	{r4, r5, pc}
20009630:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20009634:	bf3c      	itt	cc
20009636:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000963a:	bd30      	popcc	{r4, r5, pc}
2000963c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20009640:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20009644:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20009648:	f04f 0000 	mov.w	r0, #0
2000964c:	bd30      	pop	{r4, r5, pc}
2000964e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20009652:	bf1a      	itte	ne
20009654:	4619      	movne	r1, r3
20009656:	4610      	movne	r0, r2
20009658:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000965c:	bf1c      	itt	ne
2000965e:	460b      	movne	r3, r1
20009660:	4602      	movne	r2, r0
20009662:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20009666:	bf06      	itte	eq
20009668:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000966c:	ea91 0f03 	teqeq	r1, r3
20009670:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20009674:	bd30      	pop	{r4, r5, pc}
20009676:	bf00      	nop

20009678 <__aeabi_ui2d>:
20009678:	f090 0f00 	teq	r0, #0
2000967c:	bf04      	itt	eq
2000967e:	2100      	moveq	r1, #0
20009680:	4770      	bxeq	lr
20009682:	b530      	push	{r4, r5, lr}
20009684:	f44f 6480 	mov.w	r4, #1024	; 0x400
20009688:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000968c:	f04f 0500 	mov.w	r5, #0
20009690:	f04f 0100 	mov.w	r1, #0
20009694:	e750      	b.n	20009538 <__adddf3+0x138>
20009696:	bf00      	nop

20009698 <__aeabi_i2d>:
20009698:	f090 0f00 	teq	r0, #0
2000969c:	bf04      	itt	eq
2000969e:	2100      	moveq	r1, #0
200096a0:	4770      	bxeq	lr
200096a2:	b530      	push	{r4, r5, lr}
200096a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200096a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200096ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200096b0:	bf48      	it	mi
200096b2:	4240      	negmi	r0, r0
200096b4:	f04f 0100 	mov.w	r1, #0
200096b8:	e73e      	b.n	20009538 <__adddf3+0x138>
200096ba:	bf00      	nop

200096bc <__aeabi_f2d>:
200096bc:	0042      	lsls	r2, r0, #1
200096be:	ea4f 01e2 	mov.w	r1, r2, asr #3
200096c2:	ea4f 0131 	mov.w	r1, r1, rrx
200096c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
200096ca:	bf1f      	itttt	ne
200096cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200096d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200096d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200096d8:	4770      	bxne	lr
200096da:	f092 0f00 	teq	r2, #0
200096de:	bf14      	ite	ne
200096e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200096e4:	4770      	bxeq	lr
200096e6:	b530      	push	{r4, r5, lr}
200096e8:	f44f 7460 	mov.w	r4, #896	; 0x380
200096ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200096f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200096f4:	e720      	b.n	20009538 <__adddf3+0x138>
200096f6:	bf00      	nop

200096f8 <__aeabi_ul2d>:
200096f8:	ea50 0201 	orrs.w	r2, r0, r1
200096fc:	bf08      	it	eq
200096fe:	4770      	bxeq	lr
20009700:	b530      	push	{r4, r5, lr}
20009702:	f04f 0500 	mov.w	r5, #0
20009706:	e00a      	b.n	2000971e <__aeabi_l2d+0x16>

20009708 <__aeabi_l2d>:
20009708:	ea50 0201 	orrs.w	r2, r0, r1
2000970c:	bf08      	it	eq
2000970e:	4770      	bxeq	lr
20009710:	b530      	push	{r4, r5, lr}
20009712:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20009716:	d502      	bpl.n	2000971e <__aeabi_l2d+0x16>
20009718:	4240      	negs	r0, r0
2000971a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000971e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20009722:	f104 0432 	add.w	r4, r4, #50	; 0x32
20009726:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000972a:	f43f aedc 	beq.w	200094e6 <__adddf3+0xe6>
2000972e:	f04f 0203 	mov.w	r2, #3
20009732:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20009736:	bf18      	it	ne
20009738:	3203      	addne	r2, #3
2000973a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000973e:	bf18      	it	ne
20009740:	3203      	addne	r2, #3
20009742:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20009746:	f1c2 0320 	rsb	r3, r2, #32
2000974a:	fa00 fc03 	lsl.w	ip, r0, r3
2000974e:	fa20 f002 	lsr.w	r0, r0, r2
20009752:	fa01 fe03 	lsl.w	lr, r1, r3
20009756:	ea40 000e 	orr.w	r0, r0, lr
2000975a:	fa21 f102 	lsr.w	r1, r1, r2
2000975e:	4414      	add	r4, r2
20009760:	e6c1      	b.n	200094e6 <__adddf3+0xe6>
20009762:	bf00      	nop

20009764 <__aeabi_dmul>:
20009764:	b570      	push	{r4, r5, r6, lr}
20009766:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000976a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000976e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20009772:	bf1d      	ittte	ne
20009774:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20009778:	ea94 0f0c 	teqne	r4, ip
2000977c:	ea95 0f0c 	teqne	r5, ip
20009780:	f000 f8de 	bleq	20009940 <__aeabi_dmul+0x1dc>
20009784:	442c      	add	r4, r5
20009786:	ea81 0603 	eor.w	r6, r1, r3
2000978a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000978e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20009792:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20009796:	bf18      	it	ne
20009798:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000979c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200097a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200097a4:	d038      	beq.n	20009818 <__aeabi_dmul+0xb4>
200097a6:	fba0 ce02 	umull	ip, lr, r0, r2
200097aa:	f04f 0500 	mov.w	r5, #0
200097ae:	fbe1 e502 	umlal	lr, r5, r1, r2
200097b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200097b6:	fbe0 e503 	umlal	lr, r5, r0, r3
200097ba:	f04f 0600 	mov.w	r6, #0
200097be:	fbe1 5603 	umlal	r5, r6, r1, r3
200097c2:	f09c 0f00 	teq	ip, #0
200097c6:	bf18      	it	ne
200097c8:	f04e 0e01 	orrne.w	lr, lr, #1
200097cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200097d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200097d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200097d8:	d204      	bcs.n	200097e4 <__aeabi_dmul+0x80>
200097da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200097de:	416d      	adcs	r5, r5
200097e0:	eb46 0606 	adc.w	r6, r6, r6
200097e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200097e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200097ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200097f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200097f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200097f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200097fc:	bf88      	it	hi
200097fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20009802:	d81e      	bhi.n	20009842 <__aeabi_dmul+0xde>
20009804:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20009808:	bf08      	it	eq
2000980a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000980e:	f150 0000 	adcs.w	r0, r0, #0
20009812:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009816:	bd70      	pop	{r4, r5, r6, pc}
20009818:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000981c:	ea46 0101 	orr.w	r1, r6, r1
20009820:	ea40 0002 	orr.w	r0, r0, r2
20009824:	ea81 0103 	eor.w	r1, r1, r3
20009828:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000982c:	bfc2      	ittt	gt
2000982e:	ebd4 050c 	rsbsgt	r5, r4, ip
20009832:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20009836:	bd70      	popgt	{r4, r5, r6, pc}
20009838:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000983c:	f04f 0e00 	mov.w	lr, #0
20009840:	3c01      	subs	r4, #1
20009842:	f300 80ab 	bgt.w	2000999c <__aeabi_dmul+0x238>
20009846:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000984a:	bfde      	ittt	le
2000984c:	2000      	movle	r0, #0
2000984e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20009852:	bd70      	pople	{r4, r5, r6, pc}
20009854:	f1c4 0400 	rsb	r4, r4, #0
20009858:	3c20      	subs	r4, #32
2000985a:	da35      	bge.n	200098c8 <__aeabi_dmul+0x164>
2000985c:	340c      	adds	r4, #12
2000985e:	dc1b      	bgt.n	20009898 <__aeabi_dmul+0x134>
20009860:	f104 0414 	add.w	r4, r4, #20
20009864:	f1c4 0520 	rsb	r5, r4, #32
20009868:	fa00 f305 	lsl.w	r3, r0, r5
2000986c:	fa20 f004 	lsr.w	r0, r0, r4
20009870:	fa01 f205 	lsl.w	r2, r1, r5
20009874:	ea40 0002 	orr.w	r0, r0, r2
20009878:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000987c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20009880:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20009884:	fa21 f604 	lsr.w	r6, r1, r4
20009888:	eb42 0106 	adc.w	r1, r2, r6
2000988c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009890:	bf08      	it	eq
20009892:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20009896:	bd70      	pop	{r4, r5, r6, pc}
20009898:	f1c4 040c 	rsb	r4, r4, #12
2000989c:	f1c4 0520 	rsb	r5, r4, #32
200098a0:	fa00 f304 	lsl.w	r3, r0, r4
200098a4:	fa20 f005 	lsr.w	r0, r0, r5
200098a8:	fa01 f204 	lsl.w	r2, r1, r4
200098ac:	ea40 0002 	orr.w	r0, r0, r2
200098b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200098b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200098b8:	f141 0100 	adc.w	r1, r1, #0
200098bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200098c0:	bf08      	it	eq
200098c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200098c6:	bd70      	pop	{r4, r5, r6, pc}
200098c8:	f1c4 0520 	rsb	r5, r4, #32
200098cc:	fa00 f205 	lsl.w	r2, r0, r5
200098d0:	ea4e 0e02 	orr.w	lr, lr, r2
200098d4:	fa20 f304 	lsr.w	r3, r0, r4
200098d8:	fa01 f205 	lsl.w	r2, r1, r5
200098dc:	ea43 0302 	orr.w	r3, r3, r2
200098e0:	fa21 f004 	lsr.w	r0, r1, r4
200098e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200098e8:	fa21 f204 	lsr.w	r2, r1, r4
200098ec:	ea20 0002 	bic.w	r0, r0, r2
200098f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200098f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200098f8:	bf08      	it	eq
200098fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200098fe:	bd70      	pop	{r4, r5, r6, pc}
20009900:	f094 0f00 	teq	r4, #0
20009904:	d10f      	bne.n	20009926 <__aeabi_dmul+0x1c2>
20009906:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000990a:	0040      	lsls	r0, r0, #1
2000990c:	eb41 0101 	adc.w	r1, r1, r1
20009910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009914:	bf08      	it	eq
20009916:	3c01      	subeq	r4, #1
20009918:	d0f7      	beq.n	2000990a <__aeabi_dmul+0x1a6>
2000991a:	ea41 0106 	orr.w	r1, r1, r6
2000991e:	f095 0f00 	teq	r5, #0
20009922:	bf18      	it	ne
20009924:	4770      	bxne	lr
20009926:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000992a:	0052      	lsls	r2, r2, #1
2000992c:	eb43 0303 	adc.w	r3, r3, r3
20009930:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20009934:	bf08      	it	eq
20009936:	3d01      	subeq	r5, #1
20009938:	d0f7      	beq.n	2000992a <__aeabi_dmul+0x1c6>
2000993a:	ea43 0306 	orr.w	r3, r3, r6
2000993e:	4770      	bx	lr
20009940:	ea94 0f0c 	teq	r4, ip
20009944:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20009948:	bf18      	it	ne
2000994a:	ea95 0f0c 	teqne	r5, ip
2000994e:	d00c      	beq.n	2000996a <__aeabi_dmul+0x206>
20009950:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20009954:	bf18      	it	ne
20009956:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000995a:	d1d1      	bne.n	20009900 <__aeabi_dmul+0x19c>
2000995c:	ea81 0103 	eor.w	r1, r1, r3
20009960:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009964:	f04f 0000 	mov.w	r0, #0
20009968:	bd70      	pop	{r4, r5, r6, pc}
2000996a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000996e:	bf06      	itte	eq
20009970:	4610      	moveq	r0, r2
20009972:	4619      	moveq	r1, r3
20009974:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20009978:	d019      	beq.n	200099ae <__aeabi_dmul+0x24a>
2000997a:	ea94 0f0c 	teq	r4, ip
2000997e:	d102      	bne.n	20009986 <__aeabi_dmul+0x222>
20009980:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20009984:	d113      	bne.n	200099ae <__aeabi_dmul+0x24a>
20009986:	ea95 0f0c 	teq	r5, ip
2000998a:	d105      	bne.n	20009998 <__aeabi_dmul+0x234>
2000998c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20009990:	bf1c      	itt	ne
20009992:	4610      	movne	r0, r2
20009994:	4619      	movne	r1, r3
20009996:	d10a      	bne.n	200099ae <__aeabi_dmul+0x24a>
20009998:	ea81 0103 	eor.w	r1, r1, r3
2000999c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200099a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200099a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200099a8:	f04f 0000 	mov.w	r0, #0
200099ac:	bd70      	pop	{r4, r5, r6, pc}
200099ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200099b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200099b6:	bd70      	pop	{r4, r5, r6, pc}

200099b8 <__aeabi_ddiv>:
200099b8:	b570      	push	{r4, r5, r6, lr}
200099ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
200099be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200099c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200099c6:	bf1d      	ittte	ne
200099c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200099cc:	ea94 0f0c 	teqne	r4, ip
200099d0:	ea95 0f0c 	teqne	r5, ip
200099d4:	f000 f8a7 	bleq	20009b26 <__aeabi_ddiv+0x16e>
200099d8:	eba4 0405 	sub.w	r4, r4, r5
200099dc:	ea81 0e03 	eor.w	lr, r1, r3
200099e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200099e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200099e8:	f000 8088 	beq.w	20009afc <__aeabi_ddiv+0x144>
200099ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
200099f0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200099f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200099f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200099fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
20009a00:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20009a04:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20009a08:	ea4f 2600 	mov.w	r6, r0, lsl #8
20009a0c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20009a10:	429d      	cmp	r5, r3
20009a12:	bf08      	it	eq
20009a14:	4296      	cmpeq	r6, r2
20009a16:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20009a1a:	f504 7440 	add.w	r4, r4, #768	; 0x300
20009a1e:	d202      	bcs.n	20009a26 <__aeabi_ddiv+0x6e>
20009a20:	085b      	lsrs	r3, r3, #1
20009a22:	ea4f 0232 	mov.w	r2, r2, rrx
20009a26:	1ab6      	subs	r6, r6, r2
20009a28:	eb65 0503 	sbc.w	r5, r5, r3
20009a2c:	085b      	lsrs	r3, r3, #1
20009a2e:	ea4f 0232 	mov.w	r2, r2, rrx
20009a32:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20009a36:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20009a3a:	ebb6 0e02 	subs.w	lr, r6, r2
20009a3e:	eb75 0e03 	sbcs.w	lr, r5, r3
20009a42:	bf22      	ittt	cs
20009a44:	1ab6      	subcs	r6, r6, r2
20009a46:	4675      	movcs	r5, lr
20009a48:	ea40 000c 	orrcs.w	r0, r0, ip
20009a4c:	085b      	lsrs	r3, r3, #1
20009a4e:	ea4f 0232 	mov.w	r2, r2, rrx
20009a52:	ebb6 0e02 	subs.w	lr, r6, r2
20009a56:	eb75 0e03 	sbcs.w	lr, r5, r3
20009a5a:	bf22      	ittt	cs
20009a5c:	1ab6      	subcs	r6, r6, r2
20009a5e:	4675      	movcs	r5, lr
20009a60:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20009a64:	085b      	lsrs	r3, r3, #1
20009a66:	ea4f 0232 	mov.w	r2, r2, rrx
20009a6a:	ebb6 0e02 	subs.w	lr, r6, r2
20009a6e:	eb75 0e03 	sbcs.w	lr, r5, r3
20009a72:	bf22      	ittt	cs
20009a74:	1ab6      	subcs	r6, r6, r2
20009a76:	4675      	movcs	r5, lr
20009a78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20009a7c:	085b      	lsrs	r3, r3, #1
20009a7e:	ea4f 0232 	mov.w	r2, r2, rrx
20009a82:	ebb6 0e02 	subs.w	lr, r6, r2
20009a86:	eb75 0e03 	sbcs.w	lr, r5, r3
20009a8a:	bf22      	ittt	cs
20009a8c:	1ab6      	subcs	r6, r6, r2
20009a8e:	4675      	movcs	r5, lr
20009a90:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20009a94:	ea55 0e06 	orrs.w	lr, r5, r6
20009a98:	d018      	beq.n	20009acc <__aeabi_ddiv+0x114>
20009a9a:	ea4f 1505 	mov.w	r5, r5, lsl #4
20009a9e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20009aa2:	ea4f 1606 	mov.w	r6, r6, lsl #4
20009aa6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20009aaa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20009aae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20009ab2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20009ab6:	d1c0      	bne.n	20009a3a <__aeabi_ddiv+0x82>
20009ab8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009abc:	d10b      	bne.n	20009ad6 <__aeabi_ddiv+0x11e>
20009abe:	ea41 0100 	orr.w	r1, r1, r0
20009ac2:	f04f 0000 	mov.w	r0, #0
20009ac6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20009aca:	e7b6      	b.n	20009a3a <__aeabi_ddiv+0x82>
20009acc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009ad0:	bf04      	itt	eq
20009ad2:	4301      	orreq	r1, r0
20009ad4:	2000      	moveq	r0, #0
20009ad6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20009ada:	bf88      	it	hi
20009adc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20009ae0:	f63f aeaf 	bhi.w	20009842 <__aeabi_dmul+0xde>
20009ae4:	ebb5 0c03 	subs.w	ip, r5, r3
20009ae8:	bf04      	itt	eq
20009aea:	ebb6 0c02 	subseq.w	ip, r6, r2
20009aee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20009af2:	f150 0000 	adcs.w	r0, r0, #0
20009af6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009afa:	bd70      	pop	{r4, r5, r6, pc}
20009afc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20009b00:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20009b04:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20009b08:	bfc2      	ittt	gt
20009b0a:	ebd4 050c 	rsbsgt	r5, r4, ip
20009b0e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20009b12:	bd70      	popgt	{r4, r5, r6, pc}
20009b14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20009b18:	f04f 0e00 	mov.w	lr, #0
20009b1c:	3c01      	subs	r4, #1
20009b1e:	e690      	b.n	20009842 <__aeabi_dmul+0xde>
20009b20:	ea45 0e06 	orr.w	lr, r5, r6
20009b24:	e68d      	b.n	20009842 <__aeabi_dmul+0xde>
20009b26:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20009b2a:	ea94 0f0c 	teq	r4, ip
20009b2e:	bf08      	it	eq
20009b30:	ea95 0f0c 	teqeq	r5, ip
20009b34:	f43f af3b 	beq.w	200099ae <__aeabi_dmul+0x24a>
20009b38:	ea94 0f0c 	teq	r4, ip
20009b3c:	d10a      	bne.n	20009b54 <__aeabi_ddiv+0x19c>
20009b3e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20009b42:	f47f af34 	bne.w	200099ae <__aeabi_dmul+0x24a>
20009b46:	ea95 0f0c 	teq	r5, ip
20009b4a:	f47f af25 	bne.w	20009998 <__aeabi_dmul+0x234>
20009b4e:	4610      	mov	r0, r2
20009b50:	4619      	mov	r1, r3
20009b52:	e72c      	b.n	200099ae <__aeabi_dmul+0x24a>
20009b54:	ea95 0f0c 	teq	r5, ip
20009b58:	d106      	bne.n	20009b68 <__aeabi_ddiv+0x1b0>
20009b5a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20009b5e:	f43f aefd 	beq.w	2000995c <__aeabi_dmul+0x1f8>
20009b62:	4610      	mov	r0, r2
20009b64:	4619      	mov	r1, r3
20009b66:	e722      	b.n	200099ae <__aeabi_dmul+0x24a>
20009b68:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20009b6c:	bf18      	it	ne
20009b6e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20009b72:	f47f aec5 	bne.w	20009900 <__aeabi_dmul+0x19c>
20009b76:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20009b7a:	f47f af0d 	bne.w	20009998 <__aeabi_dmul+0x234>
20009b7e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20009b82:	f47f aeeb 	bne.w	2000995c <__aeabi_dmul+0x1f8>
20009b86:	e712      	b.n	200099ae <__aeabi_dmul+0x24a>

20009b88 <__gedf2>:
20009b88:	f04f 3cff 	mov.w	ip, #4294967295
20009b8c:	e006      	b.n	20009b9c <__cmpdf2+0x4>
20009b8e:	bf00      	nop

20009b90 <__ledf2>:
20009b90:	f04f 0c01 	mov.w	ip, #1
20009b94:	e002      	b.n	20009b9c <__cmpdf2+0x4>
20009b96:	bf00      	nop

20009b98 <__cmpdf2>:
20009b98:	f04f 0c01 	mov.w	ip, #1
20009b9c:	f84d cd04 	str.w	ip, [sp, #-4]!
20009ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009ba8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009bac:	bf18      	it	ne
20009bae:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009bb2:	d01b      	beq.n	20009bec <__cmpdf2+0x54>
20009bb4:	b001      	add	sp, #4
20009bb6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009bba:	bf0c      	ite	eq
20009bbc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009bc0:	ea91 0f03 	teqne	r1, r3
20009bc4:	bf02      	ittt	eq
20009bc6:	ea90 0f02 	teqeq	r0, r2
20009bca:	2000      	moveq	r0, #0
20009bcc:	4770      	bxeq	lr
20009bce:	f110 0f00 	cmn.w	r0, #0
20009bd2:	ea91 0f03 	teq	r1, r3
20009bd6:	bf58      	it	pl
20009bd8:	4299      	cmppl	r1, r3
20009bda:	bf08      	it	eq
20009bdc:	4290      	cmpeq	r0, r2
20009bde:	bf2c      	ite	cs
20009be0:	17d8      	asrcs	r0, r3, #31
20009be2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009be6:	f040 0001 	orr.w	r0, r0, #1
20009bea:	4770      	bx	lr
20009bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009bf4:	d102      	bne.n	20009bfc <__cmpdf2+0x64>
20009bf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009bfa:	d107      	bne.n	20009c0c <__cmpdf2+0x74>
20009bfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009c04:	d1d6      	bne.n	20009bb4 <__cmpdf2+0x1c>
20009c06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009c0a:	d0d3      	beq.n	20009bb4 <__cmpdf2+0x1c>
20009c0c:	f85d 0b04 	ldr.w	r0, [sp], #4
20009c10:	4770      	bx	lr
20009c12:	bf00      	nop

20009c14 <__aeabi_cdrcmple>:
20009c14:	4684      	mov	ip, r0
20009c16:	4610      	mov	r0, r2
20009c18:	4662      	mov	r2, ip
20009c1a:	468c      	mov	ip, r1
20009c1c:	4619      	mov	r1, r3
20009c1e:	4663      	mov	r3, ip
20009c20:	e000      	b.n	20009c24 <__aeabi_cdcmpeq>
20009c22:	bf00      	nop

20009c24 <__aeabi_cdcmpeq>:
20009c24:	b501      	push	{r0, lr}
20009c26:	f7ff ffb7 	bl	20009b98 <__cmpdf2>
20009c2a:	2800      	cmp	r0, #0
20009c2c:	bf48      	it	mi
20009c2e:	f110 0f00 	cmnmi.w	r0, #0
20009c32:	bd01      	pop	{r0, pc}

20009c34 <__aeabi_dcmpeq>:
20009c34:	f84d ed08 	str.w	lr, [sp, #-8]!
20009c38:	f7ff fff4 	bl	20009c24 <__aeabi_cdcmpeq>
20009c3c:	bf0c      	ite	eq
20009c3e:	2001      	moveq	r0, #1
20009c40:	2000      	movne	r0, #0
20009c42:	f85d fb08 	ldr.w	pc, [sp], #8
20009c46:	bf00      	nop

20009c48 <__aeabi_dcmplt>:
20009c48:	f84d ed08 	str.w	lr, [sp, #-8]!
20009c4c:	f7ff ffea 	bl	20009c24 <__aeabi_cdcmpeq>
20009c50:	bf34      	ite	cc
20009c52:	2001      	movcc	r0, #1
20009c54:	2000      	movcs	r0, #0
20009c56:	f85d fb08 	ldr.w	pc, [sp], #8
20009c5a:	bf00      	nop

20009c5c <__aeabi_dcmple>:
20009c5c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009c60:	f7ff ffe0 	bl	20009c24 <__aeabi_cdcmpeq>
20009c64:	bf94      	ite	ls
20009c66:	2001      	movls	r0, #1
20009c68:	2000      	movhi	r0, #0
20009c6a:	f85d fb08 	ldr.w	pc, [sp], #8
20009c6e:	bf00      	nop

20009c70 <__aeabi_dcmpge>:
20009c70:	f84d ed08 	str.w	lr, [sp, #-8]!
20009c74:	f7ff ffce 	bl	20009c14 <__aeabi_cdrcmple>
20009c78:	bf94      	ite	ls
20009c7a:	2001      	movls	r0, #1
20009c7c:	2000      	movhi	r0, #0
20009c7e:	f85d fb08 	ldr.w	pc, [sp], #8
20009c82:	bf00      	nop

20009c84 <__aeabi_dcmpgt>:
20009c84:	f84d ed08 	str.w	lr, [sp, #-8]!
20009c88:	f7ff ffc4 	bl	20009c14 <__aeabi_cdrcmple>
20009c8c:	bf34      	ite	cc
20009c8e:	2001      	movcc	r0, #1
20009c90:	2000      	movcs	r0, #0
20009c92:	f85d fb08 	ldr.w	pc, [sp], #8
20009c96:	bf00      	nop

20009c98 <__aeabi_d2iz>:
20009c98:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009c9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20009ca0:	d215      	bcs.n	20009cce <__aeabi_d2iz+0x36>
20009ca2:	d511      	bpl.n	20009cc8 <__aeabi_d2iz+0x30>
20009ca4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009ca8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009cac:	d912      	bls.n	20009cd4 <__aeabi_d2iz+0x3c>
20009cae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20009cb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20009cb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009cba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20009cbe:	fa23 f002 	lsr.w	r0, r3, r2
20009cc2:	bf18      	it	ne
20009cc4:	4240      	negne	r0, r0
20009cc6:	4770      	bx	lr
20009cc8:	f04f 0000 	mov.w	r0, #0
20009ccc:	4770      	bx	lr
20009cce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20009cd2:	d105      	bne.n	20009ce0 <__aeabi_d2iz+0x48>
20009cd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009cd8:	bf08      	it	eq
20009cda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20009cde:	4770      	bx	lr
20009ce0:	f04f 0000 	mov.w	r0, #0
20009ce4:	4770      	bx	lr
20009ce6:	bf00      	nop

20009ce8 <__aeabi_uldivmod>:
20009ce8:	b94b      	cbnz	r3, 20009cfe <__aeabi_uldivmod+0x16>
20009cea:	b942      	cbnz	r2, 20009cfe <__aeabi_uldivmod+0x16>
20009cec:	2900      	cmp	r1, #0
20009cee:	bf08      	it	eq
20009cf0:	2800      	cmpeq	r0, #0
20009cf2:	d002      	beq.n	20009cfa <__aeabi_uldivmod+0x12>
20009cf4:	f04f 31ff 	mov.w	r1, #4294967295
20009cf8:	4608      	mov	r0, r1
20009cfa:	f7ff bb79 	b.w	200093f0 <__aeabi_idiv0>
20009cfe:	b082      	sub	sp, #8
20009d00:	46ec      	mov	ip, sp
20009d02:	e92d 5000 	stmdb	sp!, {ip, lr}
20009d06:	f000 f805 	bl	20009d14 <__gnu_uldivmod_helper>
20009d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
20009d0e:	b002      	add	sp, #8
20009d10:	bc0c      	pop	{r2, r3}
20009d12:	4770      	bx	lr

20009d14 <__gnu_uldivmod_helper>:
20009d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009d16:	4614      	mov	r4, r2
20009d18:	461d      	mov	r5, r3
20009d1a:	4606      	mov	r6, r0
20009d1c:	460f      	mov	r7, r1
20009d1e:	f000 f9d7 	bl	2000a0d0 <__udivdi3>
20009d22:	fb00 f505 	mul.w	r5, r0, r5
20009d26:	fba0 2304 	umull	r2, r3, r0, r4
20009d2a:	fb04 5401 	mla	r4, r4, r1, r5
20009d2e:	18e3      	adds	r3, r4, r3
20009d30:	1ab6      	subs	r6, r6, r2
20009d32:	eb67 0703 	sbc.w	r7, r7, r3
20009d36:	9b06      	ldr	r3, [sp, #24]
20009d38:	e9c3 6700 	strd	r6, r7, [r3]
20009d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009d3e:	bf00      	nop

20009d40 <__gnu_ldivmod_helper>:
20009d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009d42:	4614      	mov	r4, r2
20009d44:	461d      	mov	r5, r3
20009d46:	4606      	mov	r6, r0
20009d48:	460f      	mov	r7, r1
20009d4a:	f000 f80f 	bl	20009d6c <__divdi3>
20009d4e:	fb00 f505 	mul.w	r5, r0, r5
20009d52:	fba0 2304 	umull	r2, r3, r0, r4
20009d56:	fb04 5401 	mla	r4, r4, r1, r5
20009d5a:	18e3      	adds	r3, r4, r3
20009d5c:	1ab6      	subs	r6, r6, r2
20009d5e:	eb67 0703 	sbc.w	r7, r7, r3
20009d62:	9b06      	ldr	r3, [sp, #24]
20009d64:	e9c3 6700 	strd	r6, r7, [r3]
20009d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009d6a:	bf00      	nop

20009d6c <__divdi3>:
20009d6c:	2900      	cmp	r1, #0
20009d6e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009d72:	b085      	sub	sp, #20
20009d74:	f2c0 80c8 	blt.w	20009f08 <__divdi3+0x19c>
20009d78:	2600      	movs	r6, #0
20009d7a:	2b00      	cmp	r3, #0
20009d7c:	f2c0 80bf 	blt.w	20009efe <__divdi3+0x192>
20009d80:	4689      	mov	r9, r1
20009d82:	4614      	mov	r4, r2
20009d84:	4605      	mov	r5, r0
20009d86:	469b      	mov	fp, r3
20009d88:	2b00      	cmp	r3, #0
20009d8a:	d14a      	bne.n	20009e22 <__divdi3+0xb6>
20009d8c:	428a      	cmp	r2, r1
20009d8e:	d957      	bls.n	20009e40 <__divdi3+0xd4>
20009d90:	fab2 f382 	clz	r3, r2
20009d94:	b153      	cbz	r3, 20009dac <__divdi3+0x40>
20009d96:	f1c3 0020 	rsb	r0, r3, #32
20009d9a:	fa01 f903 	lsl.w	r9, r1, r3
20009d9e:	fa25 f800 	lsr.w	r8, r5, r0
20009da2:	fa12 f403 	lsls.w	r4, r2, r3
20009da6:	409d      	lsls	r5, r3
20009da8:	ea48 0909 	orr.w	r9, r8, r9
20009dac:	0c27      	lsrs	r7, r4, #16
20009dae:	4648      	mov	r0, r9
20009db0:	4639      	mov	r1, r7
20009db2:	fa1f fb84 	uxth.w	fp, r4
20009db6:	f7ff f9df 	bl	20009178 <__aeabi_uidiv>
20009dba:	4639      	mov	r1, r7
20009dbc:	4682      	mov	sl, r0
20009dbe:	4648      	mov	r0, r9
20009dc0:	f7ff fb08 	bl	200093d4 <__aeabi_uidivmod>
20009dc4:	0c2a      	lsrs	r2, r5, #16
20009dc6:	fb0b f30a 	mul.w	r3, fp, sl
20009dca:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009dce:	454b      	cmp	r3, r9
20009dd0:	d909      	bls.n	20009de6 <__divdi3+0x7a>
20009dd2:	eb19 0904 	adds.w	r9, r9, r4
20009dd6:	f10a 3aff 	add.w	sl, sl, #4294967295
20009dda:	d204      	bcs.n	20009de6 <__divdi3+0x7a>
20009ddc:	454b      	cmp	r3, r9
20009dde:	bf84      	itt	hi
20009de0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009de4:	44a1      	addhi	r9, r4
20009de6:	ebc3 0909 	rsb	r9, r3, r9
20009dea:	4639      	mov	r1, r7
20009dec:	4648      	mov	r0, r9
20009dee:	b2ad      	uxth	r5, r5
20009df0:	f7ff f9c2 	bl	20009178 <__aeabi_uidiv>
20009df4:	4639      	mov	r1, r7
20009df6:	4680      	mov	r8, r0
20009df8:	4648      	mov	r0, r9
20009dfa:	f7ff faeb 	bl	200093d4 <__aeabi_uidivmod>
20009dfe:	fb0b fb08 	mul.w	fp, fp, r8
20009e02:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009e06:	45ab      	cmp	fp, r5
20009e08:	d907      	bls.n	20009e1a <__divdi3+0xae>
20009e0a:	192d      	adds	r5, r5, r4
20009e0c:	f108 38ff 	add.w	r8, r8, #4294967295
20009e10:	d203      	bcs.n	20009e1a <__divdi3+0xae>
20009e12:	45ab      	cmp	fp, r5
20009e14:	bf88      	it	hi
20009e16:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009e1a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009e1e:	2700      	movs	r7, #0
20009e20:	e003      	b.n	20009e2a <__divdi3+0xbe>
20009e22:	428b      	cmp	r3, r1
20009e24:	d957      	bls.n	20009ed6 <__divdi3+0x16a>
20009e26:	2700      	movs	r7, #0
20009e28:	46b8      	mov	r8, r7
20009e2a:	4642      	mov	r2, r8
20009e2c:	463b      	mov	r3, r7
20009e2e:	b116      	cbz	r6, 20009e36 <__divdi3+0xca>
20009e30:	4252      	negs	r2, r2
20009e32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009e36:	4619      	mov	r1, r3
20009e38:	4610      	mov	r0, r2
20009e3a:	b005      	add	sp, #20
20009e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009e40:	b922      	cbnz	r2, 20009e4c <__divdi3+0xe0>
20009e42:	4611      	mov	r1, r2
20009e44:	2001      	movs	r0, #1
20009e46:	f7ff f997 	bl	20009178 <__aeabi_uidiv>
20009e4a:	4604      	mov	r4, r0
20009e4c:	fab4 f884 	clz	r8, r4
20009e50:	f1b8 0f00 	cmp.w	r8, #0
20009e54:	d15e      	bne.n	20009f14 <__divdi3+0x1a8>
20009e56:	ebc4 0809 	rsb	r8, r4, r9
20009e5a:	0c27      	lsrs	r7, r4, #16
20009e5c:	fa1f f984 	uxth.w	r9, r4
20009e60:	2101      	movs	r1, #1
20009e62:	9102      	str	r1, [sp, #8]
20009e64:	4639      	mov	r1, r7
20009e66:	4640      	mov	r0, r8
20009e68:	f7ff f986 	bl	20009178 <__aeabi_uidiv>
20009e6c:	4639      	mov	r1, r7
20009e6e:	4682      	mov	sl, r0
20009e70:	4640      	mov	r0, r8
20009e72:	f7ff faaf 	bl	200093d4 <__aeabi_uidivmod>
20009e76:	ea4f 4815 	mov.w	r8, r5, lsr #16
20009e7a:	fb09 f30a 	mul.w	r3, r9, sl
20009e7e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20009e82:	455b      	cmp	r3, fp
20009e84:	d909      	bls.n	20009e9a <__divdi3+0x12e>
20009e86:	eb1b 0b04 	adds.w	fp, fp, r4
20009e8a:	f10a 3aff 	add.w	sl, sl, #4294967295
20009e8e:	d204      	bcs.n	20009e9a <__divdi3+0x12e>
20009e90:	455b      	cmp	r3, fp
20009e92:	bf84      	itt	hi
20009e94:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009e98:	44a3      	addhi	fp, r4
20009e9a:	ebc3 0b0b 	rsb	fp, r3, fp
20009e9e:	4639      	mov	r1, r7
20009ea0:	4658      	mov	r0, fp
20009ea2:	b2ad      	uxth	r5, r5
20009ea4:	f7ff f968 	bl	20009178 <__aeabi_uidiv>
20009ea8:	4639      	mov	r1, r7
20009eaa:	4680      	mov	r8, r0
20009eac:	4658      	mov	r0, fp
20009eae:	f7ff fa91 	bl	200093d4 <__aeabi_uidivmod>
20009eb2:	fb09 f908 	mul.w	r9, r9, r8
20009eb6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009eba:	45a9      	cmp	r9, r5
20009ebc:	d907      	bls.n	20009ece <__divdi3+0x162>
20009ebe:	192d      	adds	r5, r5, r4
20009ec0:	f108 38ff 	add.w	r8, r8, #4294967295
20009ec4:	d203      	bcs.n	20009ece <__divdi3+0x162>
20009ec6:	45a9      	cmp	r9, r5
20009ec8:	bf88      	it	hi
20009eca:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009ece:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009ed2:	9f02      	ldr	r7, [sp, #8]
20009ed4:	e7a9      	b.n	20009e2a <__divdi3+0xbe>
20009ed6:	fab3 f783 	clz	r7, r3
20009eda:	2f00      	cmp	r7, #0
20009edc:	d168      	bne.n	20009fb0 <__divdi3+0x244>
20009ede:	428b      	cmp	r3, r1
20009ee0:	bf2c      	ite	cs
20009ee2:	f04f 0900 	movcs.w	r9, #0
20009ee6:	f04f 0901 	movcc.w	r9, #1
20009eea:	4282      	cmp	r2, r0
20009eec:	bf8c      	ite	hi
20009eee:	464c      	movhi	r4, r9
20009ef0:	f049 0401 	orrls.w	r4, r9, #1
20009ef4:	2c00      	cmp	r4, #0
20009ef6:	d096      	beq.n	20009e26 <__divdi3+0xba>
20009ef8:	f04f 0801 	mov.w	r8, #1
20009efc:	e795      	b.n	20009e2a <__divdi3+0xbe>
20009efe:	4252      	negs	r2, r2
20009f00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009f04:	43f6      	mvns	r6, r6
20009f06:	e73b      	b.n	20009d80 <__divdi3+0x14>
20009f08:	4240      	negs	r0, r0
20009f0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009f0e:	f04f 36ff 	mov.w	r6, #4294967295
20009f12:	e732      	b.n	20009d7a <__divdi3+0xe>
20009f14:	fa04 f408 	lsl.w	r4, r4, r8
20009f18:	f1c8 0720 	rsb	r7, r8, #32
20009f1c:	fa35 f307 	lsrs.w	r3, r5, r7
20009f20:	fa29 fa07 	lsr.w	sl, r9, r7
20009f24:	0c27      	lsrs	r7, r4, #16
20009f26:	fa09 fb08 	lsl.w	fp, r9, r8
20009f2a:	4639      	mov	r1, r7
20009f2c:	4650      	mov	r0, sl
20009f2e:	ea43 020b 	orr.w	r2, r3, fp
20009f32:	9202      	str	r2, [sp, #8]
20009f34:	f7ff f920 	bl	20009178 <__aeabi_uidiv>
20009f38:	4639      	mov	r1, r7
20009f3a:	fa1f f984 	uxth.w	r9, r4
20009f3e:	4683      	mov	fp, r0
20009f40:	4650      	mov	r0, sl
20009f42:	f7ff fa47 	bl	200093d4 <__aeabi_uidivmod>
20009f46:	9802      	ldr	r0, [sp, #8]
20009f48:	fb09 f20b 	mul.w	r2, r9, fp
20009f4c:	0c03      	lsrs	r3, r0, #16
20009f4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009f52:	429a      	cmp	r2, r3
20009f54:	d904      	bls.n	20009f60 <__divdi3+0x1f4>
20009f56:	191b      	adds	r3, r3, r4
20009f58:	f10b 3bff 	add.w	fp, fp, #4294967295
20009f5c:	f0c0 80b1 	bcc.w	2000a0c2 <__divdi3+0x356>
20009f60:	1a9b      	subs	r3, r3, r2
20009f62:	4639      	mov	r1, r7
20009f64:	4618      	mov	r0, r3
20009f66:	9301      	str	r3, [sp, #4]
20009f68:	f7ff f906 	bl	20009178 <__aeabi_uidiv>
20009f6c:	9901      	ldr	r1, [sp, #4]
20009f6e:	4682      	mov	sl, r0
20009f70:	4608      	mov	r0, r1
20009f72:	4639      	mov	r1, r7
20009f74:	f7ff fa2e 	bl	200093d4 <__aeabi_uidivmod>
20009f78:	f8dd c008 	ldr.w	ip, [sp, #8]
20009f7c:	fb09 f30a 	mul.w	r3, r9, sl
20009f80:	fa1f f08c 	uxth.w	r0, ip
20009f84:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009f88:	4293      	cmp	r3, r2
20009f8a:	d908      	bls.n	20009f9e <__divdi3+0x232>
20009f8c:	1912      	adds	r2, r2, r4
20009f8e:	f10a 3aff 	add.w	sl, sl, #4294967295
20009f92:	d204      	bcs.n	20009f9e <__divdi3+0x232>
20009f94:	4293      	cmp	r3, r2
20009f96:	bf84      	itt	hi
20009f98:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009f9c:	1912      	addhi	r2, r2, r4
20009f9e:	fa05 f508 	lsl.w	r5, r5, r8
20009fa2:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009fa6:	ebc3 0802 	rsb	r8, r3, r2
20009faa:	f8cd e008 	str.w	lr, [sp, #8]
20009fae:	e759      	b.n	20009e64 <__divdi3+0xf8>
20009fb0:	f1c7 0020 	rsb	r0, r7, #32
20009fb4:	fa03 fa07 	lsl.w	sl, r3, r7
20009fb8:	40c2      	lsrs	r2, r0
20009fba:	fa35 f300 	lsrs.w	r3, r5, r0
20009fbe:	ea42 0b0a 	orr.w	fp, r2, sl
20009fc2:	fa21 f800 	lsr.w	r8, r1, r0
20009fc6:	fa01 f907 	lsl.w	r9, r1, r7
20009fca:	4640      	mov	r0, r8
20009fcc:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20009fd0:	ea43 0109 	orr.w	r1, r3, r9
20009fd4:	9102      	str	r1, [sp, #8]
20009fd6:	4651      	mov	r1, sl
20009fd8:	fa1f f28b 	uxth.w	r2, fp
20009fdc:	9203      	str	r2, [sp, #12]
20009fde:	f7ff f8cb 	bl	20009178 <__aeabi_uidiv>
20009fe2:	4651      	mov	r1, sl
20009fe4:	4681      	mov	r9, r0
20009fe6:	4640      	mov	r0, r8
20009fe8:	f7ff f9f4 	bl	200093d4 <__aeabi_uidivmod>
20009fec:	9b03      	ldr	r3, [sp, #12]
20009fee:	f8dd c008 	ldr.w	ip, [sp, #8]
20009ff2:	fb03 f209 	mul.w	r2, r3, r9
20009ff6:	ea4f 401c 	mov.w	r0, ip, lsr #16
20009ffa:	fa14 f307 	lsls.w	r3, r4, r7
20009ffe:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000a002:	42a2      	cmp	r2, r4
2000a004:	d904      	bls.n	2000a010 <__divdi3+0x2a4>
2000a006:	eb14 040b 	adds.w	r4, r4, fp
2000a00a:	f109 39ff 	add.w	r9, r9, #4294967295
2000a00e:	d352      	bcc.n	2000a0b6 <__divdi3+0x34a>
2000a010:	1aa4      	subs	r4, r4, r2
2000a012:	4651      	mov	r1, sl
2000a014:	4620      	mov	r0, r4
2000a016:	9301      	str	r3, [sp, #4]
2000a018:	f7ff f8ae 	bl	20009178 <__aeabi_uidiv>
2000a01c:	4651      	mov	r1, sl
2000a01e:	4680      	mov	r8, r0
2000a020:	4620      	mov	r0, r4
2000a022:	f7ff f9d7 	bl	200093d4 <__aeabi_uidivmod>
2000a026:	9803      	ldr	r0, [sp, #12]
2000a028:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a02c:	fb00 f208 	mul.w	r2, r0, r8
2000a030:	fa1f f38c 	uxth.w	r3, ip
2000a034:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000a038:	9b01      	ldr	r3, [sp, #4]
2000a03a:	4282      	cmp	r2, r0
2000a03c:	d904      	bls.n	2000a048 <__divdi3+0x2dc>
2000a03e:	eb10 000b 	adds.w	r0, r0, fp
2000a042:	f108 38ff 	add.w	r8, r8, #4294967295
2000a046:	d330      	bcc.n	2000a0aa <__divdi3+0x33e>
2000a048:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000a04c:	fa1f fc83 	uxth.w	ip, r3
2000a050:	0c1b      	lsrs	r3, r3, #16
2000a052:	1a80      	subs	r0, r0, r2
2000a054:	fa1f fe88 	uxth.w	lr, r8
2000a058:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000a05c:	fb0c f90e 	mul.w	r9, ip, lr
2000a060:	fb0c fc0a 	mul.w	ip, ip, sl
2000a064:	fb03 c10e 	mla	r1, r3, lr, ip
2000a068:	fb03 f20a 	mul.w	r2, r3, sl
2000a06c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000a070:	458c      	cmp	ip, r1
2000a072:	bf88      	it	hi
2000a074:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000a078:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000a07c:	4570      	cmp	r0, lr
2000a07e:	d310      	bcc.n	2000a0a2 <__divdi3+0x336>
2000a080:	fa1f f989 	uxth.w	r9, r9
2000a084:	fa05 f707 	lsl.w	r7, r5, r7
2000a088:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000a08c:	bf14      	ite	ne
2000a08e:	2200      	movne	r2, #0
2000a090:	2201      	moveq	r2, #1
2000a092:	4287      	cmp	r7, r0
2000a094:	bf2c      	ite	cs
2000a096:	2700      	movcs	r7, #0
2000a098:	f002 0701 	andcc.w	r7, r2, #1
2000a09c:	2f00      	cmp	r7, #0
2000a09e:	f43f aec4 	beq.w	20009e2a <__divdi3+0xbe>
2000a0a2:	f108 38ff 	add.w	r8, r8, #4294967295
2000a0a6:	2700      	movs	r7, #0
2000a0a8:	e6bf      	b.n	20009e2a <__divdi3+0xbe>
2000a0aa:	4282      	cmp	r2, r0
2000a0ac:	bf84      	itt	hi
2000a0ae:	4458      	addhi	r0, fp
2000a0b0:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a0b4:	e7c8      	b.n	2000a048 <__divdi3+0x2dc>
2000a0b6:	42a2      	cmp	r2, r4
2000a0b8:	bf84      	itt	hi
2000a0ba:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a0be:	445c      	addhi	r4, fp
2000a0c0:	e7a6      	b.n	2000a010 <__divdi3+0x2a4>
2000a0c2:	429a      	cmp	r2, r3
2000a0c4:	bf84      	itt	hi
2000a0c6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a0ca:	191b      	addhi	r3, r3, r4
2000a0cc:	e748      	b.n	20009f60 <__divdi3+0x1f4>
2000a0ce:	bf00      	nop

2000a0d0 <__udivdi3>:
2000a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a0d4:	460c      	mov	r4, r1
2000a0d6:	b083      	sub	sp, #12
2000a0d8:	4680      	mov	r8, r0
2000a0da:	4616      	mov	r6, r2
2000a0dc:	4689      	mov	r9, r1
2000a0de:	461f      	mov	r7, r3
2000a0e0:	4615      	mov	r5, r2
2000a0e2:	468a      	mov	sl, r1
2000a0e4:	2b00      	cmp	r3, #0
2000a0e6:	d14b      	bne.n	2000a180 <__udivdi3+0xb0>
2000a0e8:	428a      	cmp	r2, r1
2000a0ea:	d95c      	bls.n	2000a1a6 <__udivdi3+0xd6>
2000a0ec:	fab2 f382 	clz	r3, r2
2000a0f0:	b15b      	cbz	r3, 2000a10a <__udivdi3+0x3a>
2000a0f2:	f1c3 0020 	rsb	r0, r3, #32
2000a0f6:	fa01 fa03 	lsl.w	sl, r1, r3
2000a0fa:	fa28 f200 	lsr.w	r2, r8, r0
2000a0fe:	fa16 f503 	lsls.w	r5, r6, r3
2000a102:	fa08 f803 	lsl.w	r8, r8, r3
2000a106:	ea42 0a0a 	orr.w	sl, r2, sl
2000a10a:	0c2e      	lsrs	r6, r5, #16
2000a10c:	4650      	mov	r0, sl
2000a10e:	4631      	mov	r1, r6
2000a110:	b2af      	uxth	r7, r5
2000a112:	f7ff f831 	bl	20009178 <__aeabi_uidiv>
2000a116:	4631      	mov	r1, r6
2000a118:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000a11c:	4681      	mov	r9, r0
2000a11e:	4650      	mov	r0, sl
2000a120:	f7ff f958 	bl	200093d4 <__aeabi_uidivmod>
2000a124:	fb07 f309 	mul.w	r3, r7, r9
2000a128:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000a12c:	4553      	cmp	r3, sl
2000a12e:	d909      	bls.n	2000a144 <__udivdi3+0x74>
2000a130:	eb1a 0a05 	adds.w	sl, sl, r5
2000a134:	f109 39ff 	add.w	r9, r9, #4294967295
2000a138:	d204      	bcs.n	2000a144 <__udivdi3+0x74>
2000a13a:	4553      	cmp	r3, sl
2000a13c:	bf84      	itt	hi
2000a13e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a142:	44aa      	addhi	sl, r5
2000a144:	ebc3 0a0a 	rsb	sl, r3, sl
2000a148:	4631      	mov	r1, r6
2000a14a:	4650      	mov	r0, sl
2000a14c:	fa1f f888 	uxth.w	r8, r8
2000a150:	f7ff f812 	bl	20009178 <__aeabi_uidiv>
2000a154:	4631      	mov	r1, r6
2000a156:	4604      	mov	r4, r0
2000a158:	4650      	mov	r0, sl
2000a15a:	f7ff f93b 	bl	200093d4 <__aeabi_uidivmod>
2000a15e:	fb07 f704 	mul.w	r7, r7, r4
2000a162:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a166:	4547      	cmp	r7, r8
2000a168:	d906      	bls.n	2000a178 <__udivdi3+0xa8>
2000a16a:	3c01      	subs	r4, #1
2000a16c:	eb18 0805 	adds.w	r8, r8, r5
2000a170:	d202      	bcs.n	2000a178 <__udivdi3+0xa8>
2000a172:	4547      	cmp	r7, r8
2000a174:	bf88      	it	hi
2000a176:	3c01      	subhi	r4, #1
2000a178:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a17c:	2600      	movs	r6, #0
2000a17e:	e05c      	b.n	2000a23a <__udivdi3+0x16a>
2000a180:	428b      	cmp	r3, r1
2000a182:	d858      	bhi.n	2000a236 <__udivdi3+0x166>
2000a184:	fab3 f683 	clz	r6, r3
2000a188:	2e00      	cmp	r6, #0
2000a18a:	d15b      	bne.n	2000a244 <__udivdi3+0x174>
2000a18c:	428b      	cmp	r3, r1
2000a18e:	bf2c      	ite	cs
2000a190:	2200      	movcs	r2, #0
2000a192:	2201      	movcc	r2, #1
2000a194:	4285      	cmp	r5, r0
2000a196:	bf8c      	ite	hi
2000a198:	4615      	movhi	r5, r2
2000a19a:	f042 0501 	orrls.w	r5, r2, #1
2000a19e:	2d00      	cmp	r5, #0
2000a1a0:	d049      	beq.n	2000a236 <__udivdi3+0x166>
2000a1a2:	2401      	movs	r4, #1
2000a1a4:	e049      	b.n	2000a23a <__udivdi3+0x16a>
2000a1a6:	b922      	cbnz	r2, 2000a1b2 <__udivdi3+0xe2>
2000a1a8:	4611      	mov	r1, r2
2000a1aa:	2001      	movs	r0, #1
2000a1ac:	f7fe ffe4 	bl	20009178 <__aeabi_uidiv>
2000a1b0:	4605      	mov	r5, r0
2000a1b2:	fab5 f685 	clz	r6, r5
2000a1b6:	2e00      	cmp	r6, #0
2000a1b8:	f040 80ba 	bne.w	2000a330 <__udivdi3+0x260>
2000a1bc:	1b64      	subs	r4, r4, r5
2000a1be:	0c2f      	lsrs	r7, r5, #16
2000a1c0:	fa1f fa85 	uxth.w	sl, r5
2000a1c4:	2601      	movs	r6, #1
2000a1c6:	4639      	mov	r1, r7
2000a1c8:	4620      	mov	r0, r4
2000a1ca:	f7fe ffd5 	bl	20009178 <__aeabi_uidiv>
2000a1ce:	4639      	mov	r1, r7
2000a1d0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000a1d4:	4681      	mov	r9, r0
2000a1d6:	4620      	mov	r0, r4
2000a1d8:	f7ff f8fc 	bl	200093d4 <__aeabi_uidivmod>
2000a1dc:	fb0a f309 	mul.w	r3, sl, r9
2000a1e0:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000a1e4:	455b      	cmp	r3, fp
2000a1e6:	d909      	bls.n	2000a1fc <__udivdi3+0x12c>
2000a1e8:	eb1b 0b05 	adds.w	fp, fp, r5
2000a1ec:	f109 39ff 	add.w	r9, r9, #4294967295
2000a1f0:	d204      	bcs.n	2000a1fc <__udivdi3+0x12c>
2000a1f2:	455b      	cmp	r3, fp
2000a1f4:	bf84      	itt	hi
2000a1f6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a1fa:	44ab      	addhi	fp, r5
2000a1fc:	ebc3 0b0b 	rsb	fp, r3, fp
2000a200:	4639      	mov	r1, r7
2000a202:	4658      	mov	r0, fp
2000a204:	fa1f f888 	uxth.w	r8, r8
2000a208:	f7fe ffb6 	bl	20009178 <__aeabi_uidiv>
2000a20c:	4639      	mov	r1, r7
2000a20e:	4604      	mov	r4, r0
2000a210:	4658      	mov	r0, fp
2000a212:	f7ff f8df 	bl	200093d4 <__aeabi_uidivmod>
2000a216:	fb0a fa04 	mul.w	sl, sl, r4
2000a21a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a21e:	45c2      	cmp	sl, r8
2000a220:	d906      	bls.n	2000a230 <__udivdi3+0x160>
2000a222:	3c01      	subs	r4, #1
2000a224:	eb18 0805 	adds.w	r8, r8, r5
2000a228:	d202      	bcs.n	2000a230 <__udivdi3+0x160>
2000a22a:	45c2      	cmp	sl, r8
2000a22c:	bf88      	it	hi
2000a22e:	3c01      	subhi	r4, #1
2000a230:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a234:	e001      	b.n	2000a23a <__udivdi3+0x16a>
2000a236:	2600      	movs	r6, #0
2000a238:	4634      	mov	r4, r6
2000a23a:	4631      	mov	r1, r6
2000a23c:	4620      	mov	r0, r4
2000a23e:	b003      	add	sp, #12
2000a240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a244:	f1c6 0020 	rsb	r0, r6, #32
2000a248:	40b3      	lsls	r3, r6
2000a24a:	fa32 f700 	lsrs.w	r7, r2, r0
2000a24e:	fa21 fb00 	lsr.w	fp, r1, r0
2000a252:	431f      	orrs	r7, r3
2000a254:	fa14 f206 	lsls.w	r2, r4, r6
2000a258:	fa28 f100 	lsr.w	r1, r8, r0
2000a25c:	4658      	mov	r0, fp
2000a25e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000a262:	4311      	orrs	r1, r2
2000a264:	9100      	str	r1, [sp, #0]
2000a266:	4651      	mov	r1, sl
2000a268:	b2bb      	uxth	r3, r7
2000a26a:	9301      	str	r3, [sp, #4]
2000a26c:	f7fe ff84 	bl	20009178 <__aeabi_uidiv>
2000a270:	4651      	mov	r1, sl
2000a272:	40b5      	lsls	r5, r6
2000a274:	4681      	mov	r9, r0
2000a276:	4658      	mov	r0, fp
2000a278:	f7ff f8ac 	bl	200093d4 <__aeabi_uidivmod>
2000a27c:	9c01      	ldr	r4, [sp, #4]
2000a27e:	9800      	ldr	r0, [sp, #0]
2000a280:	fb04 f309 	mul.w	r3, r4, r9
2000a284:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000a288:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000a28c:	455b      	cmp	r3, fp
2000a28e:	d905      	bls.n	2000a29c <__udivdi3+0x1cc>
2000a290:	eb1b 0b07 	adds.w	fp, fp, r7
2000a294:	f109 39ff 	add.w	r9, r9, #4294967295
2000a298:	f0c0 808e 	bcc.w	2000a3b8 <__udivdi3+0x2e8>
2000a29c:	ebc3 0b0b 	rsb	fp, r3, fp
2000a2a0:	4651      	mov	r1, sl
2000a2a2:	4658      	mov	r0, fp
2000a2a4:	f7fe ff68 	bl	20009178 <__aeabi_uidiv>
2000a2a8:	4651      	mov	r1, sl
2000a2aa:	4604      	mov	r4, r0
2000a2ac:	4658      	mov	r0, fp
2000a2ae:	f7ff f891 	bl	200093d4 <__aeabi_uidivmod>
2000a2b2:	9801      	ldr	r0, [sp, #4]
2000a2b4:	9a00      	ldr	r2, [sp, #0]
2000a2b6:	fb00 f304 	mul.w	r3, r0, r4
2000a2ba:	fa1f fc82 	uxth.w	ip, r2
2000a2be:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000a2c2:	4293      	cmp	r3, r2
2000a2c4:	d906      	bls.n	2000a2d4 <__udivdi3+0x204>
2000a2c6:	3c01      	subs	r4, #1
2000a2c8:	19d2      	adds	r2, r2, r7
2000a2ca:	d203      	bcs.n	2000a2d4 <__udivdi3+0x204>
2000a2cc:	4293      	cmp	r3, r2
2000a2ce:	d901      	bls.n	2000a2d4 <__udivdi3+0x204>
2000a2d0:	19d2      	adds	r2, r2, r7
2000a2d2:	3c01      	subs	r4, #1
2000a2d4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a2d8:	b2a8      	uxth	r0, r5
2000a2da:	1ad2      	subs	r2, r2, r3
2000a2dc:	0c2d      	lsrs	r5, r5, #16
2000a2de:	fa1f fc84 	uxth.w	ip, r4
2000a2e2:	0c23      	lsrs	r3, r4, #16
2000a2e4:	fb00 f70c 	mul.w	r7, r0, ip
2000a2e8:	fb00 fe03 	mul.w	lr, r0, r3
2000a2ec:	fb05 e10c 	mla	r1, r5, ip, lr
2000a2f0:	fb05 f503 	mul.w	r5, r5, r3
2000a2f4:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000a2f8:	458e      	cmp	lr, r1
2000a2fa:	bf88      	it	hi
2000a2fc:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000a300:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000a304:	42aa      	cmp	r2, r5
2000a306:	d310      	bcc.n	2000a32a <__udivdi3+0x25a>
2000a308:	b2bf      	uxth	r7, r7
2000a30a:	fa08 f606 	lsl.w	r6, r8, r6
2000a30e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000a312:	bf14      	ite	ne
2000a314:	f04f 0e00 	movne.w	lr, #0
2000a318:	f04f 0e01 	moveq.w	lr, #1
2000a31c:	4296      	cmp	r6, r2
2000a31e:	bf2c      	ite	cs
2000a320:	2600      	movcs	r6, #0
2000a322:	f00e 0601 	andcc.w	r6, lr, #1
2000a326:	2e00      	cmp	r6, #0
2000a328:	d087      	beq.n	2000a23a <__udivdi3+0x16a>
2000a32a:	3c01      	subs	r4, #1
2000a32c:	2600      	movs	r6, #0
2000a32e:	e784      	b.n	2000a23a <__udivdi3+0x16a>
2000a330:	40b5      	lsls	r5, r6
2000a332:	f1c6 0120 	rsb	r1, r6, #32
2000a336:	fa24 f901 	lsr.w	r9, r4, r1
2000a33a:	fa28 f201 	lsr.w	r2, r8, r1
2000a33e:	0c2f      	lsrs	r7, r5, #16
2000a340:	40b4      	lsls	r4, r6
2000a342:	4639      	mov	r1, r7
2000a344:	4648      	mov	r0, r9
2000a346:	4322      	orrs	r2, r4
2000a348:	9200      	str	r2, [sp, #0]
2000a34a:	f7fe ff15 	bl	20009178 <__aeabi_uidiv>
2000a34e:	4639      	mov	r1, r7
2000a350:	fa1f fa85 	uxth.w	sl, r5
2000a354:	4683      	mov	fp, r0
2000a356:	4648      	mov	r0, r9
2000a358:	f7ff f83c 	bl	200093d4 <__aeabi_uidivmod>
2000a35c:	9b00      	ldr	r3, [sp, #0]
2000a35e:	0c1a      	lsrs	r2, r3, #16
2000a360:	fb0a f30b 	mul.w	r3, sl, fp
2000a364:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000a368:	42a3      	cmp	r3, r4
2000a36a:	d903      	bls.n	2000a374 <__udivdi3+0x2a4>
2000a36c:	1964      	adds	r4, r4, r5
2000a36e:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a372:	d327      	bcc.n	2000a3c4 <__udivdi3+0x2f4>
2000a374:	1ae4      	subs	r4, r4, r3
2000a376:	4639      	mov	r1, r7
2000a378:	4620      	mov	r0, r4
2000a37a:	f7fe fefd 	bl	20009178 <__aeabi_uidiv>
2000a37e:	4639      	mov	r1, r7
2000a380:	4681      	mov	r9, r0
2000a382:	4620      	mov	r0, r4
2000a384:	f7ff f826 	bl	200093d4 <__aeabi_uidivmod>
2000a388:	9800      	ldr	r0, [sp, #0]
2000a38a:	fb0a f309 	mul.w	r3, sl, r9
2000a38e:	fa1f fc80 	uxth.w	ip, r0
2000a392:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000a396:	42a3      	cmp	r3, r4
2000a398:	d908      	bls.n	2000a3ac <__udivdi3+0x2dc>
2000a39a:	1964      	adds	r4, r4, r5
2000a39c:	f109 39ff 	add.w	r9, r9, #4294967295
2000a3a0:	d204      	bcs.n	2000a3ac <__udivdi3+0x2dc>
2000a3a2:	42a3      	cmp	r3, r4
2000a3a4:	bf84      	itt	hi
2000a3a6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a3aa:	1964      	addhi	r4, r4, r5
2000a3ac:	fa08 f806 	lsl.w	r8, r8, r6
2000a3b0:	1ae4      	subs	r4, r4, r3
2000a3b2:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000a3b6:	e706      	b.n	2000a1c6 <__udivdi3+0xf6>
2000a3b8:	455b      	cmp	r3, fp
2000a3ba:	bf84      	itt	hi
2000a3bc:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a3c0:	44bb      	addhi	fp, r7
2000a3c2:	e76b      	b.n	2000a29c <__udivdi3+0x1cc>
2000a3c4:	42a3      	cmp	r3, r4
2000a3c6:	bf84      	itt	hi
2000a3c8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a3cc:	1964      	addhi	r4, r4, r5
2000a3ce:	e7d1      	b.n	2000a374 <__udivdi3+0x2a4>
2000a3d0:	39494c49 	.word	0x39494c49
2000a3d4:	20313433 	.word	0x20313433
2000a3d8:	74736554 	.word	0x74736554
2000a3dc:	000d0a21 	.word	0x000d0a21
2000a3e0:	70736944 	.word	0x70736944
2000a3e4:	2079616c 	.word	0x2079616c
2000a3e8:	65776f50 	.word	0x65776f50
2000a3ec:	6f4d2072 	.word	0x6f4d2072
2000a3f0:	203a6564 	.word	0x203a6564
2000a3f4:	0d0a6425 	.word	0x0d0a6425
2000a3f8:	00000000 	.word	0x00000000
2000a3fc:	4344414d 	.word	0x4344414d
2000a400:	4d204c54 	.word	0x4d204c54
2000a404:	3a65646f 	.word	0x3a65646f
2000a408:	0a642520 	.word	0x0a642520
2000a40c:	0000000d 	.word	0x0000000d
2000a410:	65786950 	.word	0x65786950
2000a414:	6f46206c 	.word	0x6f46206c
2000a418:	74616d72 	.word	0x74616d72
2000a41c:	6425203a 	.word	0x6425203a
2000a420:	00000d0a 	.word	0x00000d0a
2000a424:	67616d49 	.word	0x67616d49
2000a428:	6f462065 	.word	0x6f462065
2000a42c:	74616d72 	.word	0x74616d72
2000a430:	6425203a 	.word	0x6425203a
2000a434:	00000d0a 	.word	0x00000d0a
2000a438:	666c6553 	.word	0x666c6553
2000a43c:	61694420 	.word	0x61694420
2000a440:	736f6e67 	.word	0x736f6e67
2000a444:	3a636974 	.word	0x3a636974
2000a448:	0a642520 	.word	0x0a642520
2000a44c:	0000000d 	.word	0x0000000d
2000a450:	65726353 	.word	0x65726353
2000a454:	66206e65 	.word	0x66206e65
2000a458:	206c6c69 	.word	0x206c6c69
2000a45c:	20202020 	.word	0x20202020
2000a460:	20202020 	.word	0x20202020
2000a464:	20202020 	.word	0x20202020
2000a468:	000d0a20 	.word	0x000d0a20
2000a46c:	656e694c 	.word	0x656e694c
2000a470:	20202073 	.word	0x20202073
2000a474:	20202020 	.word	0x20202020
2000a478:	20202020 	.word	0x20202020
2000a47c:	20202020 	.word	0x20202020
2000a480:	20202020 	.word	0x20202020
2000a484:	000d0a20 	.word	0x000d0a20
2000a488:	69726f48 	.word	0x69726f48
2000a48c:	65562f7a 	.word	0x65562f7a
2000a490:	4c207472 	.word	0x4c207472
2000a494:	73656e69 	.word	0x73656e69
2000a498:	20202020 	.word	0x20202020
2000a49c:	20202020 	.word	0x20202020
2000a4a0:	000d0a20 	.word	0x000d0a20
2000a4a4:	74636552 	.word	0x74636552
2000a4a8:	6c676e61 	.word	0x6c676e61
2000a4ac:	28207365 	.word	0x28207365
2000a4b0:	6c74756f 	.word	0x6c74756f
2000a4b4:	29656e69 	.word	0x29656e69
2000a4b8:	20202020 	.word	0x20202020
2000a4bc:	000d0a20 	.word	0x000d0a20
2000a4c0:	74636552 	.word	0x74636552
2000a4c4:	6c676e61 	.word	0x6c676e61
2000a4c8:	28207365 	.word	0x28207365
2000a4cc:	6c6c6966 	.word	0x6c6c6966
2000a4d0:	20296465 	.word	0x20296465
2000a4d4:	20202020 	.word	0x20202020
2000a4d8:	000d0a20 	.word	0x000d0a20
2000a4dc:	63726943 	.word	0x63726943
2000a4e0:	2073656c 	.word	0x2073656c
2000a4e4:	6c696628 	.word	0x6c696628
2000a4e8:	2964656c 	.word	0x2964656c
2000a4ec:	20202020 	.word	0x20202020
2000a4f0:	20202020 	.word	0x20202020
2000a4f4:	000d0a20 	.word	0x000d0a20
2000a4f8:	63726943 	.word	0x63726943
2000a4fc:	2073656c 	.word	0x2073656c
2000a500:	74756f28 	.word	0x74756f28
2000a504:	656e696c 	.word	0x656e696c
2000a508:	20202029 	.word	0x20202029
2000a50c:	20202020 	.word	0x20202020
2000a510:	000d0a20 	.word	0x000d0a20
2000a514:	61697254 	.word	0x61697254
2000a518:	656c676e 	.word	0x656c676e
2000a51c:	6f282073 	.word	0x6f282073
2000a520:	696c7475 	.word	0x696c7475
2000a524:	2029656e 	.word	0x2029656e
2000a528:	20202020 	.word	0x20202020
2000a52c:	000d0a20 	.word	0x000d0a20
2000a530:	61697254 	.word	0x61697254
2000a534:	656c676e 	.word	0x656c676e
2000a538:	66282073 	.word	0x66282073
2000a53c:	656c6c69 	.word	0x656c6c69
2000a540:	20202964 	.word	0x20202964
2000a544:	20202020 	.word	0x20202020
2000a548:	000d0a20 	.word	0x000d0a20
2000a54c:	6e756f52 	.word	0x6e756f52
2000a550:	20646564 	.word	0x20646564
2000a554:	74636572 	.word	0x74636572
2000a558:	6f282073 	.word	0x6f282073
2000a55c:	696c7475 	.word	0x696c7475
2000a560:	2029656e 	.word	0x2029656e
2000a564:	000d0a20 	.word	0x000d0a20
2000a568:	6e756f52 	.word	0x6e756f52
2000a56c:	20646564 	.word	0x20646564
2000a570:	74636572 	.word	0x74636572
2000a574:	66282073 	.word	0x66282073
2000a578:	656c6c69 	.word	0x656c6c69
2000a57c:	20202964 	.word	0x20202964
2000a580:	000d0a20 	.word	0x000d0a20
2000a584:	656e6f44 	.word	0x656e6f44
2000a588:	00000021 	.word	0x00000021
2000a58c:	70616548 	.word	0x70616548
2000a590:	646e6120 	.word	0x646e6120
2000a594:	61747320 	.word	0x61747320
2000a598:	63206b63 	.word	0x63206b63
2000a59c:	696c6c6f 	.word	0x696c6c6f
2000a5a0:	6e6f6973 	.word	0x6e6f6973
2000a5a4:	0000000a 	.word	0x0000000a

2000a5a8 <C.18.2576>:
2000a5a8:	00000001 00000002 00000004 00000001     ................

2000a5b8 <_global_impure_ptr>:
2000a5b8:	2000a848 00000043                       H.. C...

2000a5c0 <blanks.3577>:
2000a5c0:	20202020 20202020 20202020 20202020                     

2000a5d0 <zeroes.3578>:
2000a5d0:	30303030 30303030 30303030 30303030     0000000000000000
2000a5e0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000a5f0:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000a600:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000a610:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000a620:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000a630:	004e614e                                NaN.

2000a634 <__sf_fake_stdin>:
	...

2000a654 <__sf_fake_stdout>:
	...

2000a674 <__sf_fake_stderr>:
	...

2000a694 <charset>:
2000a694:	2000a6cc                                ... 

2000a698 <lconv>:
2000a698:	2000a6c8 2000a5f0 2000a5f0 2000a5f0     ... ... ... ... 
2000a6a8:	2000a5f0 2000a5f0 2000a5f0 2000a5f0     ... ... ... ... 
2000a6b8:	2000a5f0 2000a5f0 ffffffff ffffffff     ... ... ........
2000a6c8:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

2000a6d8 <__mprec_tens>:
2000a6d8:	00000000 3ff00000 00000000 40240000     .......?......$@
2000a6e8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000a6f8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000a708:	00000000 412e8480 00000000 416312d0     .......A......cA
2000a718:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000a728:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000a738:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000a748:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000a758:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000a768:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000a778:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000a788:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000a798:	79d99db4 44ea7843                       ...yCx.D

2000a7a0 <p05.2463>:
2000a7a0:	00000005 00000019 0000007d 00000000     ........}.......

2000a7b0 <__mprec_bigtens>:
2000a7b0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000a7c0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000a7d0:	7f73bf3c 75154fdd                       <.s..O.u

2000a7d8 <__mprec_tinytens>:
2000a7d8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000a7e8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000a7f8:	64ac6f43 0ac80628                       Co.d(...

2000a800 <_init>:
2000a800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a802:	bf00      	nop
2000a804:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a806:	bc08      	pop	{r3}
2000a808:	469e      	mov	lr, r3
2000a80a:	4770      	bx	lr

2000a80c <_fini>:
2000a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a80e:	bf00      	nop
2000a810:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a812:	bc08      	pop	{r3}
2000a814:	469e      	mov	lr, r3
2000a816:	4770      	bx	lr

2000a818 <__frame_dummy_init_array_entry>:
2000a818:	0485 2000                                   ... 

2000a81c <__do_global_dtors_aux_fini_array_entry>:
2000a81c:	0471 2000                                   q.. 
