<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64CallLowering.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64CallLowering.cpp.html'>AArch64CallLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--- AArch64CallLowering.cpp - Call lowering --------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the lowering of LLVM calls to machine code calls for</i></td></tr>
<tr><th id="11">11</th><td><i>/// GlobalISel.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64CallLowering.h.html">"AArch64CallLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64ISelLowering.h.html">"AArch64ISelLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/Analysis.h.html">"llvm/CodeGen/Analysis.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/LowLevelType.h.html">"llvm/CodeGen/LowLevelType.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/Argument.h.html">"llvm/IR/Argument.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/IR/Value.h.html">"llvm/IR/Value.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-call-lowering"</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><a class="type" href="AArch64CallLowering.h.html#llvm::AArch64CallLowering" title='llvm::AArch64CallLowering' data-ref="llvm::AArch64CallLowering">AArch64CallLowering</a>::<dfn class="decl def" id="_ZN4llvm19AArch64CallLoweringC1ERKNS_21AArch64TargetLoweringE" title='llvm::AArch64CallLowering::AArch64CallLowering' data-ref="_ZN4llvm19AArch64CallLoweringC1ERKNS_21AArch64TargetLoweringE">AArch64CallLowering</dfn>(<em>const</em> <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a> &amp;<dfn class="local col6 decl" id="26TLI" title='TLI' data-type='const llvm::AArch64TargetLowering &amp;' data-ref="26TLI">TLI</dfn>)</td></tr>
<tr><th id="52">52</th><td>  : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE" title='llvm::CallLowering::CallLowering' data-ref="_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE">(</a>&amp;<a class="local col6 ref" href="#26TLI" title='TLI' data-ref="26TLI">TLI</a>) {}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>namespace</b> {</td></tr>
<tr><th id="55">55</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::IncomingArgHandler" title='(anonymous namespace)::IncomingArgHandler' data-ref="(anonymousnamespace)::IncomingArgHandler">IncomingArgHandler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a> {</td></tr>
<tr><th id="56">56</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118IncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFl15879090" title='(anonymous namespace)::IncomingArgHandler::IncomingArgHandler' data-type='void (anonymous namespace)::IncomingArgHandler::IncomingArgHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFl15879090">IncomingArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="27MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="27MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="28MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="28MRI">MRI</dfn>,</td></tr>
<tr><th id="57">57</th><td>                     <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col9 decl" id="29AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="29AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="58">58</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE" title='llvm::CallLowering::ValueHandler::ValueHandler' data-ref="_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE">(</a><a class="local col7 ref" href="#27MIRBuilder" title='MIRBuilder' data-ref="27MIRBuilder">MIRBuilder</a>, <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>, <a class="local col9 ref" href="#29AssignFn" title='AssignFn' data-ref="29AssignFn">AssignFn</a>), <a class="tu member" href="#(anonymousnamespace)::IncomingArgHandler::StackUsed" title='(anonymous namespace)::IncomingArgHandler::StackUsed' data-use='w' data-ref="(anonymousnamespace)::IncomingArgHandler::StackUsed">StackUsed</a>(<var>0</var>) {}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <em>unsigned</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118IncomingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::IncomingArgHandler::getStackAddress' data-type='unsigned int (anonymous namespace)::IncomingArgHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="30Size" title='Size' data-type='uint64_t' data-ref="30Size">Size</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="31Offset" title='Offset' data-type='int64_t' data-ref="31Offset">Offset</dfn>,</td></tr>
<tr><th id="61">61</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col2 decl" id="32MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="32MPO">MPO</dfn>) override {</td></tr>
<tr><th id="62">62</th><td>    <em>auto</em> &amp;<dfn class="local col3 decl" id="33MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="33MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="63">63</th><td>    <em>int</em> <dfn class="local col4 decl" id="34FI" title='FI' data-type='int' data-ref="34FI">FI</dfn> = <a class="local col3 ref" href="#33MFI" title='MFI' data-ref="33MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<a class="local col0 ref" href="#30Size" title='Size' data-ref="30Size">Size</a>, <a class="local col1 ref" href="#31Offset" title='Offset' data-ref="31Offset">Offset</a>, <b>true</b>);</td></tr>
<tr><th id="64">64</th><td>    <a class="local col2 ref" href="#32MPO" title='MPO' data-ref="32MPO">MPO</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="local col4 ref" href="#34FI" title='FI' data-ref="34FI">FI</a>);</td></tr>
<tr><th id="65">65</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="35AddrReg" title='AddrReg' data-type='unsigned int' data-ref="35AddrReg">AddrReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>));</td></tr>
<tr><th id="66">66</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder15buildFrameIndexEji" title='llvm::MachineIRBuilder::buildFrameIndex' data-ref="_ZN4llvm16MachineIRBuilder15buildFrameIndexEji">buildFrameIndex</a>(<a class="local col5 ref" href="#35AddrReg" title='AddrReg' data-ref="35AddrReg">AddrReg</a>, <a class="local col4 ref" href="#34FI" title='FI' data-ref="34FI">FI</a>);</td></tr>
<tr><th id="67">67</th><td>    <a class="tu member" href="#(anonymousnamespace)::IncomingArgHandler::StackUsed" title='(anonymous namespace)::IncomingArgHandler::StackUsed' data-use='w' data-ref="(anonymousnamespace)::IncomingArgHandler::StackUsed">StackUsed</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="tu member" href="#(anonymousnamespace)::IncomingArgHandler::StackUsed" title='(anonymous namespace)::IncomingArgHandler::StackUsed' data-use='r' data-ref="(anonymousnamespace)::IncomingArgHandler::StackUsed">StackUsed</a>, <a class="local col0 ref" href="#30Size" title='Size' data-ref="30Size">Size</a> + <a class="local col1 ref" href="#31Offset" title='Offset' data-ref="31Offset">Offset</a>);</td></tr>
<tr><th id="68">68</th><td>    <b>return</b> <a class="local col5 ref" href="#35AddrReg" title='AddrReg' data-ref="35AddrReg">AddrReg</a>;</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118IncomingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE" title='(anonymous namespace)::IncomingArgHandler::assignValueToReg' data-type='void (anonymous namespace)::IncomingArgHandler::assignValueToReg(unsigned int ValVReg, unsigned int PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE">assignValueToReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="36ValVReg" title='ValVReg' data-type='unsigned int' data-ref="36ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37PhysReg" title='PhysReg' data-type='unsigned int' data-ref="37PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="72">72</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col8 decl" id="38VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="38VA">VA</dfn>) override {</td></tr>
<tr><th id="73">73</th><td>    <a class="virtual tu member" href="#_ZN12_GLOBAL__N_118IncomingArgHandler15markPhysRegUsedEj" title='(anonymous namespace)::IncomingArgHandler::markPhysRegUsed' data-use='c' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandler15markPhysRegUsedEj">markPhysRegUsed</a>(<a class="local col7 ref" href="#37PhysReg" title='PhysReg' data-ref="37PhysReg">PhysReg</a>);</td></tr>
<tr><th id="74">74</th><td>    <b>switch</b> (<a class="local col8 ref" href="#38VA" title='VA' data-ref="38VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="75">75</th><td>    <b>default</b>:</td></tr>
<tr><th id="76">76</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#36ValVReg" title='ValVReg' data-ref="36ValVReg">ValVReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col7 ref" href="#37PhysReg" title='PhysReg' data-ref="37PhysReg">PhysReg</a>);</td></tr>
<tr><th id="77">77</th><td>      <b>break</b>;</td></tr>
<tr><th id="78">78</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>:</td></tr>
<tr><th id="79">79</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>:</td></tr>
<tr><th id="80">80</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>: {</td></tr>
<tr><th id="81">81</th><td>      <em>auto</em> <dfn class="local col9 decl" id="39Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="39Copy">Copy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a><a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1ENS_3MVTE" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ENS_3MVTE">{</a><a class="local col8 ref" href="#38VA" title='VA' data-ref="38VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>()}, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col7 ref" href="#37PhysReg" title='PhysReg' data-ref="37PhysReg">PhysReg</a>);</td></tr>
<tr><th id="82">82</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#36ValVReg" title='ValVReg' data-ref="36ValVReg">ValVReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#39Copy" title='Copy' data-ref="39Copy">Copy</a>);</td></tr>
<tr><th id="83">83</th><td>      <b>break</b>;</td></tr>
<tr><th id="84">84</th><td>    }</td></tr>
<tr><th id="85">85</th><td>    }</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118IncomingArgHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::IncomingArgHandler::assignValueToAddress' data-type='void (anonymous namespace)::IncomingArgHandler::assignValueToAddress(unsigned int ValVReg, unsigned int Addr, uint64_t Size, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40ValVReg" title='ValVReg' data-type='unsigned int' data-ref="40ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41Addr" title='Addr' data-type='unsigned int' data-ref="41Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="42Size" title='Size' data-type='uint64_t' data-ref="42Size">Size</dfn>,</td></tr>
<tr><th id="89">89</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col3 decl" id="43MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="43MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col4 decl" id="44VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="44VA">VA</dfn>) override {</td></tr>
<tr><th id="90">90</th><td>    <i>// FIXME: Get alignment</i></td></tr>
<tr><th id="91">91</th><td>    <em>auto</em> <dfn class="local col5 decl" id="45MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="45MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="92">92</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col3 ref" href="#43MPO" title='MPO' data-ref="43MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>, <a class="local col2 ref" href="#42Size" title='Size' data-ref="42Size">Size</a>,</td></tr>
<tr><th id="93">93</th><td>        <var>1</var>);</td></tr>
<tr><th id="94">94</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE">buildLoad</a>(<a class="local col0 ref" href="#40ValVReg" title='ValVReg' data-ref="40ValVReg">ValVReg</a>, <a class="local col1 ref" href="#41Addr" title='Addr' data-ref="41Addr">Addr</a>, <span class='refarg'>*<a class="local col5 ref" href="#45MMO" title='MMO' data-ref="45MMO">MMO</a></span>);</td></tr>
<tr><th id="95">95</th><td>  }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_118IncomingArgHandler15markPhysRegUsedEj">/// How the physical register gets marked varies between formal</i></td></tr>
<tr><th id="98">98</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118IncomingArgHandler15markPhysRegUsedEj">  /// parameters (it's a basic-block live-in), and a call instruction</i></td></tr>
<tr><th id="99">99</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118IncomingArgHandler15markPhysRegUsedEj">  /// (it's an implicit-def of the BL).</i></td></tr>
<tr><th id="100">100</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_118IncomingArgHandler15markPhysRegUsedEj" title='(anonymous namespace)::IncomingArgHandler::markPhysRegUsed' data-type='void (anonymous namespace)::IncomingArgHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46PhysReg" title='PhysReg' data-type='unsigned int' data-ref="46PhysReg">PhysReg</dfn>) = <var>0</var>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118IncomingArgHandler17isArgumentHandlerEv" title='(anonymous namespace)::IncomingArgHandler::isArgumentHandler' data-type='bool (anonymous namespace)::IncomingArgHandler::isArgumentHandler() const' data-ref="_ZNK12_GLOBAL__N_118IncomingArgHandler17isArgumentHandlerEv">isArgumentHandler</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::IncomingArgHandler::StackUsed" title='(anonymous namespace)::IncomingArgHandler::StackUsed' data-type='uint64_t' data-ref="(anonymousnamespace)::IncomingArgHandler::StackUsed">StackUsed</dfn>;</td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::FormalArgHandler" title='(anonymous namespace)::FormalArgHandler' data-ref="(anonymousnamespace)::FormalArgHandler">FormalArgHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::IncomingArgHandler" title='(anonymous namespace)::IncomingArgHandler' data-ref="(anonymousnamespace)::IncomingArgHandler">IncomingArgHandler</a> {</td></tr>
<tr><th id="108">108</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" title='(anonymous namespace)::FormalArgHandler::FormalArgHandler' data-type='void (anonymous namespace)::FormalArgHandler::FormalArgHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE">FormalArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="47MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="47MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="48MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="48MRI">MRI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                   <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col9 decl" id="49AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="49AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="110">110</th><td>    : <a class="tu type" href="#(anonymousnamespace)::IncomingArgHandler" title='(anonymous namespace)::IncomingArgHandler' data-ref="(anonymousnamespace)::IncomingArgHandler">IncomingArgHandler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118IncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFl15879090" title='(anonymous namespace)::IncomingArgHandler::IncomingArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFl15879090">(</a><a class="local col7 ref" href="#47MIRBuilder" title='MIRBuilder' data-ref="47MIRBuilder">MIRBuilder</a>, <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>, <a class="local col9 ref" href="#49AssignFn" title='AssignFn' data-ref="49AssignFn">AssignFn</a>) {}</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj" title='(anonymous namespace)::FormalArgHandler::markPhysRegUsed' data-type='void (anonymous namespace)::FormalArgHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50PhysReg" title='PhysReg' data-type='unsigned int' data-ref="50PhysReg">PhysReg</dfn>) override {</td></tr>
<tr><th id="113">113</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col0 ref" href="#50PhysReg" title='PhysReg' data-ref="50PhysReg">PhysReg</a>);</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td>};</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::CallReturnHandler" title='(anonymous namespace)::CallReturnHandler' data-ref="(anonymousnamespace)::CallReturnHandler">CallReturnHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::IncomingArgHandler" title='(anonymous namespace)::IncomingArgHandler' data-ref="(anonymousnamespace)::IncomingArgHandler">IncomingArgHandler</a> {</td></tr>
<tr><th id="118">118</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574" title='(anonymous namespace)::CallReturnHandler::CallReturnHandler' data-type='void (anonymous namespace)::CallReturnHandler::CallReturnHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstrBuilder MIB, CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574">CallReturnHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="51MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="51MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="52MRI">MRI</dfn>,</td></tr>
<tr><th id="119">119</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="53MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="53MIB">MIB</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col4 decl" id="54AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="54AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="120">120</th><td>    : <a class="tu type" href="#(anonymousnamespace)::IncomingArgHandler" title='(anonymous namespace)::IncomingArgHandler' data-ref="(anonymousnamespace)::IncomingArgHandler">IncomingArgHandler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118IncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFl15879090" title='(anonymous namespace)::IncomingArgHandler::IncomingArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_118IncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFl15879090">(</a><a class="local col1 ref" href="#51MIRBuilder" title='MIRBuilder' data-ref="51MIRBuilder">MIRBuilder</a>, <a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI">MRI</a>, <a class="local col4 ref" href="#54AssignFn" title='AssignFn' data-ref="54AssignFn">AssignFn</a>), <a class="tu member" href="#(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::CallReturnHandler::MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col3 ref" href="#53MIB" title='MIB' data-ref="53MIB">MIB</a>) {}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj" title='(anonymous namespace)::CallReturnHandler::markPhysRegUsed' data-type='void (anonymous namespace)::CallReturnHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="55PhysReg" title='PhysReg' data-type='unsigned int' data-ref="55PhysReg">PhysReg</dfn>) override {</td></tr>
<tr><th id="123">123</th><td>    <a class="tu member" href="#(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::CallReturnHandler::MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col5 ref" href="#55PhysReg" title='PhysReg' data-ref="55PhysReg">PhysReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="124">124</th><td>  }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl" id="(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-type='llvm::MachineInstrBuilder' data-ref="(anonymousnamespace)::CallReturnHandler::MIB">MIB</dfn>;</td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::OutgoingArgHandler" title='(anonymous namespace)::OutgoingArgHandler' data-ref="(anonymousnamespace)::OutgoingArgHandler">OutgoingArgHandler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a> {</td></tr>
<tr><th id="130">130</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssi1976226" title='(anonymous namespace)::OutgoingArgHandler::OutgoingArgHandler' data-type='void (anonymous namespace)::OutgoingArgHandler::OutgoingArgHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstrBuilder MIB, CCAssignFn * AssignFn, CCAssignFn * AssignFnVarArg)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssi1976226">OutgoingArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="56MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="56MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="57MRI">MRI</dfn>,</td></tr>
<tr><th id="131">131</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="58MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="58MIB">MIB</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col9 decl" id="59AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="59AssignFn">AssignFn</dfn>,</td></tr>
<tr><th id="132">132</th><td>                     <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col0 decl" id="60AssignFnVarArg" title='AssignFnVarArg' data-type='CCAssignFn *' data-ref="60AssignFnVarArg">AssignFnVarArg</dfn>)</td></tr>
<tr><th id="133">133</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE" title='llvm::CallLowering::ValueHandler::ValueHandler' data-ref="_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE">(</a><a class="local col6 ref" href="#56MIRBuilder" title='MIRBuilder' data-ref="56MIRBuilder">MIRBuilder</a>, <a class="local col7 ref" href="#57MRI" title='MRI' data-ref="57MRI">MRI</a>, <a class="local col9 ref" href="#59AssignFn" title='AssignFn' data-ref="59AssignFn">AssignFn</a>), <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::MIB" title='(anonymous namespace)::OutgoingArgHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::OutgoingArgHandler::MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col8 ref" href="#58MIB" title='MIB' data-ref="58MIB">MIB</a>),</td></tr>
<tr><th id="134">134</th><td>        <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::AssignFnVarArg" title='(anonymous namespace)::OutgoingArgHandler::AssignFnVarArg' data-use='w' data-ref="(anonymousnamespace)::OutgoingArgHandler::AssignFnVarArg">AssignFnVarArg</a>(<a class="local col0 ref" href="#60AssignFnVarArg" title='AssignFnVarArg' data-ref="60AssignFnVarArg">AssignFnVarArg</a>), <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::StackSize" title='(anonymous namespace)::OutgoingArgHandler::StackSize' data-use='w' data-ref="(anonymousnamespace)::OutgoingArgHandler::StackSize">StackSize</a>(<var>0</var>) {}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <em>unsigned</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::OutgoingArgHandler::getStackAddress' data-type='unsigned int (anonymous namespace)::OutgoingArgHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="61Size" title='Size' data-type='uint64_t' data-ref="61Size">Size</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="62Offset" title='Offset' data-type='int64_t' data-ref="62Offset">Offset</dfn>,</td></tr>
<tr><th id="137">137</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col3 decl" id="63MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="63MPO">MPO</dfn>) override {</td></tr>
<tr><th id="138">138</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="64p0" title='p0' data-type='llvm::LLT' data-ref="64p0">p0</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>);</td></tr>
<tr><th id="139">139</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="65s64" title='s64' data-type='llvm::LLT' data-ref="65s64">s64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="140">140</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="66SPReg" title='SPReg' data-type='unsigned int' data-ref="66SPReg">SPReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#64p0" title='p0' data-ref="64p0">p0</a>);</td></tr>
<tr><th id="141">141</th><td>    MIRBuilder.buildCopy(SPReg, AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="67OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="67OffsetReg">OffsetReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#65s64" title='s64' data-ref="65s64">s64</a>);</td></tr>
<tr><th id="144">144</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col7 ref" href="#67OffsetReg" title='OffsetReg' data-ref="67OffsetReg">OffsetReg</a>, <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="68AddrReg" title='AddrReg' data-type='unsigned int' data-ref="68AddrReg">AddrReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#64p0" title='p0' data-ref="64p0">p0</a>);</td></tr>
<tr><th id="147">147</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildGEPEjjj" title='llvm::MachineIRBuilder::buildGEP' data-ref="_ZN4llvm16MachineIRBuilder8buildGEPEjjj">buildGEP</a>(<a class="local col8 ref" href="#68AddrReg" title='AddrReg' data-ref="68AddrReg">AddrReg</a>, <a class="local col6 ref" href="#66SPReg" title='SPReg' data-ref="66SPReg">SPReg</a>, <a class="local col7 ref" href="#67OffsetReg" title='OffsetReg' data-ref="67OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <a class="local col3 ref" href="#63MPO" title='MPO' data-ref="63MPO">MPO</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" title='llvm::MachinePointerInfo::getStack' data-ref="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh">getStack</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a>);</td></tr>
<tr><th id="150">150</th><td>    <b>return</b> <a class="local col8 ref" href="#68AddrReg" title='AddrReg' data-ref="68AddrReg">AddrReg</a>;</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE" title='(anonymous namespace)::OutgoingArgHandler::assignValueToReg' data-type='void (anonymous namespace)::OutgoingArgHandler::assignValueToReg(unsigned int ValVReg, unsigned int PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE">assignValueToReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="69ValVReg" title='ValVReg' data-type='unsigned int' data-ref="69ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="70PhysReg" title='PhysReg' data-type='unsigned int' data-ref="70PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="154">154</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col1 decl" id="71VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="71VA">VA</dfn>) override {</td></tr>
<tr><th id="155">155</th><td>    <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::MIB" title='(anonymous namespace)::OutgoingArgHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::OutgoingArgHandler::MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col0 ref" href="#70PhysReg" title='PhysReg' data-ref="70PhysReg">PhysReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="156">156</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="72ExtReg" title='ExtReg' data-type='unsigned int' data-ref="72ExtReg">ExtReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandler14extendRegisterEjRNS_11CCValAssignE" title='llvm::CallLowering::ValueHandler::extendRegister' data-ref="_ZN4llvm12CallLowering12ValueHandler14extendRegisterEjRNS_11CCValAssignE">extendRegister</a>(<a class="local col9 ref" href="#69ValVReg" title='ValVReg' data-ref="69ValVReg">ValVReg</a>, <span class='refarg'><a class="local col1 ref" href="#71VA" title='VA' data-ref="71VA">VA</a></span>);</td></tr>
<tr><th id="157">157</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col0 ref" href="#70PhysReg" title='PhysReg' data-ref="70PhysReg">PhysReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#72ExtReg" title='ExtReg' data-ref="72ExtReg">ExtReg</a>);</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::OutgoingArgHandler::assignValueToAddress' data-type='void (anonymous namespace)::OutgoingArgHandler::assignValueToAddress(unsigned int ValVReg, unsigned int Addr, uint64_t Size, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="73ValVReg" title='ValVReg' data-type='unsigned int' data-ref="73ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74Addr" title='Addr' data-type='unsigned int' data-ref="74Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="75Size" title='Size' data-type='uint64_t' data-ref="75Size">Size</dfn>,</td></tr>
<tr><th id="161">161</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col6 decl" id="76MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="76MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col7 decl" id="77VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="77VA">VA</dfn>) override {</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="local col7 ref" href="#77VA" title='VA' data-ref="77VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() == <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>) {</td></tr>
<tr><th id="163">163</th><td>      <a class="local col5 ref" href="#75Size" title='Size' data-ref="75Size">Size</a> = <a class="local col7 ref" href="#77VA" title='VA' data-ref="77VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="164">164</th><td>      <a class="local col3 ref" href="#73ValVReg" title='ValVReg' data-ref="73ValVReg">ValVReg</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col5 ref" href="#75Size" title='Size' data-ref="75Size">Size</a> * <var>8</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col3 ref" href="#73ValVReg" title='ValVReg' data-ref="73ValVReg">ValVReg</a>)</td></tr>
<tr><th id="165">165</th><td>                    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)</td></tr>
<tr><th id="166">166</th><td>                    .<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="167">167</th><td>    }</td></tr>
<tr><th id="168">168</th><td>    <em>auto</em> <dfn class="local col8 decl" id="78MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="78MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="169">169</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col6 ref" href="#76MPO" title='MPO' data-ref="76MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="local col5 ref" href="#75Size" title='Size' data-ref="75Size">Size</a>, <var>1</var>);</td></tr>
<tr><th id="170">170</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE">buildStore</a>(<a class="local col3 ref" href="#73ValVReg" title='ValVReg' data-ref="73ValVReg">ValVReg</a>, <a class="local col4 ref" href="#74Addr" title='Addr' data-ref="74Addr">Addr</a>, <span class='refarg'>*<a class="local col8 ref" href="#78MMO" title='MMO' data-ref="78MMO">MMO</a></span>);</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoERNS1_7CCStateE" title='(anonymous namespace)::OutgoingArgHandler::assignArg' data-type='bool (anonymous namespace)::OutgoingArgHandler::assignArg(unsigned int ValNo, llvm::MVT ValVT, llvm::MVT LocVT, CCValAssign::LocInfo LocInfo, const CallLowering::ArgInfo &amp; Info, llvm::CCState &amp; State)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoERNS1_7CCStateE">assignArg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="79ValNo" title='ValNo' data-type='unsigned int' data-ref="79ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="80ValVT" title='ValVT' data-type='llvm::MVT' data-ref="80ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="81LocVT" title='LocVT' data-type='llvm::MVT' data-ref="81LocVT">LocVT</dfn>,</td></tr>
<tr><th id="174">174</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> <dfn class="local col2 decl" id="82LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo' data-ref="82LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="175">175</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> &amp;<dfn class="local col3 decl" id="83Info" title='Info' data-type='const CallLowering::ArgInfo &amp;' data-ref="83Info">Info</dfn>,</td></tr>
<tr><th id="176">176</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col4 decl" id="84State" title='State' data-type='llvm::CCState &amp;' data-ref="84State">State</dfn>) override {</td></tr>
<tr><th id="177">177</th><td>    <em>bool</em> <dfn class="local col5 decl" id="85Res" title='Res' data-type='bool' data-ref="85Res">Res</dfn>;</td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (<a class="local col3 ref" href="#83Info" title='Info' data-ref="83Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::IsFixed" title='llvm::CallLowering::ArgInfo::IsFixed' data-ref="llvm::CallLowering::ArgInfo::IsFixed">IsFixed</a>)</td></tr>
<tr><th id="179">179</th><td>      <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::AssignFn" title='llvm::CallLowering::ValueHandler::AssignFn' data-ref="llvm::CallLowering::ValueHandler::AssignFn">AssignFn</a>(<a class="local col9 ref" href="#79ValNo" title='ValNo' data-ref="79ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#80ValVT" title='ValVT' data-ref="80ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#81LocVT" title='LocVT' data-ref="81LocVT">LocVT</a>, <a class="local col2 ref" href="#82LocInfo" title='LocInfo' data-ref="82LocInfo">LocInfo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col3 ref" href="#83Info" title='Info' data-ref="83Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col4 ref" href="#84State" title='State' data-ref="84State">State</a>);</td></tr>
<tr><th id="180">180</th><td>    <b>else</b></td></tr>
<tr><th id="181">181</th><td>      <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a> = <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::AssignFnVarArg" title='(anonymous namespace)::OutgoingArgHandler::AssignFnVarArg' data-use='r' data-ref="(anonymousnamespace)::OutgoingArgHandler::AssignFnVarArg">AssignFnVarArg</a>(<a class="local col9 ref" href="#79ValNo" title='ValNo' data-ref="79ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#80ValVT" title='ValVT' data-ref="80ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#81LocVT" title='LocVT' data-ref="81LocVT">LocVT</a>, <a class="local col2 ref" href="#82LocInfo" title='LocInfo' data-ref="82LocInfo">LocInfo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col3 ref" href="#83Info" title='Info' data-ref="83Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col4 ref" href="#84State" title='State' data-ref="84State">State</a>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::StackSize" title='(anonymous namespace)::OutgoingArgHandler::StackSize' data-use='w' data-ref="(anonymousnamespace)::OutgoingArgHandler::StackSize">StackSize</a> = <a class="local col4 ref" href="#84State" title='State' data-ref="84State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a>;</td></tr>
<tr><th id="185">185</th><td>  }</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl" id="(anonymousnamespace)::OutgoingArgHandler::MIB" title='(anonymous namespace)::OutgoingArgHandler::MIB' data-type='llvm::MachineInstrBuilder' data-ref="(anonymousnamespace)::OutgoingArgHandler::MIB">MIB</dfn>;</td></tr>
<tr><th id="188">188</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="tu decl" id="(anonymousnamespace)::OutgoingArgHandler::AssignFnVarArg" title='(anonymous namespace)::OutgoingArgHandler::AssignFnVarArg' data-type='CCAssignFn *' data-ref="(anonymousnamespace)::OutgoingArgHandler::AssignFnVarArg">AssignFnVarArg</dfn>;</td></tr>
<tr><th id="189">189</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::OutgoingArgHandler::StackSize" title='(anonymous namespace)::OutgoingArgHandler::StackSize' data-type='uint64_t' data-ref="(anonymousnamespace)::OutgoingArgHandler::StackSize">StackSize</dfn>;</td></tr>
<tr><th id="190">190</th><td>};</td></tr>
<tr><th id="191">191</th><td>} <i>// namespace</i></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>void</em> <a class="type" href="AArch64CallLowering.h.html#llvm::AArch64CallLowering" title='llvm::AArch64CallLowering' data-ref="llvm::AArch64CallLowering">AArch64CallLowering</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE" title='llvm::AArch64CallLowering::splitToValueTypes' data-ref="_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE">splitToValueTypes</dfn>(</td></tr>
<tr><th id="194">194</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> &amp;<dfn class="local col6 decl" id="86OrigArg" title='OrigArg' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="86OrigArg">OrigArg</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>&gt; &amp;<dfn class="local col7 decl" id="87SplitArgs" title='SplitArgs' data-type='SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp;' data-ref="87SplitArgs">SplitArgs</dfn>,</td></tr>
<tr><th id="195">195</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col8 decl" id="88DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="88DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="89MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="89MRI">MRI</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="90CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="90CallConv">CallConv</dfn>,</td></tr>
<tr><th id="196">196</th><td>    <em>const</em> <a class="typedef" href="AArch64CallLowering.h.html#llvm::AArch64CallLowering::SplitArgTy" title='llvm::AArch64CallLowering::SplitArgTy' data-type='std::function&lt;void (unsigned int, uint64_t)&gt;' data-ref="llvm::AArch64CallLowering::SplitArgTy">SplitArgTy</a> &amp;<dfn class="local col1 decl" id="91PerformArgSplit" title='PerformArgSplit' data-type='const SplitArgTy &amp;' data-ref="91PerformArgSplit">PerformArgSplit</dfn>) <em>const</em> {</td></tr>
<tr><th id="197">197</th><td>  <em>const</em> <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a> &amp;<dfn class="local col2 decl" id="92TLI" title='TLI' data-type='const llvm::AArch64TargetLowering &amp;' data-ref="92TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a>&gt;();</td></tr>
<tr><th id="198">198</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col3 decl" id="93Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="93Ctx">Ctx</dfn> = <a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv">getContext</a>();</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>())</td></tr>
<tr><th id="201">201</th><td>    <b>return</b>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="94SplitVTs" title='SplitVTs' data-type='SmallVector&lt;llvm::EVT, 4&gt;' data-ref="94SplitVTs">SplitVTs</dfn>;</td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="95Offsets" title='Offsets' data-type='SmallVector&lt;uint64_t, 4&gt;' data-ref="95Offsets">Offsets</dfn>;</td></tr>
<tr><th id="205">205</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" title='llvm::ComputeValueVTs' data-ref="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm">ComputeValueVTs</a>(<a class="local col2 ref" href="#92TLI" title='TLI' data-ref="92TLI">TLI</a>, <a class="local col8 ref" href="#88DL" title='DL' data-ref="88DL">DL</a>, <a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>, <span class='refarg'><a class="local col4 ref" href="#94SplitVTs" title='SplitVTs' data-ref="94SplitVTs">SplitVTs</a></span>, &amp;<a class="local col5 ref" href="#95Offsets" title='Offsets' data-ref="95Offsets">Offsets</a>, <var>0</var>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (<a class="local col4 ref" href="#94SplitVTs" title='SplitVTs' data-ref="94SplitVTs">SplitVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="208">208</th><td>    <i>// No splitting to do, but we want to replace the original type (e.g. [1 x</i></td></tr>
<tr><th id="209">209</th><td><i>    // double] -&gt; double).</i></td></tr>
<tr><th id="210">210</th><td>    <a class="local col7 ref" href="#87SplitArgs" title='SplitArgs' data-ref="87SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_">emplace_back</a>(<a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>, <a class="local col4 ref" href="#94SplitVTs" title='SplitVTs' data-ref="94SplitVTs">SplitVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col3 ref" href="#93Ctx" title='Ctx' data-ref="93Ctx">Ctx</a></span>),</td></tr>
<tr><th id="211">211</th><td>                           <a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::IsFixed" title='llvm::CallLowering::ArgInfo::IsFixed' data-ref="llvm::CallLowering::ArgInfo::IsFixed">IsFixed</a>);</td></tr>
<tr><th id="212">212</th><td>    <b>return</b>;</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96FirstRegIdx" title='FirstRegIdx' data-type='unsigned int' data-ref="96FirstRegIdx">FirstRegIdx</dfn> = <a class="local col7 ref" href="#87SplitArgs" title='SplitArgs' data-ref="87SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="216">216</th><td>  <em>bool</em> <dfn class="local col7 decl" id="97NeedsRegBlock" title='NeedsRegBlock' data-type='bool' data-ref="97NeedsRegBlock">NeedsRegBlock</dfn> = <a class="local col2 ref" href="#92TLI" title='TLI' data-ref="92TLI">TLI</a>.<a class="virtual ref" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" title='llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters' data-ref="_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb">functionArgumentNeedsConsecutiveRegisters</a>(</td></tr>
<tr><th id="217">217</th><td>      <a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>, <a class="local col0 ref" href="#90CallConv" title='CallConv' data-ref="90CallConv">CallConv</a>, <b>false</b>);</td></tr>
<tr><th id="218">218</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="98SplitVT" title='SplitVT' data-type='llvm::EVT' data-ref="98SplitVT">SplitVT</dfn> : <a class="local col4 ref" href="#94SplitVTs" title='SplitVTs' data-ref="94SplitVTs">SplitVTs</a>) {</td></tr>
<tr><th id="219">219</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="99SplitTy" title='SplitTy' data-type='llvm::Type *' data-ref="99SplitTy">SplitTy</dfn> = <a class="local col8 ref" href="#98SplitVT" title='SplitVT' data-ref="98SplitVT">SplitVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col3 ref" href="#93Ctx" title='Ctx' data-ref="93Ctx">Ctx</a></span>);</td></tr>
<tr><th id="220">220</th><td>    <a class="local col7 ref" href="#87SplitArgs" title='SplitArgs' data-ref="87SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="221">221</th><td>        <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col9 ref" href="#89MRI" title='MRI' data-ref="89MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref" href="../../../include/llvm/CodeGen/LowLevelType.h.html#_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" title='llvm::getLLTForType' data-ref="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE">getLLTForType</a>(<span class='refarg'>*<a class="local col9 ref" href="#99SplitTy" title='SplitTy' data-ref="99SplitTy">SplitTy</a></span>, <a class="local col8 ref" href="#88DL" title='DL' data-ref="88DL">DL</a>)),</td></tr>
<tr><th id="222">222</th><td>                <a class="local col9 ref" href="#99SplitTy" title='SplitTy' data-ref="99SplitTy">SplitTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col6 ref" href="#86OrigArg" title='OrigArg' data-ref="86OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::IsFixed" title='llvm::CallLowering::ArgInfo::IsFixed' data-ref="llvm::CallLowering::ArgInfo::IsFixed">IsFixed</a>});</td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (<a class="local col7 ref" href="#97NeedsRegBlock" title='NeedsRegBlock' data-ref="97NeedsRegBlock">NeedsRegBlock</a>)</td></tr>
<tr><th id="224">224</th><td>      <a class="local col7 ref" href="#87SplitArgs" title='SplitArgs' data-ref="87SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEv" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegs' data-ref="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEv">setInConsecutiveRegs</a>();</td></tr>
<tr><th id="225">225</th><td>  }</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <a class="local col7 ref" href="#87SplitArgs" title='SplitArgs' data-ref="87SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEv" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegsLast' data-ref="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEv">setInConsecutiveRegsLast</a>();</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="100i" title='i' data-type='unsigned int' data-ref="100i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a> &lt; <a class="local col5 ref" href="#95Offsets" title='Offsets' data-ref="95Offsets">Offsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>)</td></tr>
<tr><th id="230">230</th><td>    <a class="local col1 ref" href="#91PerformArgSplit" title='PerformArgSplit' data-ref="91PerformArgSplit">PerformArgSplit</a><a class="ref" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNKSt8functionIFT_DpT0_EEclES2_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col7 ref" href="#87SplitArgs" title='SplitArgs' data-ref="87SplitArgs">SplitArgs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#96FirstRegIdx" title='FirstRegIdx' data-ref="96FirstRegIdx">FirstRegIdx</a> + <a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>, <a class="local col5 ref" href="#95Offsets" title='Offsets' data-ref="95Offsets">Offsets</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a> * <var>8</var>)</a>;</td></tr>
<tr><th id="231">231</th><td>}</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><em>bool</em> <a class="type" href="AArch64CallLowering.h.html#llvm::AArch64CallLowering" title='llvm::AArch64CallLowering' data-ref="llvm::AArch64CallLowering">AArch64CallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEEj" title='llvm::AArch64CallLowering::lowerReturn' data-ref="_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEEj">lowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="101MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="101MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="102Val" title='Val' data-type='const llvm::Value *' data-ref="102Val">Val</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="103VRegs" title='VRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="103VRegs">VRegs</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="104SwiftErrorVReg" title='SwiftErrorVReg' data-type='unsigned int' data-ref="104SwiftErrorVReg">SwiftErrorVReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="237">237</th><td>  <em>auto</em> <dfn class="local col5 decl" id="105MIB" title='MIB' data-type='auto' data-ref="105MIB">MIB</dfn> = MIRBuilder.buildInstrNoInsert(AArch64::<span class='error' title="no member named &apos;RET_ReallyLR&apos; in namespace &apos;llvm::AArch64&apos;">RET_ReallyLR</span>);</td></tr>
<tr><th id="238">238</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((Val &amp;&amp; !VRegs.empty()) || (!Val &amp;&amp; VRegs.empty())) &amp;&amp; &quot;Return value without a vreg&quot;) ? void (0) : __assert_fail (&quot;((Val &amp;&amp; !VRegs.empty()) || (!Val &amp;&amp; VRegs.empty())) &amp;&amp; \&quot;Return value without a vreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CallLowering.cpp&quot;, 239, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col2 ref" href="#102Val" title='Val' data-ref="102Val">Val</a> &amp;&amp; !<a class="local col3 ref" href="#103VRegs" title='VRegs' data-ref="103VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) || (!<a class="local col2 ref" href="#102Val" title='Val' data-ref="102Val">Val</a> &amp;&amp; <a class="local col3 ref" href="#103VRegs" title='VRegs' data-ref="103VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())) &amp;&amp;</td></tr>
<tr><th id="239">239</th><td>         <q>"Return value without a vreg"</q>);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <em>bool</em> <dfn class="local col6 decl" id="106Success" title='Success' data-type='bool' data-ref="106Success">Success</dfn> = <b>true</b>;</td></tr>
<tr><th id="242">242</th><td>  <b>if</b> (!<a class="local col3 ref" href="#103VRegs" title='VRegs' data-ref="103VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="243">243</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="107MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="107MF">MF</dfn> = <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="244">244</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col8 decl" id="108F" title='F' data-type='const llvm::Function &amp;' data-ref="108F">F</dfn> = <a class="local col7 ref" href="#107MF" title='MF' data-ref="107MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="109MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="109MRI">MRI</dfn> = <a class="local col7 ref" href="#107MF" title='MF' data-ref="107MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="247">247</th><td>    <em>const</em> <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a> &amp;<dfn class="local col0 decl" id="110TLI" title='TLI' data-type='const llvm::AArch64TargetLowering &amp;' data-ref="110TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a>&gt;();</td></tr>
<tr><th id="248">248</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col1 decl" id="111AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="111AssignFn">AssignFn</dfn> = <a class="local col0 ref" href="#110TLI" title='TLI' data-ref="110TLI">TLI</a>.<a class="ref" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj" title='llvm::AArch64TargetLowering::CCAssignFnForReturn' data-ref="_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj">CCAssignFnForReturn</a>(<a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="249">249</th><td>    <em>auto</em> &amp;<dfn class="local col2 decl" id="112DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="112DL">DL</dfn> = <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="250">250</th><td>    <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col3 decl" id="113Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="113Ctx">Ctx</dfn> = <a class="local col2 ref" href="#102Val" title='Val' data-ref="102Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv">getContext</a>();</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="114SplitEVTs" title='SplitEVTs' data-type='SmallVector&lt;llvm::EVT, 4&gt;' data-ref="114SplitEVTs">SplitEVTs</dfn>;</td></tr>
<tr><th id="253">253</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" title='llvm::ComputeValueVTs' data-ref="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm">ComputeValueVTs</a>(<a class="local col0 ref" href="#110TLI" title='TLI' data-ref="110TLI">TLI</a>, <a class="local col2 ref" href="#112DL" title='DL' data-ref="112DL">DL</a>, <a class="local col2 ref" href="#102Val" title='Val' data-ref="102Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col4 ref" href="#114SplitEVTs" title='SplitEVTs' data-ref="114SplitEVTs">SplitEVTs</a></span>);</td></tr>
<tr><th id="254">254</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VRegs.size() == SplitEVTs.size() &amp;&amp; &quot;For each split Type there should be exactly one VReg.&quot;) ? void (0) : __assert_fail (&quot;VRegs.size() == SplitEVTs.size() &amp;&amp; \&quot;For each split Type there should be exactly one VReg.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CallLowering.cpp&quot;, 255, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#103VRegs" title='VRegs' data-ref="103VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <a class="local col4 ref" href="#114SplitEVTs" title='SplitEVTs' data-ref="114SplitEVTs">SplitEVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &amp;&amp;</td></tr>
<tr><th id="255">255</th><td>           <q>"For each split Type there should be exactly one VReg."</q>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="115SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="115SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="258">258</th><td>    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="116CC" title='CC' data-type='CallingConv::ID' data-ref="116CC">CC</dfn> = <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="117i" title='i' data-type='unsigned int' data-ref="117i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a> &lt; <a class="local col4 ref" href="#114SplitEVTs" title='SplitEVTs' data-ref="114SplitEVTs">SplitEVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>) {</td></tr>
<tr><th id="261">261</th><td>      <b>if</b> (<a class="local col0 ref" href="#110TLI" title='TLI' data-ref="110TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::TargetLoweringBase::getNumRegistersForCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE">getNumRegistersForCallingConv</a>(<span class='refarg'><a class="local col3 ref" href="#113Ctx" title='Ctx' data-ref="113Ctx">Ctx</a></span>, <a class="local col6 ref" href="#116CC" title='CC' data-ref="116CC">CC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#114SplitEVTs" title='SplitEVTs' data-ref="114SplitEVTs">SplitEVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>]</a>) &gt; <var>1</var>) {</td></tr>
<tr><th id="262">262</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-call-lowering&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t handle extended arg types which need split&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't handle extended arg types which need split"</q>);</td></tr>
<tr><th id="263">263</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="264">264</th><td>      }</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="118CurVReg" title='CurVReg' data-type='unsigned int' data-ref="118CurVReg">CurVReg</dfn> = <a class="local col3 ref" href="#103VRegs" title='VRegs' data-ref="103VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>]</a>;</td></tr>
<tr><th id="267">267</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> <dfn class="local col9 decl" id="119CurArgInfo" title='CurArgInfo' data-type='llvm::CallLowering::ArgInfo' data-ref="119CurArgInfo">CurArgInfo</dfn> = <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>, <a class="local col4 ref" href="#114SplitEVTs" title='SplitEVTs' data-ref="114SplitEVTs">SplitEVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col3 ref" href="#113Ctx" title='Ctx' data-ref="113Ctx">Ctx</a></span>)};</td></tr>
<tr><th id="268">268</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col9 ref" href="#119CurArgInfo" title='CurArgInfo' data-ref="119CurArgInfo">CurArgInfo</a></span>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::AttrIndex::ReturnIndex" title='llvm::AttributeList::AttrIndex::ReturnIndex' data-ref="llvm::AttributeList::AttrIndex::ReturnIndex">ReturnIndex</a>, <a class="local col2 ref" href="#112DL" title='DL' data-ref="112DL">DL</a>, <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>      <i>// i1 is a special case because SDAG i1 true is naturally zero extended</i></td></tr>
<tr><th id="271">271</th><td><i>      // when widened using ANYEXT. We need to do it explicitly here.</i></td></tr>
<tr><th id="272">272</th><td>      <b>if</b> (<a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>1</var>) {</td></tr>
<tr><th id="273">273</th><td>        <a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a> = <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="274">274</th><td>      } <b>else</b> {</td></tr>
<tr><th id="275">275</th><td>        <i>// Some types will need extending as specified by the CC.</i></td></tr>
<tr><th id="276">276</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="120NewVT" title='NewVT' data-type='llvm::MVT' data-ref="120NewVT">NewVT</dfn> = <a class="local col0 ref" href="#110TLI" title='TLI' data-ref="110TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::TargetLoweringBase::getRegisterTypeForCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE">getRegisterTypeForCallingConv</a>(<span class='refarg'><a class="local col3 ref" href="#113Ctx" title='Ctx' data-ref="113Ctx">Ctx</a></span>, <a class="local col6 ref" href="#116CC" title='CC' data-ref="116CC">CC</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#114SplitEVTs" title='SplitEVTs' data-ref="114SplitEVTs">SplitEVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>]</a>);</td></tr>
<tr><th id="277">277</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a><a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE">(</a><a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#120NewVT" title='NewVT' data-ref="120NewVT">NewVT</a>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#114SplitEVTs" title='SplitEVTs' data-ref="114SplitEVTs">SplitEVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>]</a>) {</td></tr>
<tr><th id="278">278</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="121ExtendOp" title='ExtendOp' data-type='unsigned int' data-ref="121ExtendOp">ExtendOp</dfn> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>;</td></tr>
<tr><th id="279">279</th><td>          <b>if</b> (F.getAttributes().hasAttribute(AttributeList::ReturnIndex,</td></tr>
<tr><th id="280">280</th><td>                                             Attribute::<span class='error' title="no member named &apos;SExt&apos; in &apos;llvm::Attribute&apos;">SExt</span>))</td></tr>
<tr><th id="281">281</th><td>            <a class="local col1 ref" href="#121ExtendOp" title='ExtendOp' data-ref="121ExtendOp">ExtendOp</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>;</td></tr>
<tr><th id="282">282</th><td>          <b>else</b> <b>if</b> (F.getAttributes().hasAttribute(AttributeList::ReturnIndex,</td></tr>
<tr><th id="283">283</th><td>                                                  Attribute::<span class='error' title="no member named &apos;ZExt&apos; in &apos;llvm::Attribute&apos;">ZExt</span>))</td></tr>
<tr><th id="284">284</th><td>            <a class="local col1 ref" href="#121ExtendOp" title='ExtendOp' data-ref="121ExtendOp">ExtendOp</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>          <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="122NewLLT" title='NewLLT' data-type='llvm::LLT' data-ref="122NewLLT">NewLLT</dfn><a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1ENS_3MVTE" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ENS_3MVTE">(</a><a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#120NewVT" title='NewVT' data-ref="120NewVT">NewVT</a>);</td></tr>
<tr><th id="287">287</th><td>          <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="123OldLLT" title='OldLLT' data-type='llvm::LLT' data-ref="123OldLLT">OldLLT</dfn><a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1ENS_3MVTE" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ENS_3MVTE">(</a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT5getVTEPNS_4TypeEb" title='llvm::MVT::getVT' data-ref="_ZN4llvm3MVT5getVTEPNS_4TypeEb">getVT</a>(<a class="local col9 ref" href="#119CurArgInfo" title='CurArgInfo' data-ref="119CurArgInfo">CurArgInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>));</td></tr>
<tr><th id="288">288</th><td>          <a class="local col9 ref" href="#119CurArgInfo" title='CurArgInfo' data-ref="119CurArgInfo">CurArgInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a><a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE">(</a><a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#120NewVT" title='NewVT' data-ref="120NewVT">NewVT</a>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col3 ref" href="#113Ctx" title='Ctx' data-ref="113Ctx">Ctx</a></span>);</td></tr>
<tr><th id="289">289</th><td>          <i>// Instead of an extend, we might have a vector type which needs</i></td></tr>
<tr><th id="290">290</th><td><i>          // padding with more elements, e.g. &lt;2 x half&gt; -&gt; &lt;4 x half&gt;.</i></td></tr>
<tr><th id="291">291</th><td>          <b>if</b> (<a class="local col0 ref" href="#120NewVT" title='NewVT' data-ref="120NewVT">NewVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="292">292</th><td>            <b>if</b> (<a class="local col3 ref" href="#123OldLLT" title='OldLLT' data-ref="123OldLLT">OldLLT</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="293">293</th><td>              <b>if</b> (<a class="local col2 ref" href="#122NewLLT" title='NewLLT' data-ref="122NewLLT">NewLLT</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() &gt; <a class="local col3 ref" href="#123OldLLT" title='OldLLT' data-ref="123OldLLT">OldLLT</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>()) {</td></tr>
<tr><th id="294">294</th><td>                <i>// We don't handle VA types which are not exactly twice the</i></td></tr>
<tr><th id="295">295</th><td><i>                // size, but can easily be done in future.</i></td></tr>
<tr><th id="296">296</th><td>                <b>if</b> (<a class="local col2 ref" href="#122NewLLT" title='NewLLT' data-ref="122NewLLT">NewLLT</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() != <a class="local col3 ref" href="#123OldLLT" title='OldLLT' data-ref="123OldLLT">OldLLT</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() * <var>2</var>) {</td></tr>
<tr><th id="297">297</th><td>                  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-call-lowering&quot;)) { dbgs() &lt;&lt; &quot;Outgoing vector ret has too many elts&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Outgoing vector ret has too many elts"</q>);</td></tr>
<tr><th id="298">298</th><td>                  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="299">299</th><td>                }</td></tr>
<tr><th id="300">300</th><td>                <em>auto</em> <dfn class="local col4 decl" id="124Undef" title='Undef' data-type='llvm::MachineInstrBuilder' data-ref="124Undef">Undef</dfn> = <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE">{</a><a class="local col3 ref" href="#123OldLLT" title='OldLLT' data-ref="123OldLLT">OldLLT</a>});</td></tr>
<tr><th id="301">301</th><td>                <a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a> =</td></tr>
<tr><th id="302">302</th><td>                    <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE">{</a><a class="local col2 ref" href="#122NewLLT" title='NewLLT' data-ref="122NewLLT">NewLLT</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>, <a class="local col4 ref" href="#124Undef" title='Undef' data-ref="124Undef">Undef</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)})</td></tr>
<tr><th id="303">303</th><td>                        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="304">304</th><td>              } <b>else</b> {</td></tr>
<tr><th id="305">305</th><td>                <i>// Just do a vector extend.</i></td></tr>
<tr><th id="306">306</th><td>                <a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a> = <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col1 ref" href="#121ExtendOp" title='ExtendOp' data-ref="121ExtendOp">ExtendOp</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col2 ref" href="#122NewLLT" title='NewLLT' data-ref="122NewLLT">NewLLT</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>})</td></tr>
<tr><th id="307">307</th><td>                              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="308">308</th><td>              }</td></tr>
<tr><th id="309">309</th><td>            } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#122NewLLT" title='NewLLT' data-ref="122NewLLT">NewLLT</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <var>2</var>) {</td></tr>
<tr><th id="310">310</th><td>              <i>// We need to pad a &lt;1 x S&gt; type to &lt;2 x S&gt;. Since we don't have</i></td></tr>
<tr><th id="311">311</th><td><i>              // &lt;1 x S&gt; vector types in GISel we use a build_vector instead</i></td></tr>
<tr><th id="312">312</th><td><i>              // of a vector merge/concat.</i></td></tr>
<tr><th id="313">313</th><td>              <em>auto</em> <dfn class="local col5 decl" id="125Undef" title='Undef' data-type='llvm::MachineInstrBuilder' data-ref="125Undef">Undef</dfn> = <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE">{</a><a class="local col3 ref" href="#123OldLLT" title='OldLLT' data-ref="123OldLLT">OldLLT</a>});</td></tr>
<tr><th id="314">314</th><td>              <a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a> =</td></tr>
<tr><th id="315">315</th><td>                  <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="316">316</th><td>                      .<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE">buildBuildVector</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE">{</a><a class="local col2 ref" href="#122NewLLT" title='NewLLT' data-ref="122NewLLT">NewLLT</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>, <a class="local col5 ref" href="#125Undef" title='Undef' data-ref="125Undef">Undef</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)})</td></tr>
<tr><th id="317">317</th><td>                      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="318">318</th><td>            } <b>else</b> {</td></tr>
<tr><th id="319">319</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-call-lowering&quot;)) { dbgs() &lt;&lt; &quot;Could not handle ret ty&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not handle ret ty"</q>);</td></tr>
<tr><th id="320">320</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="321">321</th><td>            }</td></tr>
<tr><th id="322">322</th><td>          } <b>else</b> {</td></tr>
<tr><th id="323">323</th><td>            <i>// A scalar extend.</i></td></tr>
<tr><th id="324">324</th><td>            <a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a> =</td></tr>
<tr><th id="325">325</th><td>                <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col1 ref" href="#121ExtendOp" title='ExtendOp' data-ref="121ExtendOp">ExtendOp</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col2 ref" href="#122NewLLT" title='NewLLT' data-ref="122NewLLT">NewLLT</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>}).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="326">326</th><td>          }</td></tr>
<tr><th id="327">327</th><td>        }</td></tr>
<tr><th id="328">328</th><td>      }</td></tr>
<tr><th id="329">329</th><td>      <b>if</b> (<a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a> != <a class="local col9 ref" href="#119CurArgInfo" title='CurArgInfo' data-ref="119CurArgInfo">CurArgInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>) {</td></tr>
<tr><th id="330">330</th><td>        <a class="local col9 ref" href="#119CurArgInfo" title='CurArgInfo' data-ref="119CurArgInfo">CurArgInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a> = <a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>;</td></tr>
<tr><th id="331">331</th><td>        <i>// Reset the arg flags after modifying CurVReg.</i></td></tr>
<tr><th id="332">332</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col9 ref" href="#119CurArgInfo" title='CurArgInfo' data-ref="119CurArgInfo">CurArgInfo</a></span>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::AttrIndex::ReturnIndex" title='llvm::AttributeList::AttrIndex::ReturnIndex' data-ref="llvm::AttributeList::AttrIndex::ReturnIndex">ReturnIndex</a>, <a class="local col2 ref" href="#112DL" title='DL' data-ref="112DL">DL</a>, <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a>);</td></tr>
<tr><th id="333">333</th><td>      }</td></tr>
<tr><th id="334">334</th><td>     <a class="member" href="#_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE" title='llvm::AArch64CallLowering::splitToValueTypes' data-ref="_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE">splitToValueTypes</a>(<a class="local col9 ref" href="#119CurArgInfo" title='CurArgInfo' data-ref="119CurArgInfo">CurArgInfo</a>, <span class='refarg'><a class="local col5 ref" href="#115SplitArgs" title='SplitArgs' data-ref="115SplitArgs">SplitArgs</a></span>, <a class="local col2 ref" href="#112DL" title='DL' data-ref="112DL">DL</a>, <span class='refarg'><a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI">MRI</a></span>, <a class="local col6 ref" href="#116CC" title='CC' data-ref="116CC">CC</a>,</td></tr>
<tr><th id="335">335</th><td>                        <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<em>unsigned</em> <dfn class="local col6 decl" id="126Reg" title='Reg' data-type='unsigned int' data-ref="126Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="127Offset" title='Offset' data-type='uint64_t' data-ref="127Offset">Offset</dfn>) {</td></tr>
<tr><th id="336">336</th><td>                          <a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col8 ref" href="#118CurVReg" title='CurVReg' data-ref="118CurVReg">CurVReg</a>, <a class="local col7 ref" href="#127Offset" title='Offset' data-ref="127Offset">Offset</a>);</td></tr>
<tr><th id="337">337</th><td>                        });</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <a class="tu type" href="#(anonymousnamespace)::OutgoingArgHandler" title='(anonymous namespace)::OutgoingArgHandler' data-ref="(anonymousnamespace)::OutgoingArgHandler">OutgoingArgHandler</a> <dfn class="local col8 decl" id="128Handler" title='Handler' data-type='(anonymous namespace)::OutgoingArgHandler' data-ref="128Handler">Handler</dfn>(MIRBuilder, MRI, MIB, AssignFn, AssignFn);</td></tr>
<tr><th id="341">341</th><td>    <a class="local col6 ref" href="#106Success" title='Success' data-ref="106Success">Success</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col1 ref" href="#101MIRBuilder" title='MIRBuilder' data-ref="101MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#115SplitArgs" title='SplitArgs' data-ref="115SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col8 ref" href="#128Handler" title='Handler' data-ref="128Handler">Handler</a></span>);</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="local col4 ref" href="#104SwiftErrorVReg" title='SwiftErrorVReg' data-ref="104SwiftErrorVReg">SwiftErrorVReg</a>) {</td></tr>
<tr><th id="345">345</th><td>    MIB.addUse(AArch64::<span class='error' title="no member named &apos;X21&apos; in namespace &apos;llvm::AArch64&apos;">X21</span>, RegState::Implicit);</td></tr>
<tr><th id="346">346</th><td>    MIRBuilder.buildCopy(AArch64::<span class='error' title="no member named &apos;X21&apos; in namespace &apos;llvm::AArch64&apos;">X21</span>, SwiftErrorVReg);</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  MIRBuilder.insertInstr(MIB);</td></tr>
<tr><th id="350">350</th><td>  <b>return</b> <a class="local col6 ref" href="#106Success" title='Success' data-ref="106Success">Success</a>;</td></tr>
<tr><th id="351">351</th><td>}</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><em>bool</em> <a class="type" href="AArch64CallLowering.h.html#llvm::AArch64CallLowering" title='llvm::AArch64CallLowering' data-ref="llvm::AArch64CallLowering">AArch64CallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19AArch64CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE" title='llvm::AArch64CallLowering::lowerFormalArguments' data-ref="_ZNK4llvm19AArch64CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE">lowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="129MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="129MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="130F" title='F' data-type='const llvm::Function &amp;' data-ref="130F">F</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                               <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="131VRegs" title='VRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="131VRegs">VRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="356">356</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="132MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="132MF">MF</dfn> = <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="133MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="133MBB">MBB</dfn> = <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="358">358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="134MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="134MRI">MRI</dfn> = <a class="local col2 ref" href="#132MF" title='MF' data-ref="132MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="359">359</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="135DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="135DL">DL</dfn> = <a class="local col0 ref" href="#130F" title='F' data-ref="130F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="136SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="136SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="362">362</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137i" title='i' data-type='unsigned int' data-ref="137i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="363">363</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="138Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="138Arg">Arg</dfn> : <a class="local col0 ref" href="#130F" title='F' data-ref="130F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="364">364</th><td>    <b>if</b> (<a class="local col5 ref" href="#135DL" title='DL' data-ref="135DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeStoreSize' data-ref="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE">getTypeStoreSize</a>(<a class="local col8 ref" href="#138Arg" title='Arg' data-ref="138Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) == <var>0</var>)</td></tr>
<tr><th id="365">365</th><td>      <b>continue</b>;</td></tr>
<tr><th id="366">366</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> <dfn class="local col9 decl" id="139OrigArg" title='OrigArg' data-type='llvm::CallLowering::ArgInfo' data-ref="139OrigArg">OrigArg</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col1 ref" href="#131VRegs" title='VRegs' data-ref="131VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a>, <a class="local col8 ref" href="#138Arg" title='Arg' data-ref="138Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()};</td></tr>
<tr><th id="367">367</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col9 ref" href="#139OrigArg" title='OrigArg' data-ref="139OrigArg">OrigArg</a></span>, <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> + <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::AttrIndex::FirstArgIndex" title='llvm::AttributeList::AttrIndex::FirstArgIndex' data-ref="llvm::AttributeList::AttrIndex::FirstArgIndex">FirstArgIndex</a>, <a class="local col5 ref" href="#135DL" title='DL' data-ref="135DL">DL</a>, <a class="local col0 ref" href="#130F" title='F' data-ref="130F">F</a>);</td></tr>
<tr><th id="368">368</th><td>    <em>bool</em> <dfn class="local col0 decl" id="140Split" title='Split' data-type='bool' data-ref="140Split">Split</dfn> = <b>false</b>;</td></tr>
<tr><th id="369">369</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="141Ty" title='Ty' data-type='llvm::LLT' data-ref="141Ty">Ty</dfn> = <a class="local col4 ref" href="#134MRI" title='MRI' data-ref="134MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#131VRegs" title='VRegs' data-ref="131VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a>);</td></tr>
<tr><th id="370">370</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="142Dst" title='Dst' data-type='unsigned int' data-ref="142Dst">Dst</dfn> = <a class="local col1 ref" href="#131VRegs" title='VRegs' data-ref="131VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <a class="member" href="#_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE" title='llvm::AArch64CallLowering::splitToValueTypes' data-ref="_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE">splitToValueTypes</a>(<a class="local col9 ref" href="#139OrigArg" title='OrigArg' data-ref="139OrigArg">OrigArg</a>, <span class='refarg'><a class="local col6 ref" href="#136SplitArgs" title='SplitArgs' data-ref="136SplitArgs">SplitArgs</a></span>, <a class="local col5 ref" href="#135DL" title='DL' data-ref="135DL">DL</a>, <span class='refarg'><a class="local col4 ref" href="#134MRI" title='MRI' data-ref="134MRI">MRI</a></span>, <a class="local col0 ref" href="#130F" title='F' data-ref="130F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(),</td></tr>
<tr><th id="373">373</th><td>                      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<em>unsigned</em> <dfn class="local col3 decl" id="143Reg" title='Reg' data-type='unsigned int' data-ref="143Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="144Offset" title='Offset' data-type='uint64_t' data-ref="144Offset">Offset</dfn>) {</td></tr>
<tr><th id="374">374</th><td>                        <b>if</b> (!<a class="local col0 ref" href="#140Split" title='Split' data-ref="140Split">Split</a>) {</td></tr>
<tr><th id="375">375</th><td>                          <a class="local col0 ref" href="#140Split" title='Split' data-ref="140Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="376">376</th><td>                          <a class="local col2 ref" href="#142Dst" title='Dst' data-ref="142Dst">Dst</a> = <a class="local col4 ref" href="#134MRI" title='MRI' data-ref="134MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#141Ty" title='Ty' data-ref="141Ty">Ty</a>);</td></tr>
<tr><th id="377">377</th><td>                          <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col2 ref" href="#142Dst" title='Dst' data-ref="142Dst">Dst</a>);</td></tr>
<tr><th id="378">378</th><td>                        }</td></tr>
<tr><th id="379">379</th><td>                        <em>unsigned</em> <dfn class="local col5 decl" id="145Tmp" title='Tmp' data-type='unsigned int' data-ref="145Tmp">Tmp</dfn> = <a class="local col4 ref" href="#134MRI" title='MRI' data-ref="134MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#141Ty" title='Ty' data-ref="141Ty">Ty</a>);</td></tr>
<tr><th id="380">380</th><td>                        <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildInsertEjjjj" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertEjjjj">buildInsert</a>(<a class="local col5 ref" href="#145Tmp" title='Tmp' data-ref="145Tmp">Tmp</a>, <a class="local col2 ref" href="#142Dst" title='Dst' data-ref="142Dst">Dst</a>, <a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg">Reg</a>, <a class="local col4 ref" href="#144Offset" title='Offset' data-ref="144Offset">Offset</a>);</td></tr>
<tr><th id="381">381</th><td>                        <a class="local col2 ref" href="#142Dst" title='Dst' data-ref="142Dst">Dst</a> = <a class="local col5 ref" href="#145Tmp" title='Tmp' data-ref="145Tmp">Tmp</a>;</td></tr>
<tr><th id="382">382</th><td>                      });</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <b>if</b> (<a class="local col2 ref" href="#142Dst" title='Dst' data-ref="142Dst">Dst</a> != <a class="local col1 ref" href="#131VRegs" title='VRegs' data-ref="131VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a>)</td></tr>
<tr><th id="385">385</th><td>      <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col1 ref" href="#131VRegs" title='VRegs' data-ref="131VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#142Dst" title='Dst' data-ref="142Dst">Dst</a>);</td></tr>
<tr><th id="386">386</th><td>    ++<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (!<a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="390">390</th><td>    <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()</span>);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <em>const</em> <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a> &amp;<dfn class="local col6 decl" id="146TLI" title='TLI' data-type='const llvm::AArch64TargetLowering &amp;' data-ref="146TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a>&gt;();</td></tr>
<tr><th id="393">393</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col7 decl" id="147AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="147AssignFn">AssignFn</dfn> =</td></tr>
<tr><th id="394">394</th><td>      <a class="local col6 ref" href="#146TLI" title='TLI' data-ref="146TLI">TLI</a>.<a class="ref" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" title='llvm::AArch64TargetLowering::CCAssignFnForCall' data-ref="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col0 ref" href="#130F" title='F' data-ref="130F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(), <i>/*IsVarArg=*/</i><b>false</b>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <a class="tu type" href="#(anonymousnamespace)::FormalArgHandler" title='(anonymous namespace)::FormalArgHandler' data-ref="(anonymousnamespace)::FormalArgHandler">FormalArgHandler</a> <dfn class="local col8 decl" id="148Handler" title='Handler' data-type='(anonymous namespace)::FormalArgHandler' data-ref="148Handler">Handler</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" title='(anonymous namespace)::FormalArgHandler::FormalArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE">(</a><a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>, <a class="local col4 ref" href="#134MRI" title='MRI' data-ref="134MRI">MRI</a>, <a class="local col7 ref" href="#147AssignFn" title='AssignFn' data-ref="147AssignFn">AssignFn</a>);</td></tr>
<tr><th id="397">397</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#136SplitArgs" title='SplitArgs' data-ref="136SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col8 ref" href="#148Handler" title='Handler' data-ref="148Handler">Handler</a></span>))</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (<a class="local col0 ref" href="#130F" title='F' data-ref="130F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>()) {</td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132MF" title='MF' data-ref="132MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>()) {</td></tr>
<tr><th id="402">402</th><td>      <i>// FIXME: we need to reimplement saveVarArgsRegisters from</i></td></tr>
<tr><th id="403">403</th><td><i>      // AArch64ISelLowering.</i></td></tr>
<tr><th id="404">404</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="405">405</th><td>    }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>    <i>// We currently pass all varargs at 8-byte alignment.</i></td></tr>
<tr><th id="408">408</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="149StackOffset" title='StackOffset' data-type='uint64_t' data-ref="149StackOffset">StackOffset</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col8 ref" href="#148Handler" title='Handler' data-ref="148Handler">Handler</a>.<a class="tu ref" href="#(anonymousnamespace)::IncomingArgHandler::StackUsed" title='(anonymous namespace)::IncomingArgHandler::StackUsed' data-use='r' data-ref="(anonymousnamespace)::IncomingArgHandler::StackUsed">StackUsed</a>, <var>8</var>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="150MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="150MFI">MFI</dfn> = <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="411">411</th><td>    <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col1 decl" id="151FuncInfo" title='FuncInfo' data-type='llvm::AArch64FunctionInfo *' data-ref="151FuncInfo">FuncInfo</dfn> = <a class="local col2 ref" href="#132MF" title='MF' data-ref="132MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="412">412</th><td>    <a class="local col1 ref" href="#151FuncInfo" title='FuncInfo' data-ref="151FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo20setVarArgsStackIndexEi" title='llvm::AArch64FunctionInfo::setVarArgsStackIndex' data-ref="_ZN4llvm19AArch64FunctionInfo20setVarArgsStackIndexEi">setVarArgsStackIndex</a>(<a class="local col0 ref" href="#150MFI" title='MFI' data-ref="150MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<var>4</var>, <a class="local col9 ref" href="#149StackOffset" title='StackOffset' data-ref="149StackOffset">StackOffset</a>, <b>true</b>));</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="152Subtarget" title='Subtarget' data-type='const llvm::AArch64Subtarget &amp;' data-ref="152Subtarget">Subtarget</dfn> = <a class="local col2 ref" href="#132MF" title='MF' data-ref="132MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;();</td></tr>
<tr><th id="416">416</th><td>  <b>if</b> (<a class="local col2 ref" href="#152Subtarget" title='Subtarget' data-ref="152Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv" title='llvm::AArch64Subtarget::hasCustomCallingConv' data-ref="_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv">hasCustomCallingConv</a>())</td></tr>
<tr><th id="417">417</th><td>    <a class="local col2 ref" href="#152Subtarget" title='Subtarget' data-ref="152Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE">UpdateCustomCalleeSavedRegs</a>(<span class='refarg'><a class="local col2 ref" href="#132MF" title='MF' data-ref="132MF">MF</a></span>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i>// Move back to the end of the basic block.</i></td></tr>
<tr><th id="420">420</th><td>  <a class="local col9 ref" href="#129MIRBuilder" title='MIRBuilder' data-ref="129MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'><a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a></span>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>bool</em> <a class="type" href="AArch64CallLowering.h.html#llvm::AArch64CallLowering" title='llvm::AArch64CallLowering' data-ref="llvm::AArch64CallLowering">AArch64CallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderEjRKNS_14MachineOperandERKNS_12CallLowering7ArgInfoENS_8ArrayRefIS7_EEj" title='llvm::AArch64CallLowering::lowerCall' data-ref="_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderEjRKNS_14MachineOperandERKNS_12CallLowering7ArgInfoENS_8ArrayRefIS7_EEj">lowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="153MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="153MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="154CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="154CallConv">CallConv</dfn>,</td></tr>
<tr><th id="427">427</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="155Callee" title='Callee' data-type='const llvm::MachineOperand &amp;' data-ref="155Callee">Callee</dfn>,</td></tr>
<tr><th id="428">428</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> &amp;<dfn class="local col6 decl" id="156OrigRet" title='OrigRet' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="156OrigRet">OrigRet</dfn>,</td></tr>
<tr><th id="429">429</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>&gt; <dfn class="local col7 decl" id="157OrigArgs" title='OrigArgs' data-type='ArrayRef&lt;llvm::CallLowering::ArgInfo&gt;' data-ref="157OrigArgs">OrigArgs</dfn>,</td></tr>
<tr><th id="430">430</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="158SwiftErrorVReg" title='SwiftErrorVReg' data-type='unsigned int' data-ref="158SwiftErrorVReg">SwiftErrorVReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="431">431</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="159MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="159MF">MF</dfn> = <a class="local col3 ref" href="#153MIRBuilder" title='MIRBuilder' data-ref="153MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="160F" title='F' data-type='const llvm::Function &amp;' data-ref="160F">F</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="433">433</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="161MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="161MRI">MRI</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="434">434</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="162DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="162DL">DL</dfn> = <a class="local col0 ref" href="#160F" title='F' data-ref="160F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="163SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="163SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="437">437</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="164OrigArg" title='OrigArg' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="164OrigArg">OrigArg</dfn> : <a class="local col7 ref" href="#157OrigArgs" title='OrigArgs' data-ref="157OrigArgs">OrigArgs</a>) {</td></tr>
<tr><th id="438">438</th><td>    <a class="member" href="#_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE" title='llvm::AArch64CallLowering::splitToValueTypes' data-ref="_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE">splitToValueTypes</a>(<a class="local col4 ref" href="#164OrigArg" title='OrigArg' data-ref="164OrigArg">OrigArg</a>, <span class='refarg'><a class="local col3 ref" href="#163SplitArgs" title='SplitArgs' data-ref="163SplitArgs">SplitArgs</a></span>, <a class="local col2 ref" href="#162DL" title='DL' data-ref="162DL">DL</a>, <span class='refarg'><a class="local col1 ref" href="#161MRI" title='MRI' data-ref="161MRI">MRI</a></span>, <a class="local col4 ref" href="#154CallConv" title='CallConv' data-ref="154CallConv">CallConv</a>,</td></tr>
<tr><th id="439">439</th><td>                      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<em>unsigned</em> <dfn class="local col5 decl" id="165Reg" title='Reg' data-type='unsigned int' data-ref="165Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="166Offset" title='Offset' data-type='uint64_t' data-ref="166Offset">Offset</dfn>) {</td></tr>
<tr><th id="440">440</th><td>                        <a class="local col3 ref" href="#153MIRBuilder" title='MIRBuilder' data-ref="153MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col5 ref" href="#165Reg" title='Reg' data-ref="165Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col4 ref" href="#164OrigArg" title='OrigArg' data-ref="164OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>, <a class="local col6 ref" href="#166Offset" title='Offset' data-ref="166Offset">Offset</a>);</td></tr>
<tr><th id="441">441</th><td>                      });</td></tr>
<tr><th id="442">442</th><td>    <i>// AAPCS requires that we zero-extend i1 to 8 bits by the caller.</i></td></tr>
<tr><th id="443">443</th><td>    <b>if</b> (<a class="local col4 ref" href="#164OrigArg" title='OrigArg' data-ref="164OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>1</var>))</td></tr>
<tr><th id="444">444</th><td>      <a class="local col3 ref" href="#163SplitArgs" title='SplitArgs' data-ref="163SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy7setZExtEv" title='llvm::ISD::ArgFlagsTy::setZExt' data-ref="_ZN4llvm3ISD10ArgFlagsTy7setZExtEv">setZExt</a>();</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// Find out which ABI gets to decide where things go.</i></td></tr>
<tr><th id="448">448</th><td>  <em>const</em> <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a> &amp;<dfn class="local col7 decl" id="167TLI" title='TLI' data-type='const llvm::AArch64TargetLowering &amp;' data-ref="167TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a>&gt;();</td></tr>
<tr><th id="449">449</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col8 decl" id="168AssignFnFixed" title='AssignFnFixed' data-type='CCAssignFn *' data-ref="168AssignFnFixed">AssignFnFixed</dfn> =</td></tr>
<tr><th id="450">450</th><td>      <a class="local col7 ref" href="#167TLI" title='TLI' data-ref="167TLI">TLI</a>.<a class="ref" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" title='llvm::AArch64TargetLowering::CCAssignFnForCall' data-ref="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col4 ref" href="#154CallConv" title='CallConv' data-ref="154CallConv">CallConv</a>, <i>/*IsVarArg=*/</i><b>false</b>);</td></tr>
<tr><th id="451">451</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col9 decl" id="169AssignFnVarArg" title='AssignFnVarArg' data-type='CCAssignFn *' data-ref="169AssignFnVarArg">AssignFnVarArg</dfn> =</td></tr>
<tr><th id="452">452</th><td>      <a class="local col7 ref" href="#167TLI" title='TLI' data-ref="167TLI">TLI</a>.<a class="ref" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" title='llvm::AArch64TargetLowering::CCAssignFnForCall' data-ref="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col4 ref" href="#154CallConv" title='CallConv' data-ref="154CallConv">CallConv</a>, <i>/*IsVarArg=*/</i><b>true</b>);</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <em>auto</em> <dfn class="local col0 decl" id="170CallSeqStart" title='CallSeqStart' data-type='auto' data-ref="170CallSeqStart">CallSeqStart</dfn> = MIRBuilder.buildInstr(AArch64::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::AArch64&apos;">ADJCALLSTACKDOWN</span>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <i>// Create a temporarily-floating call instruction so we can add the implicit</i></td></tr>
<tr><th id="457">457</th><td><i>  // uses of arg registers.</i></td></tr>
<tr><th id="458">458</th><td>  <em>auto</em> <dfn class="local col1 decl" id="171MIB" title='MIB' data-type='auto' data-ref="171MIB">MIB</dfn> = MIRBuilder.buildInstrNoInsert(Callee.isReg() ? AArch64::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::AArch64&apos;">BLR</span></td></tr>
<tr><th id="459">459</th><td>                                                          : AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span>);</td></tr>
<tr><th id="460">460</th><td>  MIB.add(Callee);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <i>// Tell the call which registers are clobbered.</i></td></tr>
<tr><th id="463">463</th><td>  <em>auto</em> <dfn class="local col2 decl" id="172TRI" title='TRI' data-type='const llvm::AArch64RegisterInfo *' data-ref="172TRI">TRI</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="464">464</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="173Mask" title='Mask' data-type='const uint32_t *' data-ref="173Mask">Mask</dfn> = <a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI">TRI</a>-&gt;<a class="ref" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>, <a class="local col0 ref" href="#160F" title='F' data-ref="160F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="465">465</th><td>  <b>if</b> (<a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv" title='llvm::AArch64Subtarget::hasCustomCallingConv' data-ref="_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv">hasCustomCallingConv</a>())</td></tr>
<tr><th id="466">466</th><td>    <a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI">TRI</a>-&gt;<a class="ref" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj" title='llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj">UpdateCustomCallPreservedMask</a>(<span class='refarg'><a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a></span>, &amp;<a class="local col3 ref" href="#173Mask" title='Mask' data-ref="173Mask">Mask</a>);</td></tr>
<tr><th id="467">467</th><td>  MIB.addRegMask(Mask);</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (<a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI">TRI</a>-&gt;<a class="ref" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::isAnyArgRegReserved' data-ref="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE">isAnyArgRegReserved</a>(<a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>))</td></tr>
<tr><th id="470">470</th><td>    <a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI">TRI</a>-&gt;<a class="ref" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::emitReservedArgRegCallError' data-ref="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE">emitReservedArgRegCallError</a>(<a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <i>// Do the actual argument marshalling.</i></td></tr>
<tr><th id="473">473</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="174PhysRegs" title='PhysRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="174PhysRegs">PhysRegs</dfn>;</td></tr>
<tr><th id="474">474</th><td>  <a class="tu type" href="#(anonymousnamespace)::OutgoingArgHandler" title='(anonymous namespace)::OutgoingArgHandler' data-ref="(anonymousnamespace)::OutgoingArgHandler">OutgoingArgHandler</a> <dfn class="local col5 decl" id="175Handler" title='Handler' data-type='(anonymous namespace)::OutgoingArgHandler' data-ref="175Handler">Handler</dfn>(MIRBuilder, MRI, MIB, AssignFnFixed,</td></tr>
<tr><th id="475">475</th><td>                             AssignFnVarArg);</td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col3 ref" href="#153MIRBuilder" title='MIRBuilder' data-ref="153MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#163SplitArgs" title='SplitArgs' data-ref="163SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col5 ref" href="#175Handler" title='Handler' data-ref="175Handler">Handler</a></span>))</td></tr>
<tr><th id="477">477</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>// Now we can add the actual call instruction to the correct basic block.</i></td></tr>
<tr><th id="480">480</th><td>  MIRBuilder.insertInstr(MIB);</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i>// If Callee is a reg, since it is used by a target specific</i></td></tr>
<tr><th id="483">483</th><td><i>  // instruction, it must have a register class matching the</i></td></tr>
<tr><th id="484">484</th><td><i>  // constraint of that instruction.</i></td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (Callee.isReg())</td></tr>
<tr><th id="486">486</th><td>    MIB-&gt;getOperand(<var>0</var>).setReg(constrainOperandRegClass(</td></tr>
<tr><th id="487">487</th><td>        MF, *TRI, MRI, *MF.getSubtarget().getInstrInfo(),</td></tr>
<tr><th id="488">488</th><td>        *MF.getSubtarget().getRegBankInfo(), *MIB, MIB-&gt;getDesc(), Callee, <var>0</var>));</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <i>// Finally we can copy the returned value back into its virtual-register. In</i></td></tr>
<tr><th id="491">491</th><td><i>  // symmetry with the arugments, the physical register must be an</i></td></tr>
<tr><th id="492">492</th><td><i>  // implicit-define of the call instruction.</i></td></tr>
<tr><th id="493">493</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col6 decl" id="176RetAssignFn" title='RetAssignFn' data-type='CCAssignFn *' data-ref="176RetAssignFn">RetAssignFn</dfn> = <a class="local col7 ref" href="#167TLI" title='TLI' data-ref="167TLI">TLI</a>.<a class="ref" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj" title='llvm::AArch64TargetLowering::CCAssignFnForReturn' data-ref="_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj">CCAssignFnForReturn</a>(<a class="local col0 ref" href="#160F" title='F' data-ref="160F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="local col6 ref" href="#156OrigRet" title='OrigRet' data-ref="156OrigRet">OrigRet</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>) {</td></tr>
<tr><th id="495">495</th><td>    <a class="local col3 ref" href="#163SplitArgs" title='SplitArgs' data-ref="163SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="177RegOffsets" title='RegOffsets' data-type='SmallVector&lt;uint64_t, 8&gt;' data-ref="177RegOffsets">RegOffsets</dfn>;</td></tr>
<tr><th id="498">498</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="178SplitRegs" title='SplitRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="178SplitRegs">SplitRegs</dfn>;</td></tr>
<tr><th id="499">499</th><td>    <a class="member" href="#_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE" title='llvm::AArch64CallLowering::splitToValueTypes' data-ref="_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEjRKSt8functionIFvjmEE">splitToValueTypes</a>(<a class="local col6 ref" href="#156OrigRet" title='OrigRet' data-ref="156OrigRet">OrigRet</a>, <span class='refarg'><a class="local col3 ref" href="#163SplitArgs" title='SplitArgs' data-ref="163SplitArgs">SplitArgs</a></span>, <a class="local col2 ref" href="#162DL" title='DL' data-ref="162DL">DL</a>, <span class='refarg'><a class="local col1 ref" href="#161MRI" title='MRI' data-ref="161MRI">MRI</a></span>, <a class="local col0 ref" href="#160F" title='F' data-ref="160F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(),</td></tr>
<tr><th id="500">500</th><td>                      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<em>unsigned</em> <dfn class="local col9 decl" id="179Reg" title='Reg' data-type='unsigned int' data-ref="179Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="180Offset" title='Offset' data-type='uint64_t' data-ref="180Offset">Offset</dfn>) {</td></tr>
<tr><th id="501">501</th><td>                        <a class="local col7 ref" href="#177RegOffsets" title='RegOffsets' data-ref="177RegOffsets">RegOffsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#180Offset" title='Offset' data-ref="180Offset">Offset</a>);</td></tr>
<tr><th id="502">502</th><td>                        <a class="local col8 ref" href="#178SplitRegs" title='SplitRegs' data-ref="178SplitRegs">SplitRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#179Reg" title='Reg' data-ref="179Reg">Reg</a>);</td></tr>
<tr><th id="503">503</th><td>                      });</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>    <a class="tu type" href="#(anonymousnamespace)::CallReturnHandler" title='(anonymous namespace)::CallReturnHandler' data-ref="(anonymousnamespace)::CallReturnHandler">CallReturnHandler</a> <dfn class="local col1 decl" id="181Handler" title='Handler' data-type='(anonymous namespace)::CallReturnHandler' data-ref="181Handler">Handler</dfn>(MIRBuilder, MRI, MIB, RetAssignFn);</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col3 ref" href="#153MIRBuilder" title='MIRBuilder' data-ref="153MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#163SplitArgs" title='SplitArgs' data-ref="163SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col1 ref" href="#181Handler" title='Handler' data-ref="181Handler">Handler</a></span>))</td></tr>
<tr><th id="507">507</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <b>if</b> (!<a class="local col7 ref" href="#177RegOffsets" title='RegOffsets' data-ref="177RegOffsets">RegOffsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="510">510</th><td>      <a class="local col3 ref" href="#153MIRBuilder" title='MIRBuilder' data-ref="153MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildSequenceEjNS_8ArrayRefIjEENS1_ImEE" title='llvm::MachineIRBuilder::buildSequence' data-ref="_ZN4llvm16MachineIRBuilder13buildSequenceEjNS_8ArrayRefIjEENS1_ImEE">buildSequence</a>(<a class="local col6 ref" href="#156OrigRet" title='OrigRet' data-ref="156OrigRet">OrigRet</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#178SplitRegs" title='SplitRegs' data-ref="178SplitRegs">SplitRegs</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#177RegOffsets" title='RegOffsets' data-ref="177RegOffsets">RegOffsets</a>);</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (<a class="local col8 ref" href="#158SwiftErrorVReg" title='SwiftErrorVReg' data-ref="158SwiftErrorVReg">SwiftErrorVReg</a>) {</td></tr>
<tr><th id="514">514</th><td>    MIB.addDef(AArch64::<span class='error' title="no member named &apos;X21&apos; in namespace &apos;llvm::AArch64&apos;">X21</span>, RegState::Implicit);</td></tr>
<tr><th id="515">515</th><td>    MIRBuilder.buildCopy(SwiftErrorVReg, AArch64::<span class='error' title="no member named &apos;X21&apos; in namespace &apos;llvm::AArch64&apos;">X21</span>);</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  CallSeqStart.addImm(Handler.StackSize).addImm(<var>0</var>);</td></tr>
<tr><th id="519">519</th><td>  MIRBuilder.buildInstr(AArch64::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::AArch64&apos;">ADJCALLSTACKUP</span>)</td></tr>
<tr><th id="520">520</th><td>      .addImm(Handler.StackSize)</td></tr>
<tr><th id="521">521</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
