# read design 
read_verilog ../verif/riscv_alu.v

# generic synthesis
synth -top riscv_alu

#
tee -o stat_ag.txt stat
