--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml sys_tim011_anvyl.twx sys_tim011_anvyl.ncd -o
sys_tim011_anvyl.twr sys_tim011_anvyl.pcf -ucf Anvyl_Master.ucf

Design file:              sys_tim011_anvyl.ncd
Physical constraint file: sys_tim011_anvyl.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 896 paths analyzed, 153 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.671ns.
--------------------------------------------------------------------------------

Paths for end point freq4096 (SLICE_X23Y66.A4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_11 (FF)
  Destination:          freq4096 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.506 - 0.511)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_power_11 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.DQ      Tcko                  0.408   prescale_power<11>
                                                       prescale_power_11
    SLICE_X33Y66.D3      net (fanout=2)        0.922   prescale_power<11>
    SLICE_X33Y66.D       Tilo                  0.259   prescale_power<10>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>2
    SLICE_X33Y65.A5      net (fanout=1)        0.348   GND_4_o_prescale_power[15]_equal_4_o<15>1
    SLICE_X33Y65.A       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>3
    SLICE_X23Y66.A4      net (fanout=10)       1.113   GND_4_o_prescale_power[15]_equal_4_o
    SLICE_X23Y66.CLK     Tas                   0.322   freq4096
                                                       freq4096_rstpot
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.248ns logic, 2.383ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_5 (FF)
  Destination:          freq4096 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.468ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.506 - 0.512)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_power_5 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.BQ      Tcko                  0.408   prescale_power<5>
                                                       prescale_power_5
    SLICE_X33Y65.D5      net (fanout=2)        0.816   prescale_power<5>
    SLICE_X33Y65.D       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>1
    SLICE_X33Y65.A3      net (fanout=1)        0.291   GND_4_o_prescale_power[15]_equal_4_o<15>
    SLICE_X33Y65.A       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>3
    SLICE_X23Y66.A4      net (fanout=10)       1.113   GND_4_o_prescale_power[15]_equal_4_o
    SLICE_X23Y66.CLK     Tas                   0.322   freq4096
                                                       freq4096_rstpot
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.248ns logic, 2.220ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_10 (FF)
  Destination:          freq4096 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.506 - 0.511)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_power_10 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.CQ      Tcko                  0.391   prescale_power<10>
                                                       prescale_power_10
    SLICE_X33Y66.D6      net (fanout=2)        0.724   prescale_power<10>
    SLICE_X33Y66.D       Tilo                  0.259   prescale_power<10>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>2
    SLICE_X33Y65.A5      net (fanout=1)        0.348   GND_4_o_prescale_power[15]_equal_4_o<15>1
    SLICE_X33Y65.A       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>3
    SLICE_X23Y66.A4      net (fanout=10)       1.113   GND_4_o_prescale_power[15]_equal_4_o
    SLICE_X23Y66.CLK     Tas                   0.322   freq4096
                                                       freq4096_rstpot
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.231ns logic, 2.185ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_13 (SLICE_X26Y55.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_4 (FF)
  Destination:          prescale_baud_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.143 - 0.156)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_4 to prescale_baud_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y53.AQ      Tcko                  0.447   prescale_baud<6>
                                                       prescale_baud_4
    SLICE_X27Y53.D2      net (fanout=2)        1.032   prescale_baud<4>
    SLICE_X27Y53.D       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y53.A3      net (fanout=1)        0.291   GND_4_o_prescale_baud[15]_equal_1_o<15>
    SLICE_X27Y53.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y55.SR      net (fanout=6)        0.644   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y55.CLK     Tsrck                 0.442   prescale_baud<15>
                                                       prescale_baud_13
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.407ns logic, 1.967ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_10 (FF)
  Destination:          prescale_baud_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.094ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.143 - 0.154)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_10 to prescale_baud_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.CQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_10
    SLICE_X27Y54.A1      net (fanout=2)        0.609   prescale_baud<10>
    SLICE_X27Y54.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y53.A4      net (fanout=1)        0.434   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y53.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y55.SR      net (fanout=6)        0.644   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y55.CLK     Tsrck                 0.442   prescale_baud<15>
                                                       prescale_baud_13
    -------------------------------------------------  ---------------------------
    Total                                      3.094ns (1.407ns logic, 1.687ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_8 (FF)
  Destination:          prescale_baud_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.143 - 0.154)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_8 to prescale_baud_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.AQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_8
    SLICE_X27Y54.A2      net (fanout=2)        0.605   prescale_baud<8>
    SLICE_X27Y54.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y53.A4      net (fanout=1)        0.434   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y53.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y55.SR      net (fanout=6)        0.644   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y55.CLK     Tsrck                 0.442   prescale_baud<15>
                                                       prescale_baud_13
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.407ns logic, 1.683ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_15 (SLICE_X26Y55.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_4 (FF)
  Destination:          prescale_baud_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.143 - 0.156)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_4 to prescale_baud_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y53.AQ      Tcko                  0.447   prescale_baud<6>
                                                       prescale_baud_4
    SLICE_X27Y53.D2      net (fanout=2)        1.032   prescale_baud<4>
    SLICE_X27Y53.D       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y53.A3      net (fanout=1)        0.291   GND_4_o_prescale_baud[15]_equal_1_o<15>
    SLICE_X27Y53.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y55.SR      net (fanout=6)        0.644   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y55.CLK     Tsrck                 0.439   prescale_baud<15>
                                                       prescale_baud_15
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.404ns logic, 1.967ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_10 (FF)
  Destination:          prescale_baud_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.143 - 0.154)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_10 to prescale_baud_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.CQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_10
    SLICE_X27Y54.A1      net (fanout=2)        0.609   prescale_baud<10>
    SLICE_X27Y54.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y53.A4      net (fanout=1)        0.434   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y53.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y55.SR      net (fanout=6)        0.644   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y55.CLK     Tsrck                 0.439   prescale_baud<15>
                                                       prescale_baud_15
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.404ns logic, 1.687ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_8 (FF)
  Destination:          prescale_baud_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.143 - 0.154)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_8 to prescale_baud_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.AQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_8
    SLICE_X27Y54.A2      net (fanout=2)        0.605   prescale_baud<8>
    SLICE_X27Y54.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y53.A4      net (fanout=1)        0.434   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y53.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y55.SR      net (fanout=6)        0.644   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y55.CLK     Tsrck                 0.439   prescale_baud<15>
                                                       prescale_baud_15
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.404ns logic, 1.683ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point freq4096 (SLICE_X23Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               freq4096 (FF)
  Destination:          freq4096 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: freq4096 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y66.AQ      Tcko                  0.198   freq4096
                                                       freq4096
    SLICE_X23Y66.A6      net (fanout=4)        0.037   freq4096
    SLICE_X23Y66.CLK     Tah         (-Th)    -0.215   freq4096
                                                       freq4096_rstpot
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point prescale_power_15 (SLICE_X32Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               prescale_power_15 (FF)
  Destination:          prescale_power_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: prescale_power_15 to prescale_power_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.200   prescale_power<15>
                                                       prescale_power_15
    SLICE_X32Y67.D6      net (fanout=2)        0.026   prescale_power<15>
    SLICE_X32Y67.CLK     Tah         (-Th)    -0.237   prescale_power<15>
                                                       Mcount_prescale_power_lut<15>_INV_0
                                                       Mcount_prescale_power_xor<15>
                                                       prescale_power_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point clockgen/q_12 (SLICE_X46Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clockgen/q_12 (FF)
  Destination:          clockgen/q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP falling at 15.000ns
  Destination Clock:    CLK_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clockgen/q_12 to clockgen/q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y37.DQ      Tcko                  0.200   clockgen/q<12>
                                                       clockgen/q_12
    SLICE_X46Y37.D6      net (fanout=13)       0.034   clockgen/q<12>
    SLICE_X46Y37.CLK     Tah         (-Th)    -0.237   clockgen/q<12>
                                                       clockgen/q<12>_rt
                                                       clockgen/Mcount_q_xor<11>
                                                       clockgen/q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.437ns logic, 0.034ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: prescale_power<3>/CLK
  Logical resource: prescale_power_3/CK
  Location pin: SLICE_X32Y64.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: prescale_power<5>/CLK
  Logical resource: prescale_power_5/CK
  Location pin: SLICE_X32Y65.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.671|         |         |    1.612|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 896 paths, 0 nets, and 135 connections

Design statistics:
   Minimum period:   3.671ns{1}   (Maximum frequency: 272.405MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 07 13:54:45 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



