
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 620.156 ; gain = 219.445
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcu250-figd2104-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2384.180 ; gain = 431.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dut' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_standarisedData_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_standarisedData_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_standarisedData_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_standarisedData_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_pca_m_pcVals_0_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_pca_m_pcVals_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_pca_m_pcVals_0_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_pca_m_pcVals_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_pca_m_pcVecs_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_pca_m_pcVecs_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_pca_m_pcVecs_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_pca_m_pcVecs_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_aveImpl_double_15_80_1_2_16_s' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_flow_control_loop_pipe_sequential_init' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_flow_control_loop_pipe_sequential_init' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dadddsub_64ns_64ns_64_8_full_dsp_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadddsub_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dadddsub_64ns_64ns_64_8_full_dsp_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadddsub_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dadd_64ns_64ns_64_8_full_dsp_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadd_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dadd_64ns_64ns_64_8_full_dsp_1_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dadd_64ns_64ns_64_8_full_dsp_1_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dadd_64ns_64ns_64_8_full_dsp_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadd_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_ddiv_64ns_64ns_64_31_no_dsp_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_ddiv_64ns_64ns_64_31_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_ddiv_64ns_64ns_64_31_no_dsp_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_ddiv_64ns_64ns_64_31_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_sitodp_32ns_64_5_no_dsp_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sitodp_32ns_64_5_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_sitodp_32ns_64_5_no_dsp_1_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_sitodp_32ns_64_5_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_sitodp_32ns_64_5_no_dsp_1_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_sitodp_32ns_64_5_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_sitodp_32ns_64_5_no_dsp_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sitodp_32ns_64_5_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_aveImpl_double_15_80_1_2_16_s' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_covCoreWrapper_double_15_80_1_2_16_s' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCoreWrapper_double_15_80_1_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_covCorePart1_double_15_80_1_2_16_s' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dmul_64ns_64ns_64_8_max_dsp_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dmul_64ns_64ns_64_8_max_dsp_1_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dmul_64ns_64ns_64_8_max_dsp_1_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dmul_64ns_64ns_64_8_max_dsp_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_covCorePart1_double_15_80_1_2_16_s' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_covCorePart2_double_15_2_16_s' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart2_double_15_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_covCorePart2_double_15_2_16_s' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCorePart2_double_15_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_fifo_w64_d32_A' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w64_d32_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_fifo_w64_d32_A_ram' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w64_d32_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'dut_fifo_w64_d32_A_ram' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w64_d32_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'dut_fifo_w64_d32_A' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w64_d32_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_fifo_w32_d2_S' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_fifo_w32_d2_S_ShiftReg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w32_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dut_fifo_w32_d2_S_ShiftReg' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w32_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'dut_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_dut_fifo_w32_d2_S_ShiftReg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_dut_fifo_w32_d2_S_ShiftReg' of module 'dut_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w32_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_fifo_w32_d2_S' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_start_for_covCorePart2_double_15_2_16_U0' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_start_for_covCorePart2_double_15_2_16_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_start_for_covCorePart2_double_15_2_16_U0_ShiftReg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_start_for_covCorePart2_double_15_2_16_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'dut_start_for_covCorePart2_double_15_2_16_U0_ShiftReg' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_start_for_covCorePart2_double_15_2_16_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'dut_start_for_covCorePart2_double_15_2_16_U0_ShiftReg' is unconnected for instance 'U_dut_start_for_covCorePart2_double_15_2_16_U0_ShiftReg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_start_for_covCorePart2_double_15_2_16_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_dut_start_for_covCorePart2_double_15_2_16_U0_ShiftReg' of module 'dut_start_for_covCorePart2_double_15_2_16_U0_ShiftReg' has 6 connections declared, but only 5 given [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_start_for_covCorePart2_double_15_2_16_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'dut_start_for_covCorePart2_double_15_2_16_U0' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_start_for_covCorePart2_double_15_2_16_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_covCoreWrapper_double_15_80_1_2_16_s' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_covCoreWrapper_double_15_80_1_2_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_mac_muladd_8s_8s_8ns_8_4_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dut_mac_muladd_8s_8s_8ns_8_4_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_dSortedBuf_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_dSortedBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_dSortedBuf_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_dSortedBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_iSortedBuf_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_iSortedBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_iSortedBuf_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_iSortedBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_dataA_2D_RAM_T2P_URAM_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_dataA_2D_RAM_T2P_URAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_dataA_2D_RAM_T2P_URAM_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_dataA_2D_RAM_T2P_URAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_eigVals_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_eigVals_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_eigVals_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_eigVals_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_eigVecs_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_eigVecs_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_eigVecs_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_eigVecs_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_mul_8s_5ns_8_1_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_8s_5ns_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dut_mul_8s_5ns_8_1_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_8s_5ns_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_gesvdj_2D_double_16_1_16_s' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_gesvdj_2D_double_16_1_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_s' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_jacobi_rotation_2x2_double_16_s' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_jacobi_rotation_2x2_double_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dsub_64ns_64ns_64_6_no_dsp_0' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dsub_64ns_64ns_64_6_no_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dsub_64ns_64ns_64_6_no_dsp_0_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dsub_64ns_64ns_64_6_no_dsp_0_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dsub_64ns_64ns_64_6_no_dsp_0' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dsub_64ns_64ns_64_6_no_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dadd_64ns_64ns_64_6_no_dsp_0' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadd_64ns_64ns_64_6_no_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dadd_64ns_64ns_64_6_no_dsp_0_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dadd_64ns_64ns_64_6_no_dsp_0_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dadd_64ns_64ns_64_6_no_dsp_0' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadd_64ns_64ns_64_6_no_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dcmp_64ns_64ns_1_2_no_dsp_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dcmp_64ns_64ns_1_2_no_dsp_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dsqrt_64ns_64ns_64_30_no_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/ip/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dsqrt_64ns_64ns_64_30_no_dsp_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_jacobi_rotation_2x2_double_16_s' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_jacobi_rotation_2x2_double_16_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_funcDataflow_double_16_1_16_8' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_funcDataflow_double_16_1_16_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_unrollRow_double_16_1_16_9' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_unrollRow_double_16_1_16_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_unrollRow_double_16_1_16_9' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_unrollRow_double_16_1_16_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_unrollCol_double_16_1_16_10' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_unrollCol_double_16_1_16_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_unrollCol_double_16_1_16_10' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_unrollCol_double_16_1_16_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_sparsemux_17_3_64_1_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sparsemux_17_3_64_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sparsemux_17_3_64_1_1.v:78]
INFO: [Synth 8-6155] done synthesizing module 'dut_sparsemux_17_3_64_1_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sparsemux_17_3_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_funcDataflow_double_16_1_16_8' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_funcDataflow_double_16_1_16_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_Jacobi_svd_double_16_1_16_s' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_gesvdj_2D_double_16_1_16_s' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_gesvdj_2D_double_16_1_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_mac_muladd_8s_5ns_5ns_8_4_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dut_mac_muladd_8s_5ns_5ns_8_4_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_VITIS_LOOP_125_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_125_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_VITIS_LOOP_125_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_125_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_NSort_shift_buf_Loop' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_NSort_shift_buf_Loop' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_NSort_shift_buf_Loop12' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_NSort_shift_buf_Loop12' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop12.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_urem_32ns_3ns_2_36_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'dut_urem_32ns_3ns_2_36_1_divider' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dut_urem_32ns_3ns_2_36_1_divider' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dut_urem_32ns_3ns_2_36_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'dut_sparsemux_7_2_8_1_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_sparsemux_7_2_8_1_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'dut_sparsemux_7_2_64_1_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sparsemux_7_2_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_sparsemux_7_2_64_1_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_sparsemux_7_2_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_VITIS_LOOP_238_2' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_238_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_VITIS_LOOP_238_2' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_238_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_implement_Pipeline_VITIS_LOOP_244_4' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_244_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement_Pipeline_VITIS_LOOP_244_4' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_244_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_implement' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_321_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_mul_32ns_34ns_65_2_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_32ns_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dut_mul_32ns_34ns_65_2_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_32ns_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_321_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_mul_32ns_32ns_64_2_1' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dut_mul_32ns_32ns_64_2_1' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dut' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:582]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter10_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:583]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter11_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:584]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter12_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:585]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter13_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:586]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter14_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:587]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter15_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:588]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter16_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:589]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter17_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:590]
WARNING: [Synth 8-6014] Unused sequential element values_addr_reg_349_pp0_iter9_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v:583]
WARNING: [Synth 8-3936] Found unconnected internal register 'dc_reg_398_reg' and it is trimmed from '64' to '63' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.v:301]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln112_1_reg_365_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v:292]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1085]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter10_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1086]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter11_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1087]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter12_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1088]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter13_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1089]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter14_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1090]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter15_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1091]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter16_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1092]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter17_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1093]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter18_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1094]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter19_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1095]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter20_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1096]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter21_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1097]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter22_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1098]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter23_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1099]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter24_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1100]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter25_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1101]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter26_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1102]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter27_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1103]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter28_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1104]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter29_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1105]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter30_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1106]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter31_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1107]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter32_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1108]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter33_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1109]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter34_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1110]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter35_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1111]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter36_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1112]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter4_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1113]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter5_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1114]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter6_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1115]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter7_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1116]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter8_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1117]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_2_addr_reg_532_pp0_iter9_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1086]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1119]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter10_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1120]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter11_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1121]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter12_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1122]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter13_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1123]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter14_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1124]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter15_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1125]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter16_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1126]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter17_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1127]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter18_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1128]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter19_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1129]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter20_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1130]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter21_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1131]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter22_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1132]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter23_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1133]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter24_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1134]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter25_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1135]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter26_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1136]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter27_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1137]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter28_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1138]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter29_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1139]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter30_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1140]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter31_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1141]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter32_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1142]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter33_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1143]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter34_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1144]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter35_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1145]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter36_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1146]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter4_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1147]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter5_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1148]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter6_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1149]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter7_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1150]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter8_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1151]
WARNING: [Synth 8-6014] Unused sequential element pcVecs_addr_reg_522_pp0_iter9_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v:1120]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_613_reg' and it is trimmed from '31' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1401]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1171]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter10_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1172]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter11_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1173]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter12_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1174]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter13_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1175]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter14_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1176]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter15_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1177]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter16_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1178]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter17_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1179]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter18_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1180]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter19_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1181]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter20_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1182]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter21_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1183]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter22_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1184]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter23_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1185]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter24_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1186]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter25_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1187]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter26_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1188]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter27_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1189]
WARNING: [Synth 8-6014] Unused sequential element pcVecsNorm_2_addr_reg_643_pp0_iter28_reg_reg was removed.  [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v:1190]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_329_reg' and it is trimmed from '31' to '5' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:293]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_324_reg' and it is trimmed from '31' to '5' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_319_reg' and it is trimmed from '31' to '5' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_7_reg_280_pp0_iter3_reg_reg' and it is trimmed from '32' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:291]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_7_reg_280_pp0_iter2_reg_reg' and it is trimmed from '32' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:290]
WARNING: [Synth 8-7129] Port reset in module dut_mul_32ns_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[18] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized120 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized120 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized120 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized120 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized120 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.977 ; gain = 926.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.977 ; gain = 926.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.977 ; gain = 926.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3038.773 ; gain = 39.387
INFO: [Netlist 29-17] Analyzing 44570 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/dut_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/dut_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 3601.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 63 instances
  FDE => FDRE: 179 instances

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3810.492 ; gain = 209.211
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:01:12 . Memory (MB): peak = 3810.492 ; gain = 1858.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'd_reg_576_pp0_iter7_reg_reg' and it is trimmed from '64' to '63' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_jacobi_rotation_2x2_double_16_s.v:1513]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln112_1_reg_365_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v:282]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln112_1_reg_365_reg' and it is trimmed from '5' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v:281]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '32' to '2' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '2' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_7_reg_280_pp0_iter1_reg_reg' and it is trimmed from '32' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:282]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_7_reg_280_reg' and it is trimmed from '32' to '4' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_321_1.v:281]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "dut_pca_m_pcVals_0_RAM_AUTO_1R1W:/ram_reg" of size (depth=3 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dut_pca_m_pcVecs_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "dut_pca_m_pcVecs_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "dut_pca_m_pcVecs_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "dut_fifo_w64_d32_A_ram:/mem_reg" of size (depth=31 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dut_implement_dSortedBuf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "dut_implement_dSortedBuf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "dut_implement_dSortedBuf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dut_implement_iSortedBuf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "dut_implement_iSortedBuf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"dut_implement_dataA_2D_RAM_T2P_URAM_1R1W:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "dut_implement_dataA_2D_RAM_T2P_URAM_1R1W:/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("dut_implement_dataA_2D_RAM_T2P_URAM_1R1W:/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"dut_implement_dataA_2D_RAM_T2P_URAM_1R1W:/ram_reg"'.
WARNING: [Synth 8-5810] UltraRAM "dut_implement_dataA_2D_RAM_T2P_URAM_1R1W:/ram_reg" is in TDP mode. Simulation mismatches may occur when both port A and B access same address, either both ports have write operations or port A has read operation while port B has write operation.
INFO: [Synth 8-3971] The signal "dut_implement_dataA_2D_RAM_T2P_URAM_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "dut_implement_eigVals_RAM_AUTO_1R1W:/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W:/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W:/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb:/ram_reg" of size (depth=3 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:24 . Memory (MB): peak = 3810.492 ; gain = 1858.297
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dadd_64ns_64ns_64_8_full_dsp_1:/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dadd_64ns_64ns_64_8_full_dsp_1:/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dadd_64ns_64ns_64_8_full_dsp_1:/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dadd_64ns_64ns_64_8_full_dsp_1:/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized72) to 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized72) to 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized13) to 'dut_ddiv_64ns_64ns_64_31_no_dsp_1:/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized72) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized72) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'dut_sitodp_32ns_64_5_no_dsp_1:/dut_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dmul_64ns_64ns_64_8_max_dsp_1:/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'dut_dmul_64ns_64ns_64_8_max_dsp_1:/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'dut_dmul_64ns_64ns_64_8_max_dsp_1:/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dmul_64ns_64ns_64_8_max_dsp_1:/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dmul_64ns_64ns_64_8_max_dsp_1:/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dmul_64ns_64ns_64_8_max_dsp_1:/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic__parameterized0:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'flt_add_logic__parameterized0:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic__parameterized0:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'flt_add_logic__parameterized0:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'dut_dsub_64ns_64ns_64_6_no_dsp_0:/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dsub_64ns_64ns_64_6_no_dsp_0:/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dsub_64ns_64ns_64_6_no_dsp_0:/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dsub_64ns_64ns_64_6_no_dsp_0:/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dadd_64ns_64ns_64_6_no_dsp_0:/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dadd_64ns_64ns_64_6_no_dsp_0:/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dadd_64ns_64ns_64_6_no_dsp_0:/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dadd_64ns_64ns_64_6_no_dsp_0:/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dcmp_64ns_64ns_1_2_no_dsp_1:/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized72) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized72) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0:/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_8ns_8_4_1_U261/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_8ns_8_4_1_U261/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_8ns_8_4_1_U261/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_8ns_8_4_1_U261/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:33]
INFO: [Synth 8-6904] The RAM "inst/signFlip_U/ram_reg" of size (depth=3 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_5ns_5ns_8_4_1_U239/dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_5ns_5ns_8_4_1_U239/dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_5ns_5ns_8_4_1_U239/dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_5ns_5ns_8_4_1_U239/dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v:33]
INFO: [Synth 8-6904] The RAM "inst/pcVecs_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecs_1_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecs_2_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecsNorm_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecsNorm_1_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecsNorm_2_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/eigVals_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U337/buff0_reg' and it is trimmed from '65' to '39' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_32ns_34ns_65_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U338/buff0_reg' and it is trimmed from '65' to '39' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mul_32ns_34ns_65_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216/mac_muladd_8s_8s_8ns_8_4_1_U88/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216/mac_muladd_8s_8s_8ns_8_4_1_U88/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216/mac_muladd_8s_8s_8ns_8_4_1_U88/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216/mac_muladd_8s_8s_8ns_8_4_1_U88/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '8' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v:33]
INFO: [Synth 8-6904] The RAM "inst/pca_m_pcVals_0_U/ram_reg" of size (depth=3 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pca_m_pcVals_1_U/ram_reg" of size (depth=3 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/signFlip_U/ram_reg" of size (depth=3 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/dSortedBuf_U/ram_reg") is too shallow (depth = 3) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/dSortedBuf_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/dSortedBuf_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/dSortedBuf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/iSortedBuf_U/ram_reg") is too shallow (depth = 3) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/iSortedBuf_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/iSortedBuf_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"inst/dataA_2D_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "inst/dataA_2D_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("inst/dataA_2D_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"inst/dataA_2D_U/ram_reg"'.
INFO: [Synth 8-3971] The signal "inst/dataA_2D_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"inst/dataU_2D_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "inst/dataU_2D_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("inst/dataU_2D_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"inst/dataU_2D_U/ram_reg"'.
INFO: [Synth 8-3971] The signal "inst/dataU_2D_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/eigVecs_U/ram_reg") is too shallow (depth = 225) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "inst/pcVecs_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecs_1_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecs_2_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecsNorm_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecsNorm_1_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pcVecsNorm_2_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/eigVals_U/ram_reg" of size (depth=15 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/standarisedData_U/ram_reg") is too shallow (depth = 225) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/covMatrix_U/ram_reg") is too shallow (depth = 225) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/pca_m_pcVecs_U/ram_reg") is too shallow (depth = 30) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/pca_m_pcVecs_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/pca_m_pcVecs_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/pca_m_pcVecs_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/pca_m_pcVecs_3_U/ram_reg") is too shallow (depth = 30) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/pca_m_pcVecs_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/pca_m_pcVecs_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/pca_m_pcVecs_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/pca_m_pcVecs_4_U/ram_reg") is too shallow (depth = 30) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/pca_m_pcVecs_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/pca_m_pcVecs_4_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/pca_m_pcVecs_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/pca_m_pcVals_0_U/ram_reg" of size (depth=3 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/pca_m_pcVals_1_U/ram_reg" of size (depth=3 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"inst/dataA_2D_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "inst/dataA_2D_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("inst/dataA_2D_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"inst/dataA_2D_U/ram_reg"'.
INFO: [Synth 8-3971] The signal "inst/dataA_2D_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"inst/dataU_2D_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "inst/dataU_2D_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("inst/dataU_2D_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"inst/dataU_2D_U/ram_reg"'.
INFO: [Synth 8-3971] The signal "inst/dataU_2D_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U24/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dadd_64ns_64ns_64_8_full_dsp_1_U24/\dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadd_64ns_64ns_64_8_full_dsp_1_U24/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadddsub_64ns_64ns_64_8_full_dsp_1_U23/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dadddsub_64ns_64ns_64_8_full_dsp_1_U23/\dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'sext_ln290_reg_791_reg[31]' (FDE) to 'sext_ln290_reg_791_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_8_full_dsp_1_U23/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'add_ln300_reg_804_reg[0]' (FD) to 'add_ln300_reg_804_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln300_reg_804_reg[1]' (FD) to 'add_ln300_reg_804_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln300_reg_804_reg[2]' (FD) to 'add_ln300_reg_804_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln300_reg_804_reg[3]' (FD) to 'add_ln300_reg_804_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln300_reg_804_reg[4]' (FD) to 'add_ln300_1_reg_810_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln300_reg_804_reg[5]' (FDE) to 'add_ln300_1_reg_810_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln300_1_reg_810_reg[0]' (FD) to 'add_ln300_1_reg_810_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln300_1_reg_810_reg[1]' (FD) to 'add_ln300_1_reg_810_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln300_1_reg_810_reg[2]' (FD) to 'add_ln300_1_reg_810_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln300_1_reg_810_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln300_1_reg_810_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_reg[0]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_reg[1]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_reg[2]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_reg[3]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter1_reg_reg[0]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter1_reg_reg[1]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter1_reg_reg[2]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter1_reg_reg[3]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter2_reg_reg[0]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter2_reg_reg[1]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter2_reg_reg[2]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter2_reg_reg[3]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter3_reg_reg[0]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter3_reg_reg[1]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter3_reg_reg[2]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter3_reg_reg[3]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter4_reg_reg[0]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter4_reg_reg[1]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter4_reg_reg[2]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter4_reg_reg[3]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter4_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter5_reg_reg[0]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter5_reg_reg[1]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter5_reg_reg[2]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_reg_215_pp0_iter5_reg_reg[3]' (FDE) to 'grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/input_r_addr_3_reg_220_pp0_iter5_reg_reg[3]'
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U62/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U61/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dadd_64ns_64ns_64_8_full_dsp_1_U62/\dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dadd_64ns_64ns_64_8_full_dsp_1_U61/\dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'trunc_ln245_reg_477_reg[2]' (FDE) to 'j_2_reg_470_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln245_reg_477_reg[0]' (FDE) to 'j_2_reg_470_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln245_reg_477_reg[1]' (FDE) to 'j_2_reg_470_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln243_1_cast_reg_465_reg[31] )
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_reg[3]' (FDE) to 'trunc_ln255_reg_656_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_reg[1]' (FDE) to 'trunc_ln255_reg_656_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_reg[2]' (FDE) to 'trunc_ln255_reg_656_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter1_reg_reg[3]' (FDE) to 'trunc_ln255_reg_656_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter1_reg_reg[1]' (FDE) to 'trunc_ln255_reg_656_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter1_reg_reg[2]' (FDE) to 'trunc_ln255_reg_656_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_reg[1]' (FDE) to 'trunc_ln245_1_reg_636_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_reg[2]' (FDE) to 'trunc_ln245_1_reg_636_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_reg[3]' (FDE) to 'trunc_ln245_1_reg_636_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_reg[4]' (FDE) to 'trunc_ln245_1_reg_636_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_reg[5]' (FDE) to 'trunc_ln245_1_reg_636_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_reg[6]' (FDE) to 'trunc_ln245_1_reg_636_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_reg[7]' (FDE) to 'trunc_ln245_1_reg_636_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter2_reg_reg[3]' (FDE) to 'trunc_ln255_reg_656_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter2_reg_reg[1]' (FDE) to 'trunc_ln255_reg_656_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter2_reg_reg[2]' (FDE) to 'trunc_ln255_reg_656_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter1_reg_reg[1]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter1_reg_reg[2]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter1_reg_reg[3]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter1_reg_reg[4]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter1_reg_reg[5]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter1_reg_reg[6]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter1_reg_reg[7]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter3_reg_reg[3]' (FDE) to 'trunc_ln255_reg_656_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter3_reg_reg[1]' (FDE) to 'trunc_ln255_reg_656_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln254_reg_651_pp0_iter3_reg_reg[2]' (FDE) to 'trunc_ln255_reg_656_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter2_reg_reg[1]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter2_reg_reg[2]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter2_reg_reg[3]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter2_reg_reg[4]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter2_reg_reg[5]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter2_reg_reg[6]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln255_reg_656_pp0_iter2_reg_reg[7]' (FDE) to 'trunc_ln245_1_reg_636_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'dmul_64ns_64ns_64_8_max_dsp_1_U63/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_8_max_dsp_1_U63/\dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\trunc_ln254_reg_651_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_8_max_dsp_1_U63/\dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/CARRY_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_8_max_dsp_1_U38/ce_r_reg' into 'dadd_64ns_64ns_64_8_full_dsp_1_U37/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:51]
INFO: [Synth 8-6904] The RAM "dut_covCoreWrapper_double_15_80_1_2_16_s__GC0/values2Strm_U/U_dut_fifo_w64_d32_A_ram/mem_reg" of size (depth=31 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dut_covCoreWrapper_double_15_80_1_2_16_s__GC0/values2Strm_1_U/U_dut_fifo_w64_d32_A_ram/mem_reg" of size (depth=31 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port if_fifo_cap[5] driven by constant 1
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port if_fifo_cap[4] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port if_fifo_cap[3] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O2[5] driven by constant 1
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O2[4] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O2[3] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O2[2] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O2[1] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O2[0] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O4[1] driven by constant 1
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O6[2] driven by constant 0
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O6[1] driven by constant 1
WARNING: [Synth 8-3917] design dut_covCoreWrapper_double_15_80_1_2_16_s__GC0 has port O6[0] driven by constant 0
INFO: [Synth 8-6904] The RAM "dut_covCoreWrapper_double_15_80_1_2_16_s__GC0/values2Strm_U/U_dut_fifo_w64_d32_A_ram/mem_reg" of size (depth=31 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dut_covCoreWrapper_double_15_80_1_2_16_s__GC0/values2Strm_1_U/U_dut_fifo_w64_d32_A_ram/mem_reg" of size (depth=31 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dadd_64ns_64ns_64_6_no_dsp_0_U121/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadd_64ns_64ns_64_6_no_dsp_0.v:51]
INFO: [Synth 8-4471] merging register 'dadd_64ns_64ns_64_6_no_dsp_0_U122/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dadd_64ns_64ns_64_6_no_dsp_0.v:51]
INFO: [Synth 8-4471] merging register 'dsub_64ns_64ns_64_6_no_dsp_0_U123/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dsub_64ns_64ns_64_6_no_dsp_0.v:51]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_8_max_dsp_1_U124/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_8_max_dsp_1_U124/din1_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_8_max_dsp_1_U124/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_8_max_dsp_1_U125/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_8_max_dsp_1_U125/din1_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_8_max_dsp_1_U125/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_8_max_dsp_1_U126/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U128/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U128/din1_buf1_reg[63:0]' into 'dsub_64ns_64ns_64_6_no_dsp_0_U123/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U129/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U129/din1_buf1_reg[63:0]' into 'dsub_64ns_64ns_64_6_no_dsp_0_U123/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U129/opcode_buf1_reg[4:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U128/opcode_buf1_reg[4:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U130/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U130/opcode_buf1_reg[4:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U128/opcode_buf1_reg[4:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U131/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U131/din0_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_8_max_dsp_1_U124/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U131/din1_buf1_reg[63:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U132/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U132/din0_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_8_max_dsp_1_U125/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U132/din1_buf1_reg[63:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U132/opcode_buf1_reg[4:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U131/opcode_buf1_reg[4:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U133/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U133/din0_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_8_max_dsp_1_U124/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U133/din1_buf1_reg[63:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U134/ce_r_reg' into 'dsub_64ns_64ns_64_6_no_dsp_0_U120/ce_r_reg' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U134/din0_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_8_max_dsp_1_U125/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U134/din1_buf1_reg[63:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U134/opcode_buf1_reg[4:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U133/opcode_buf1_reg[4:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'matrix_0_2_val_read_reg_541_reg[63:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U129/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_jacobi_rotation_2x2_double_16_s.v:825]
INFO: [Synth 8-4471] merging register 'matrix_0_0_val_read_reg_554_reg[63:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U128/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_jacobi_rotation_2x2_double_16_s.v:824]
INFO: [Synth 8-4471] merging register 'matrix_0_1_val_read_reg_548_reg[63:0]' into 'dcmp_64ns_64ns_1_2_no_dsp_1_U130/din0_buf1_reg[63:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_jacobi_rotation_2x2_double_16_s.v:1654]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U131/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U131/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U131/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U131/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U131/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U133/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U133/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U133/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U133/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U133/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_3_reg_593_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmul_64ns_64ns_64_8_max_dsp_1_U124/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmul_64ns_64ns_64_8_max_dsp_1_U126/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmul_64ns_64ns_64_8_max_dsp_1_U125/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U130/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsub_64ns_64ns_64_6_no_dsp_0_U123/din0_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsub_64ns_64ns_64_6_no_dsp_0_U123/din0_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsub_64ns_64ns_64_6_no_dsp_0_U123/din0_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsub_64ns_64ns_64_6_no_dsp_0_U123/din0_buf1_reg[60] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/Order1_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_2_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_2_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/Order1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/Order1_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320/ap_CS_fsm_reg[0:0]' into 'grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313/ap_CS_fsm_reg[0:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.v:139]
INFO: [Synth 8-4471] merging register 'grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328/ap_CS_fsm_reg[0:0]' into 'grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313/ap_CS_fsm_reg[0:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.v:110]
INFO: [Synth 8-4471] merging register 'grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336/ap_CS_fsm_reg[0:0]' into 'grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313/ap_CS_fsm_reg[0:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.v:184]
INFO: [Synth 8-4471] merging register 'tmpOrder_addr_2_reg_1099_reg[0:0]' into 'grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320/or_ln155_reg_239_reg[0:0]' [c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a59/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s.v:1467]
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din0[63] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[63] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[62] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[61] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[60] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[59] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[58] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[57] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[56] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[55] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[54] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[53] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[52] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[51] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[50] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[49] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[48] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[47] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[46] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[45] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[44] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[43] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[42] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[41] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[40] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[39] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[38] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[37] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[36] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[35] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[34] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[33] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[32] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[31] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[30] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[29] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[28] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[27] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[26] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[25] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[24] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[23] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[22] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[21] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[20] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[19] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[18] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[17] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[16] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[15] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[14] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[13] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[12] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[11] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[10] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[9] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[8] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[7] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[6] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[5] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[4] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[3] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[2] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[1] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_din1[0] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_opcode[4] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_opcode[3] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_opcode[2] driven by constant 0
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_opcode[1] driven by constant 1
WARNING: [Synth 8-3917] design dut_Jacobi_svd_double_16_1_16_s__GC0 has port grp_fu_267_p_opcode[0] driven by constant 0
INFO: [Synth 8-7082] The signal tmpOrder_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "dut_Jacobi_svd_double_16_1_16_s__GC0/tmpOrder_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "dut_Jacobi_svd_double_16_1_16_s__GC0/Order_U/ram_reg"
INFO: [Synth 8-3971] The signal "dut_Jacobi_svd_double_16_1_16_s__GC0/Order_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/Order1_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_2_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_2_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/Order1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/Order1_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_1_U/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:02:26 . Memory (MB): peak = 3810.492 ; gain = 1858.297
---------------------------------------------------------------------------------
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216/mac_muladd_8s_8s_8ns_8_4_1_U88/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 517 517 : Used 1 time 100
 Sort Area is dut_implement__GC0 mac_muladd_8s_5ns_5ns_8_4_1_U239/dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1_U/p_reg_reg_2 : 0 0 : 515 515 : Used 1 time 100
 Sort Area is dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1__GC0 mac_muladd_8s_8s_8ns_8_4_1_U261/dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 509 509 : Used 1 time 100
 Sort Area is dut__GC0 mul_32ns_32ns_64_2_1_U349/tmp_product_4 : 0 0 : 3101 5927 : Used 1 time 0
 Sort Area is dut__GC0 mul_32ns_32ns_64_2_1_U349/tmp_product_4 : 0 1 : 2826 5927 : Used 1 time 0
 Sort Area is dut__GC0 mul_32ns_34ns_65_2_1_U352/tmp_product_a : 0 0 : 3101 5818 : Used 1 time 0
 Sort Area is dut__GC0 mul_32ns_34ns_65_2_1_U352/tmp_product_a : 0 1 : 2717 5818 : Used 1 time 0
 Sort Area is dut__GC0 mul_32ns_34ns_65_2_1_U352/tmp_product_c : 0 0 : 2759 5585 : Used 1 time 0
 Sort Area is dut__GC0 mul_32ns_34ns_65_2_1_U352/tmp_product_c : 0 1 : 2826 5585 : Used 1 time 0
 Sort Area is dut__GC0 mul_32ns_32ns_64_2_1_U349/tmp_product_7 : 0 0 : 2759 5466 : Used 1 time 0
 Sort Area is dut__GC0 mul_32ns_32ns_64_2_1_U349/tmp_product_7 : 0 1 : 2707 5466 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U337/tmp_product_d : 0 0 : 2014 5116 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U337/tmp_product_d : 0 1 : 3102 5116 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U338/tmp_product_13 : 0 0 : 2014 5116 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U338/tmp_product_13 : 0 1 : 3102 5116 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U337/tmp_product_10 : 0 0 : 1346 4131 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U337/tmp_product_10 : 0 1 : 2785 4131 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U338/tmp_product_14 : 0 0 : 1346 4131 : Used 1 time 0
 Sort Area is dut__GC0 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U338/tmp_product_14 : 0 1 : 2785 4131 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:02:39 . Memory (MB): peak = 3810.492 ; gain = 1858.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:02:56 . Memory (MB): peak = 3810.492 ; gain = 1858.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dSortedBuf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dSortedBuf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dSortedBuf_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dSortedBuf_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/iSortedBuf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/eigVecs_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/eigVecs_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dataA_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dataA_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dataU_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225i_13_10/dataU_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/standarisedData_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/standarisedData_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/covMatrix_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/covMatrix_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/pca_m_pcVecs_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/pca_m_pcVecs_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/pca_m_pcVecs_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/pca_m_pcVecs_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/pca_m_pcVecs_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_12/pca_m_pcVecs_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Jacobi_svd_double_16_1_16_s_fu_85i_13_6/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/tmpOrder_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Jacobi_svd_double_16_1_16_s_fu_85i_13_6/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/tmpOrder_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Jacobi_svd_double_16_1_16_s_fu_85i_13_6/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/Order_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Jacobi_svd_double_16_1_16_s_fu_85i_13_6/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/Order_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:03:25 . Memory (MB): peak = 3810.492 ; gain = 1858.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_fret

INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/tmpOrder_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/tmpOrder_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/Order_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/Order_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dSortedBuf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dSortedBuf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dSortedBuf_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dSortedBuf_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/iSortedBuf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/eigVecs_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/eigVecs_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/covMatrix_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/covMatrix_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pca_m_pcVecs_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pca_m_pcVecs_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pca_m_pcVecs_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pca_m_pcVecs_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pca_m_pcVecs_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pca_m_pcVecs_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dataA_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dataA_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dataU_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_implement_fu_225/dataU_2D_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:03:44 . Memory (MB): peak = 3812.742 ; gain = 1860.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3812.742 ; gain = 1860.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:03:57 . Memory (MB): peak = 3812.742 ; gain = 1860.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:03:58 . Memory (MB): peak = 3812.742 ; gain = 1860.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:04:00 . Memory (MB): peak = 3812.742 ; gain = 1860.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:04:00 . Memory (MB): peak = 3812.742 ; gain = 1860.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                             | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e2_wrapper_3989                    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_3990    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_3991    | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_3992    | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_3993    | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_3994    | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_3995    | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_3975    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_3921                    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_3922    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_3923    | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_3924    | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_3925    | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_3926    | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_3927    | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_3907    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_3098    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_3099                    | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3002    | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2968    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_2969                    | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2872    | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2541    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_2542                    | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2445    | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_2383                    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_2384    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_2385    | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_2386    | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_2387    | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_2388    | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_2389    | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_2369    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2081    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_2082                    | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1985    | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0         | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                         | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1         | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_1828                    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_1829    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_1830    | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_1831    | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_1832    | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_1833    | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_1834    | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1814    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0  | (C'+(A'*B'')')'       | 30     | 18     | 8      | -      | 8      | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|dut                                     | A*B'                  | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A*B)'       | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut                                     | A'*B                  | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A*B)'       | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut                                     | A*B'                  | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A*B)'       | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut                                     | A'*B                  | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A'*B)'      | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper_1182                    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_1183    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_1184    | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_1185    | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_1186    | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_1187    | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_1188    | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1168    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_1114                    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_1115    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_1116    | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_1117    | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_1118    | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_1119    | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_1120    | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1100    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_1046                    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_1047    | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_1048    | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_1049    | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_1050    | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_1051    | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_1052    | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1032    | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_80                      | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_81      | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_82      | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_83      | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_84      | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_85      | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_86      | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_66      | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                         | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0         | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2         | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3         | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4         | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5         | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1         | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2         | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1 | (C'+(A''*B')')'       | 30     | 5      | 5      | -      | 8      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0  | (C+(A'*B'')')'        | 30     | 18     | 8      | -      | 8      | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|dut                                     | A*B                   | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A*B)'       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut                                     | A*B                   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A*B)'       | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut                                     | A*B                   | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A*B)'       | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut                                     | A*B                   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut                                     | (PCIN>>17+A*B)'       | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   651|
|2     |DSP48E1         |    24|
|3     |DSP_ALU         |    82|
|8     |DSP_A_B_DATA    |    82|
|18    |DSP_C_DATA      |    82|
|20    |DSP_MULTIPLIER  |    82|
|22    |DSP_M_DATA      |    82|
|24    |DSP_OUTPUT      |    82|
|29    |DSP_PREADD      |    82|
|30    |DSP_PREADD_DATA |    82|
|33    |LUT1            |  2257|
|34    |LUT2            |  3663|
|35    |LUT3            | 22599|
|36    |LUT4            |  3972|
|37    |LUT5            |  3448|
|38    |LUT6            | 11071|
|39    |MUXCY           | 22486|
|40    |MUXF7           |   198|
|41    |MUXF8           |    11|
|42    |RAM16X1D        |   353|
|43    |RAM16X1S        |   832|
|44    |RAM32M16        |    20|
|45    |RAMB18E2        |     1|
|46    |RAMB36E2        |    13|
|51    |SRL16E          |  2376|
|52    |SRLC32E         |   883|
|53    |URAM288         |     2|
|54    |XORCY           | 20902|
|55    |FDE             |   179|
|56    |FDRE            | 55995|
|57    |FDSE            |   117|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:04:01 . Memory (MB): peak = 3812.742 ; gain = 1860.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:03:30 . Memory (MB): peak = 3812.742 ; gain = 929.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:04:06 . Memory (MB): peak = 3812.742 ; gain = 1860.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3924.840 ; gain = 9.895
INFO: [Netlist 29-17] Analyzing 45738 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/covMatrix_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_implement_fu_225/eigVecs_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/standarisedData_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4266.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4664 instances were transformed.
  (CARRY4) => CARRY8: 3174 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 82 instances
  FDE => FDRE: 179 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 353 instances
  RAM16X1S => RAM32X1S (RAMS32): 832 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 20 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 2b318328
INFO: [Common 17-83] Releasing license: Synthesis
796 Infos, 359 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:04:54 . Memory (MB): peak = 4266.445 ; gain = 3601.738
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 4266.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4266.445 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4266.445 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4266.445 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e8db102f9c930c69
INFO: [Coretcl 2-1174] Renamed 4621 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 4266.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4266.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4266.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  6 01:23:43 2024...
