Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 25 16:11:05 2023
| Host         : LAPTOP-9G4PBER8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     17          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   26          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sysRstb (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLINKER/rCount_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DBC_PEDESTRIAN/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.470        0.000                      0                  200        0.085        0.000                      0                  200        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.470        0.000                      0                  200        0.085        0.000                      0                  200        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.952ns (23.520%)  route 3.096ns (76.480%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     9.206    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[16]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.952ns (23.520%)  route 3.096ns (76.480%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     9.206    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[17]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.952ns (23.520%)  route 3.096ns (76.480%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     9.206    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[18]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.952ns (23.520%)  route 3.096ns (76.480%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     9.206    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[19]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.952ns (24.353%)  route 2.957ns (75.647%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     9.068    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.952ns (24.353%)  route 2.957ns (75.647%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     9.068    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.952ns (24.353%)  route 2.957ns (75.647%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     9.068    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.952ns (24.353%)  route 2.957ns (75.647%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     9.068    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.952ns (25.004%)  route 2.855ns (74.996%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.643     8.966    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.494    14.865    SOUND/CLK
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[4]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.674    SOUND/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.952ns (25.004%)  route 2.855ns (74.996%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.607     5.158    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  SOUND/rCount_reg[2]/Q
                         net (fo=2, routed)           0.952     6.566    SOUND/rCount_reg[2]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.690 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.797     7.488    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.612 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.151     7.763    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.312     8.199    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.643     8.966    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.494    14.865    SOUND/CLK
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[5]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.674    SOUND/rCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DBC_PEDESTRIAN/DFF2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_PEDESTRIAN/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.860%)  route 0.218ns (49.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    DBC_PEDESTRIAN/CLK
    SLICE_X4Y49          FDRE                                         r  DBC_PEDESTRIAN/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  DBC_PEDESTRIAN/DFF2_reg/Q
                         net (fo=2, routed)           0.218     1.856    DBC_PEDESTRIAN/DFF2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.098     1.954 r  DBC_PEDESTRIAN/out_i_1/O
                         net (fo=1, routed)           0.000     1.954    DBC_PEDESTRIAN/out_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  DBC_PEDESTRIAN/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.863     2.021    DBC_PEDESTRIAN/CLK
    SLICE_X3Y51          FDRE                                         r  DBC_PEDESTRIAN/out_reg/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.092     1.868    DBC_PEDESTRIAN/out_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  BLINKER/rCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    BLINKER/rCount_reg[16]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[16]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  BLINKER/rCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    BLINKER/rCount_reg[16]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[18]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.062 r  BLINKER/rCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    BLINKER/rCount_reg[16]_i_1_n_6
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[17]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.062 r  BLINKER/rCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    BLINKER/rCount_reg[16]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y50          FDRE                                         r  BLINKER/rCount_reg[19]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  BLINKER/rCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    BLINKER/rCount_reg[16]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.065 r  BLINKER/rCount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    BLINKER/rCount_reg[20]_i_1_n_7
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[20]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.424%)  route 0.122ns (21.576%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  BLINKER/rCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    BLINKER/rCount_reg[16]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.076 r  BLINKER/rCount_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.076    BLINKER/rCount_reg[20]_i_1_n_5
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[22]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM_sequential_rState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.973%)  route 0.124ns (40.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=21, routed)          0.124     1.775    CONTROL/rState[1]
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  CONTROL/FSM_sequential_rState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    CONTROL/FSM_sequential_rState[1]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.025    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.091     1.600    CONTROL/FSM_sequential_rState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.469ns (79.337%)  route 0.122ns (20.663%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  BLINKER/rCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    BLINKER/rCount_reg[16]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.101 r  BLINKER/rCount_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.101    BLINKER/rCount_reg[20]_i_1_n_6
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[21]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.469ns (79.337%)  route 0.122ns (20.663%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    BLINKER/CLK
    SLICE_X4Y48          FDRE                                         r  BLINKER/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BLINKER/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    BLINKER/rCount_reg_n_0_[10]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  BLINKER/rCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    BLINKER/rCount_reg[8]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  BLINKER/rCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    BLINKER/rCount_reg[12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  BLINKER/rCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    BLINKER/rCount_reg[16]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.101 r  BLINKER/rCount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.101    BLINKER/rCount_reg[20]_i_1_n_4
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.019    BLINKER/CLK
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[23]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    BLINKER/rCount_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46     BLINKER/rCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y48     BLINKER/rCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y48     BLINKER/rCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y49     BLINKER/rCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y49     BLINKER/rCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y49     BLINKER/rCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y49     BLINKER/rCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50     BLINKER/rCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50     BLINKER/rCount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     BLINKER/rCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     BLINKER/rCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     BLINKER/rCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     BLINKER/rCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y48     BLINKER/rCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     BLINKER/rCount_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/rPedestrian_reg/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.456ns  (logic 4.098ns (54.966%)  route 3.358ns (45.034%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          LDCE                         0.000     0.000 r  CONTROL/rPedestrian_reg/G
    SLICE_X3Y50          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CONTROL/rPedestrian_reg/Q
                         net (fo=4, routed)           3.358     3.917    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539     7.456 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.456    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 1.666ns (24.821%)  route 5.045ns (75.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          1.196     6.710    CONTROL/rPedestrian2
    SLICE_X2Y49          FDCE                                         f  CONTROL/rTimer2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 1.666ns (24.821%)  route 5.045ns (75.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          1.196     6.710    CONTROL/rPedestrian2
    SLICE_X2Y49          FDCE                                         f  CONTROL/rTimer2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 1.666ns (24.821%)  route 5.045ns (75.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          1.196     6.710    CONTROL/rPedestrian2
    SLICE_X2Y49          FDCE                                         f  CONTROL/rTimer2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/Soundctrl_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 1.638ns (26.820%)  route 4.468ns (73.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    CONTROL/sysRstb_IBUF
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.124     5.486 f  CONTROL/Soundctrl_reg_i_3/O
                         net (fo=1, routed)           0.619     6.106    CONTROL/Soundctrl_reg_i_3_n_0
    SLICE_X2Y52          LDCE                                         f  CONTROL/Soundctrl_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 1.666ns (27.398%)  route 4.414ns (72.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          0.565     6.079    CONTROL/rPedestrian2
    SLICE_X2Y51          FDCE                                         f  CONTROL/rTimer2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 1.666ns (27.398%)  route 4.414ns (72.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          0.565     6.079    CONTROL/rPedestrian2
    SLICE_X2Y51          FDCE                                         f  CONTROL/rTimer2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 1.666ns (27.398%)  route 4.414ns (72.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          0.565     6.079    CONTROL/rPedestrian2
    SLICE_X2Y51          FDCE                                         f  CONTROL/rTimer2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 1.666ns (27.398%)  route 4.414ns (72.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          0.565     6.079    CONTROL/rPedestrian2
    SLICE_X2Y51          FDCE                                         f  CONTROL/rTimer2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 1.666ns (27.398%)  route 4.414ns (72.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          3.849     5.362    BLINKER/sysRstb_IBUF
    SLICE_X2Y52          LUT1 (Prop_lut1_I0_O)        0.152     5.514 f  BLINKER/FSM_sequential_rState[1]_i_2/O
                         net (fo=41, routed)          0.565     6.079    CONTROL/rPedestrian2
    SLICE_X2Y51          FDCE                                         f  CONTROL/rTimer2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/rTimer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.331%)  route 0.126ns (37.669%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[2]/C
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[2]/Q
                         net (fo=7, routed)           0.126     0.290    CONTROL/rTimer_reg[2]
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.335 r  CONTROL/rTimer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.335    CONTROL/p_0_in__1[5]
    SLICE_X5Y48          FDCE                                         r  CONTROL/rTimer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[4]/C
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[4]/Q
                         net (fo=7, routed)           0.149     0.313    CONTROL/rTimer2_reg[4]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  CONTROL/rTimer2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.358    CONTROL/rTimer2[4]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[2]/C
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[2]/Q
                         net (fo=7, routed)           0.186     0.350    CONTROL/rTimer_reg[2]
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.043     0.393 r  CONTROL/rTimer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    CONTROL/p_0_in__1[3]
    SLICE_X6Y48          FDCE                                         r  CONTROL/rTimer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=8, routed)           0.186     0.350    CONTROL/rTimer2_reg[6]
    SLICE_X2Y49          LUT5 (Prop_lut5_I1_O)        0.043     0.393 r  CONTROL/rTimer2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.393    CONTROL/p_0_in__0[8]
    SLICE_X2Y49          FDCE                                         r  CONTROL/rTimer2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[2]/C
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[2]/Q
                         net (fo=7, routed)           0.186     0.350    CONTROL/rTimer_reg[2]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  CONTROL/rTimer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    CONTROL/rTimer[2]_i_1_n_0
    SLICE_X6Y48          FDCE                                         r  CONTROL/rTimer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[2]/C
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[2]/Q
                         net (fo=7, routed)           0.186     0.350    CONTROL/rTimer_reg[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.045     0.395 r  CONTROL/rTimer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.395    CONTROL/p_0_in__1[4]
    SLICE_X6Y48          FDCE                                         r  CONTROL/rTimer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=8, routed)           0.186     0.350    CONTROL/rTimer2_reg[6]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  CONTROL/rTimer2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.395    CONTROL/rTimer2[6]_i_1_n_0
    SLICE_X2Y49          FDCE                                         r  CONTROL/rTimer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=8, routed)           0.186     0.350    CONTROL/rTimer2_reg[6]
    SLICE_X2Y49          LUT4 (Prop_lut4_I1_O)        0.045     0.395 r  CONTROL/rTimer2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.395    CONTROL/rTimer2[7]_i_1_n_0
    SLICE_X2Y49          FDCE                                         r  CONTROL/rTimer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.752%)  route 0.187ns (47.248%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[2]/C
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[2]/Q
                         net (fo=8, routed)           0.187     0.351    CONTROL/rTimer2_reg[2]
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.045     0.396 r  CONTROL/rTimer2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    CONTROL/rTimer2[2]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.212ns (53.107%)  route 0.187ns (46.893%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[2]/C
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[2]/Q
                         net (fo=8, routed)           0.187     0.351    CONTROL/rTimer2_reg[2]
    SLICE_X2Y51          LUT5 (Prop_lut5_I3_O)        0.048     0.399 r  CONTROL/rTimer2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.399    CONTROL/rTimer2[3]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 3.991ns (52.956%)  route 3.546ns (47.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.171    LIGHT/CLK
    SLICE_X4Y58          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  LIGHT/rMask_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           3.546     9.173    lopt_1
    F6                   OBUF (Prop_obuf_I_O)         3.535    12.708 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.708    ledRGB[1]
    F6                                                                r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 3.984ns (52.978%)  route 3.536ns (47.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[4]/Q
                         net (fo=1, routed)           3.536     9.165    ledRGB_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         3.528    12.693 r  ledRGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.693    ledRGB[4]
    J4                                                                r  ledRGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 3.995ns (53.994%)  route 3.404ns (46.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.171    LIGHT/CLK
    SLICE_X4Y58          FDRE                                         r  LIGHT/rMask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  LIGHT/rMask_reg[2]/Q
                         net (fo=1, routed)           3.404     9.031    ledRGB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.539    12.570 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.570    ledRGB[2]
    G6                                                                r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 4.044ns (54.718%)  route 3.346ns (45.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.622     5.173    LIGHT/CLK
    SLICE_X6Y52          FDRE                                         r  LIGHT/rMask_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  LIGHT/rMask_reg[11]/Q
                         net (fo=1, routed)           3.346     9.038    ledRGB_OBUF[11]
    K1                   OBUF (Prop_obuf_I_O)         3.526    12.564 r  ledRGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.564    ledRGB[11]
    K1                                                                r  ledRGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 4.001ns (54.122%)  route 3.391ns (45.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.171    LIGHT/CLK
    SLICE_X4Y58          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  LIGHT/rMask_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.391     9.019    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545    12.563 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.563    ledRGB[0]
    E1                                                                r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBC_MODE/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 4.002ns (54.539%)  route 3.336ns (45.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.641     5.193    DBC_MODE/CLK
    SLICE_X3Y49          FDRE                                         r  DBC_MODE/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  DBC_MODE/out_reg/Q
                         net (fo=3, routed)           3.336     8.985    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.531 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.531    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBC_PEDESTRIAN/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.344ns  (logic 3.963ns (53.967%)  route 3.381ns (46.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.625     5.176    DBC_PEDESTRIAN/CLK
    SLICE_X3Y51          FDRE                                         r  DBC_PEDESTRIAN/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  DBC_PEDESTRIAN/out_reg/Q
                         net (fo=4, routed)           3.381     9.013    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.521 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.521    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.974ns (55.236%)  route 3.221ns (44.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.221     8.849    lopt_3
    J2                   OBUF (Prop_obuf_I_O)         3.518    12.367 r  ledRGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.367    ledRGB[7]
    J2                                                                r  ledRGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 3.976ns (55.300%)  route 3.214ns (44.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[8]/Q
                         net (fo=1, routed)           3.214     8.842    ledRGB_OBUF[7]
    J3                   OBUF (Prop_obuf_I_O)         3.520    12.363 r  ledRGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.363    ledRGB[8]
    J3                                                                r  ledRGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BLINKER/rCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 3.981ns (58.609%)  route 2.812ns (41.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.622     5.173    BLINKER/CLK
    SLICE_X4Y51          FDRE                                         r  BLINKER/rCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  BLINKER/rCount_reg[23]/Q
                         net (fo=19, routed)          2.812     8.441    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.967 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.967    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.186ns (36.942%)  route 0.317ns (63.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=21, routed)          0.317     1.968    CONTROL/rState[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.045     2.013 r  CONTROL/rTimer2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.013    CONTROL/rTimer2[4]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rStateOld_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.338%)  route 0.389ns (67.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X5Y51          FDCE                                         r  CONTROL/rStateOld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CONTROL/rStateOld_reg[0]/Q
                         net (fo=1, routed)           0.156     1.801    CONTROL/rStateOld[0]
    SLICE_X5Y51          LUT5 (Prop_lut5_I1_O)        0.045     1.846 f  CONTROL/rTimer[7]_i_2/O
                         net (fo=8, routed)           0.233     2.079    CONTROL/rTimer[7]_i_2_n_0
    SLICE_X6Y48          FDCE                                         f  CONTROL/rTimer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rStateOld_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.338%)  route 0.389ns (67.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X5Y51          FDCE                                         r  CONTROL/rStateOld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CONTROL/rStateOld_reg[0]/Q
                         net (fo=1, routed)           0.156     1.801    CONTROL/rStateOld[0]
    SLICE_X5Y51          LUT5 (Prop_lut5_I1_O)        0.045     1.846 f  CONTROL/rTimer[7]_i_2/O
                         net (fo=8, routed)           0.233     2.079    CONTROL/rTimer[7]_i_2_n_0
    SLICE_X6Y48          FDCE                                         f  CONTROL/rTimer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rStateOld_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.338%)  route 0.389ns (67.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X5Y51          FDCE                                         r  CONTROL/rStateOld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CONTROL/rStateOld_reg[0]/Q
                         net (fo=1, routed)           0.156     1.801    CONTROL/rStateOld[0]
    SLICE_X5Y51          LUT5 (Prop_lut5_I1_O)        0.045     1.846 f  CONTROL/rTimer[7]_i_2/O
                         net (fo=8, routed)           0.233     2.079    CONTROL/rTimer[7]_i_2_n_0
    SLICE_X6Y48          FDCE                                         f  CONTROL/rTimer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.186ns (31.499%)  route 0.404ns (68.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=21, routed)          0.404     2.055    CONTROL/rState[1]
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.045     2.100 r  CONTROL/rTimer2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.100    CONTROL/rTimer2[2]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBC_PEDESTRIAN/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rPedestrian_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.290%)  route 0.408ns (68.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.592     1.505    DBC_PEDESTRIAN/CLK
    SLICE_X3Y51          FDRE                                         r  DBC_PEDESTRIAN/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  DBC_PEDESTRIAN/out_reg/Q
                         net (fo=4, routed)           0.218     1.864    CONTROL/FSM_sequential_rState_reg[0]_0[1]
    SLICE_X3Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.909 r  CONTROL/rPedestrian_reg_i_1/O
                         net (fo=1, routed)           0.191     2.100    CONTROL/rPedestrian1_out
    SLICE_X3Y50          LDCE                                         r  CONTROL/rPedestrian_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.186ns (31.446%)  route 0.405ns (68.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=21, routed)          0.405     2.056    CONTROL/rState[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.045     2.101 r  CONTROL/rTimer2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.101    CONTROL/p_0_in__0[0]
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.188ns (31.730%)  route 0.404ns (68.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=21, routed)          0.404     2.055    CONTROL/rState[1]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.047     2.102 r  CONTROL/rTimer2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.102    CONTROL/rTimer2[3]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.187ns (31.562%)  route 0.405ns (68.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=21, routed)          0.405     2.056    CONTROL/rState[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.046     2.102 r  CONTROL/rTimer2[1]_i_1/O
                         net (fo=1, routed)           0.000     2.102    CONTROL/p_0_in__0[1]
    SLICE_X2Y51          FDCE                                         r  CONTROL/rTimer2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/Soundctrl_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.190ns (28.955%)  route 0.466ns (71.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  CONTROL/FSM_sequential_rState_reg[0]/Q
                         net (fo=15, routed)          0.351     2.001    CONTROL/rState[0]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.049     2.050 r  CONTROL/Soundctrl_reg_i_1/O
                         net (fo=1, routed)           0.115     2.166    CONTROL/Soundctrl_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         r  CONTROL/Soundctrl_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 1.638ns (21.836%)  route 5.862ns (78.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     7.499    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496     4.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[16]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 1.638ns (21.836%)  route 5.862ns (78.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     7.499    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496     4.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[17]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 1.638ns (21.836%)  route 5.862ns (78.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     7.499    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496     4.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[18]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 1.638ns (21.836%)  route 5.862ns (78.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.883     7.499    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.496     4.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[19]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.638ns (22.246%)  route 5.723ns (77.754%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     7.361    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.638ns (22.246%)  route 5.723ns (77.754%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     7.361    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.638ns (22.246%)  route 5.723ns (77.754%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     7.361    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.638ns (22.246%)  route 5.723ns (77.754%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.745     7.361    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.259ns  (logic 1.638ns (22.558%)  route 5.622ns (77.442%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.643     7.259    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.494     4.865    SOUND/CLK
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[4]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.259ns  (logic 1.638ns (22.558%)  route 5.622ns (77.442%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=13, routed)          4.979     6.492    SOUND/sysRstb_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.616 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.643     7.259    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.494     4.865    SOUND/CLK
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/FSM_sequential_rState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.307%)  route 0.162ns (43.693%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[7]/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[7]/Q
                         net (fo=8, routed)           0.162     0.326    CONTROL/rTimer2_reg[7]
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.045     0.371 r  CONTROL/FSM_sequential_rState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    CONTROL/FSM_sequential_rState[1]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.025    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/FSM_sequential_rState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.271ns (44.919%)  route 0.332ns (55.081%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[7]/C
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CONTROL/rTimer_reg[7]/Q
                         net (fo=5, routed)           0.117     0.245    CONTROL/rTimer_reg[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.098     0.343 f  CONTROL/FSM_sequential_rState[0]_i_4/O
                         net (fo=1, routed)           0.215     0.558    CONTROL/FSM_sequential_rState[0]_i_4_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.045     0.603 r  CONTROL/FSM_sequential_rState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.603    CONTROL/FSM_sequential_rState[0]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.025    CONTROL/CLK
    SLICE_X5Y49          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/speaker_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.289ns (27.409%)  route 0.765ns (72.591%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.765     1.009    SOUND/wCtrlSound
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.045     1.054 r  SOUND/speaker_i_1/O
                         net (fo=1, routed)           0.000     1.054    SOUND/speaker_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  SOUND/speaker_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.850     2.009    SOUND/CLK
    SLICE_X1Y79          FDRE                                         r  SOUND/speaker_reg/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/rCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.289ns (25.547%)  route 0.842ns (74.453%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.710     0.954    SOUND/wCtrlSound
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.133     1.131    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     2.007    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[0]/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/rCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.289ns (25.547%)  route 0.842ns (74.453%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.710     0.954    SOUND/wCtrlSound
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.133     1.131    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     2.007    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[1]/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/rCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.289ns (25.547%)  route 0.842ns (74.453%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.710     0.954    SOUND/wCtrlSound
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.133     1.131    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     2.007    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/rCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.289ns (25.547%)  route 0.842ns (74.453%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.710     0.954    SOUND/wCtrlSound
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.133     1.131    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     2.007    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[3]/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/rCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.289ns (24.864%)  route 0.873ns (75.136%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.710     0.954    SOUND/wCtrlSound
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.164     1.162    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.850     2.009    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[10]/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/rCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.289ns (24.864%)  route 0.873ns (75.136%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.710     0.954    SOUND/wCtrlSound
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.164     1.162    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.850     2.009    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C

Slack:                    inf
  Source:                 CONTROL/Soundctrl_reg/G
                            (positive level-sensitive latch)
  Destination:            SOUND/rCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.289ns (24.864%)  route 0.873ns (75.136%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/Soundctrl_reg/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  CONTROL/Soundctrl_reg/Q
                         net (fo=3, routed)           0.710     0.954    SOUND/wCtrlSound
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.164     1.162    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.850     2.009    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[8]/C





