ARM MP0026
"PosWR DpCtrldW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre PosWR DpCtrldW
Relax=[Rfe,DpAddrdR,Fre]
Safe=PosWR DpCtrldW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=PosWR DpCtrldW Rfe DpAddrdR Fre
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1              ;
 MOV R0,#1    | LDR R0,[%y1]    ;
 STR R0,[%x0] | EOR R1,R0,R0    ;
 LDR R1,[%x0] | LDR R2,[R1,%x1] ;
 CMP R1,R1    |                 ;
 BNE LC00     |                 ;
 LC00:        |                 ;
 MOV R2,#1    |                 ;
 STR R2,[%y0] |                 ;
exists
(1:R0=1 /\ 1:R2=0)
