

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'
================================================================
* Date:           Sun Feb  1 18:45:42 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_71_9_VITIS_LOOP_72_10  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    128|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      62|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      62|    229|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_24_1_1_U433  |sparsemux_9_2_24_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln71_1_fu_194_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln71_fu_206_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln72_fu_274_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln74_fu_260_p2         |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_188_p2        |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln72_fu_212_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln71_1_fu_226_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln71_fu_218_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 128|          69|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                              |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_92                                |   9|          2|    9|         18|
    |indvar_flatten6_fu_96                  |   9|          2|   15|         30|
    |j_fu_88                                |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   65|        130|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_92                           |   9|   0|    9|          0|
    |indvar_flatten6_fu_96             |  15|   0|   15|          0|
    |j_fu_88                           |   7|   0|    7|          0|
    |tmp_1_reg_383                     |  24|   0|   24|          0|
    |trunc_ln71_reg_358                |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  62|   0|   62|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10|  return value|
|m_axi_C_0_AWVALID   |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWREADY   |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWADDR    |  out|   64|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWID      |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWLEN     |  out|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWSIZE    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWBURST   |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWLOCK    |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWCACHE   |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWPROT    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWQOS     |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWREGION  |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWUSER    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WVALID    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WREADY    |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WDATA     |  out|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WSTRB     |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WLAST     |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WID       |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WUSER     |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARVALID   |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARREADY   |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARADDR    |  out|   64|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARID      |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARLEN     |  out|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARSIZE    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARBURST   |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARLOCK    |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARCACHE   |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARPROT    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARQOS     |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARREGION  |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARUSER    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RVALID    |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RREADY    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RDATA     |   in|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RLAST     |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RID       |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RFIFONUM  |   in|    9|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RUSER     |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RRESP     |   in|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BVALID    |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BREADY    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BRESP     |   in|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BID       |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BUSER     |   in|    1|       m_axi|                                                     C|       pointer|
|sext_ln71           |   in|   62|     ap_none|                                             sext_ln71|        scalar|
|C_1_address0        |  out|   12|   ap_memory|                                                   C_1|         array|
|C_1_ce0             |  out|    1|   ap_memory|                                                   C_1|         array|
|C_1_q0              |   in|   24|   ap_memory|                                                   C_1|         array|
|C_1_17_address0     |  out|   12|   ap_memory|                                                C_1_17|         array|
|C_1_17_ce0          |  out|    1|   ap_memory|                                                C_1_17|         array|
|C_1_17_q0           |   in|   24|   ap_memory|                                                C_1_17|         array|
|C_2_address0        |  out|   12|   ap_memory|                                                   C_2|         array|
|C_2_ce0             |  out|    1|   ap_memory|                                                   C_2|         array|
|C_2_q0              |   in|   24|   ap_memory|                                                   C_2|         array|
|C_3_address0        |  out|   12|   ap_memory|                                                   C_3|         array|
|C_3_ce0             |  out|    1|   ap_memory|                                                   C_3|         array|
|C_3_q0              |   in|   24|   ap_memory|                                                   C_3|         array|
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:72]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:71]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln71"   --->   Operation 9 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i62 %sext_ln71_read"   --->   Operation 10 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln71 = store i9 0, i9 %i" [top.cpp:71]   --->   Operation 13 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln72 = store i7 0, i7 %j" [top.cpp:72]   --->   Operation 14 'store' 'store_ln72' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc112"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [top.cpp:71]   --->   Operation 16 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%icmp_ln71 = icmp_eq  i15 %indvar_flatten6_load, i15 16384" [top.cpp:71]   --->   Operation 18 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%add_ln71_1 = add i15 %indvar_flatten6_load, i15 1" [top.cpp:71]   --->   Operation 19 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc115, void %for.end117.exitStub" [top.cpp:71]   --->   Operation 20 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:72]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:71]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln71 = add i9 %i_load, i9 1" [top.cpp:71]   --->   Operation 23 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.89ns)   --->   "%icmp_ln72 = icmp_eq  i7 %j_load, i7 64" [top.cpp:72]   --->   Operation 24 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i7 0, i7 %j_load" [top.cpp:71]   --->   Operation 25 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i9 %add_ln71, i9 %i_load" [top.cpp:71]   --->   Operation 26 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i9 %select_ln71_1" [top.cpp:71]   --->   Operation 27 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %select_ln71_1, i32 2, i32 7" [top.cpp:71]   --->   Operation 28 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %lshr_ln3, i6 0" [top.cpp:74]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i7 %select_ln71" [top.cpp:74]   --->   Operation 30 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.96ns)   --->   "%add_ln74 = add i12 %tmp_s, i12 %zext_ln74_1" [top.cpp:74]   --->   Operation 31 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i12 %add_ln74" [top.cpp:74]   --->   Operation 32 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 33 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_1_addr_37 = getelementptr i24 %C_1_17, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 34 'getelementptr' 'C_1_addr_37' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 35 'getelementptr' 'C_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 36 'getelementptr' 'C_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%C_1_load = load i12 %C_1_addr" [top.cpp:74]   --->   Operation 37 'load' 'C_1_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%C_1_load_38 = load i12 %C_1_addr_37" [top.cpp:74]   --->   Operation 38 'load' 'C_1_load_38' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%C_2_load = load i12 %C_2_addr" [top.cpp:74]   --->   Operation 39 'load' 'C_2_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%C_3_load = load i12 %C_3_addr" [top.cpp:74]   --->   Operation 40 'load' 'C_3_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (0.89ns)   --->   "%add_ln72 = add i7 %select_ln71, i7 1" [top.cpp:72]   --->   Operation 41 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln71 = store i15 %add_ln71_1, i15 %indvar_flatten6" [top.cpp:71]   --->   Operation 42 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln71 = store i9 %select_ln71_1, i9 %i" [top.cpp:71]   --->   Operation 43 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln72 = store i7 %add_ln72, i7 %j" [top.cpp:72]   --->   Operation 44 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 45 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load = load i12 %C_1_addr" [top.cpp:74]   --->   Operation 45 'load' 'C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load_38 = load i12 %C_1_addr_37" [top.cpp:74]   --->   Operation 46 'load' 'C_1_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_2_load = load i12 %C_2_addr" [top.cpp:74]   --->   Operation 47 'load' 'C_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 48 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_3_load = load i12 %C_3_addr" [top.cpp:74]   --->   Operation 48 'load' 'C_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 49 [1/1] (0.60ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %C_1_load, i2 1, i24 %C_1_load_38, i2 2, i24 %C_2_load, i2 3, i24 %C_3_load, i24 0, i2 %trunc_ln71" [top.cpp:74]   --->   Operation 49 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln71_cast" [top.cpp:71]   --->   Operation 50 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_9_VITIS_LOOP_72_10_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:73]   --->   Operation 53 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i24 %tmp_1" [top.cpp:74]   --->   Operation 54 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (7.30ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln74, i4 15" [top.cpp:74]   --->   Operation 55 'write' 'write_ln74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc112" [top.cpp:72]   --->   Operation 56 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_1_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten6       (alloca           ) [ 0100]
sext_ln71_read        (read             ) [ 0000]
sext_ln71_cast        (sext             ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln71            (store            ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten6_load  (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln71             (icmp             ) [ 0110]
add_ln71_1            (add              ) [ 0000]
br_ln71               (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln71              (add              ) [ 0000]
icmp_ln72             (icmp             ) [ 0000]
select_ln71           (select           ) [ 0000]
select_ln71_1         (select           ) [ 0000]
trunc_ln71            (trunc            ) [ 0110]
lshr_ln3              (partselect       ) [ 0000]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln74_1           (zext             ) [ 0000]
add_ln74              (add              ) [ 0000]
zext_ln74_2           (zext             ) [ 0000]
C_1_addr              (getelementptr    ) [ 0110]
C_1_addr_37           (getelementptr    ) [ 0110]
C_2_addr              (getelementptr    ) [ 0110]
C_3_addr              (getelementptr    ) [ 0110]
add_ln72              (add              ) [ 0000]
store_ln71            (store            ) [ 0000]
store_ln71            (store            ) [ 0000]
store_ln72            (store            ) [ 0000]
C_1_load              (load             ) [ 0000]
C_1_load_38           (load             ) [ 0000]
C_2_load              (load             ) [ 0000]
C_3_load              (load             ) [ 0000]
tmp_1                 (sparsemux        ) [ 0101]
C_addr                (getelementptr    ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln73     (specpipeline     ) [ 0000]
zext_ln74             (zext             ) [ 0000]
write_ln74            (write            ) [ 0000]
br_ln72               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln71">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_1_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_9_VITIS_LOOP_72_10_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln71_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="62" slack="0"/>
<pin id="102" dir="0" index="1" bw="62" slack="0"/>
<pin id="103" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln71_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="C_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="C_1_addr_37_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr_37/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="C_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load_38/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_2_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_3_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln74_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="24" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln71_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="62" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="15" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln71_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln72_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten6_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="15" slack="0"/>
<pin id="187" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln71_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="15" slack="0"/>
<pin id="190" dir="0" index="1" bw="15" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln71_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln71_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln72_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln71_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln71_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="9" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln71_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="lshr_ln3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="0" index="3" bw="4" slack="0"/>
<pin id="243" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln74_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln74_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln74_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln72_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln71_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="0" index="1" bw="15" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln71_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln72_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="0" index="2" bw="24" slack="0"/>
<pin id="299" dir="0" index="3" bw="2" slack="0"/>
<pin id="300" dir="0" index="4" bw="24" slack="0"/>
<pin id="301" dir="0" index="5" bw="2" slack="0"/>
<pin id="302" dir="0" index="6" bw="24" slack="0"/>
<pin id="303" dir="0" index="7" bw="2" slack="0"/>
<pin id="304" dir="0" index="8" bw="24" slack="0"/>
<pin id="305" dir="0" index="9" bw="24" slack="0"/>
<pin id="306" dir="0" index="10" bw="2" slack="1"/>
<pin id="307" dir="1" index="11" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="C_addr_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="2"/>
<pin id="321" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln74_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="j_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="indvar_flatten6_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="15" slack="0"/>
<pin id="344" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="349" class="1005" name="sext_ln71_cast_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="2"/>
<pin id="351" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln71_cast "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln71_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln71_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="1"/>
<pin id="360" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="363" class="1005" name="C_1_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="1"/>
<pin id="365" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="C_1_addr_37_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="1"/>
<pin id="370" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr_37 "/>
</bind>
</comp>

<comp id="373" class="1005" name="C_2_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="1"/>
<pin id="375" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_2_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="C_3_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="1"/>
<pin id="380" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="1"/>
<pin id="385" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="106" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="113" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="120" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="127" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="84" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="86" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="169"><net_src comp="100" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="200" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="200" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="212" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="206" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="203" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="226" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="238" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="218" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="248" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="278"><net_src comp="218" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="194" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="226" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="274" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="310"><net_src comp="134" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="312"><net_src comp="140" pin="3"/><net_sink comp="295" pin=4"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="295" pin=5"/></net>

<net id="314"><net_src comp="146" pin="3"/><net_sink comp="295" pin=6"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="295" pin=7"/></net>

<net id="316"><net_src comp="152" pin="3"/><net_sink comp="295" pin=8"/></net>

<net id="317"><net_src comp="72" pin="0"/><net_sink comp="295" pin=9"/></net>

<net id="322"><net_src comp="0" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="318" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="331"><net_src comp="88" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="338"><net_src comp="92" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="345"><net_src comp="96" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="352"><net_src comp="166" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="357"><net_src comp="188" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="234" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="295" pin=10"/></net>

<net id="366"><net_src comp="106" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="371"><net_src comp="113" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="376"><net_src comp="120" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="381"><net_src comp="127" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="386"><net_src comp="295" pin="11"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="324" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 : sext_ln71 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 : C_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 : C_1_17 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 : C_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 : C_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln71 : 1
		store_ln72 : 1
		indvar_flatten6_load : 1
		icmp_ln71 : 2
		add_ln71_1 : 2
		br_ln71 : 3
		j_load : 1
		i_load : 1
		add_ln71 : 2
		icmp_ln72 : 2
		select_ln71 : 3
		select_ln71_1 : 3
		trunc_ln71 : 4
		lshr_ln3 : 4
		tmp_s : 5
		zext_ln74_1 : 4
		add_ln74 : 6
		zext_ln74_2 : 7
		C_1_addr : 8
		C_1_addr_37 : 8
		C_2_addr : 8
		C_3_addr : 8
		C_1_load : 9
		C_1_load_38 : 9
		C_2_load : 9
		C_3_load : 9
		add_ln72 : 4
		store_ln71 : 3
		store_ln71 : 4
		store_ln72 : 5
	State 2
		tmp_1 : 1
	State 3
		write_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln71_1_fu_194     |    0    |    22   |
|    add   |       add_ln71_fu_206      |    0    |    16   |
|          |       add_ln74_fu_260      |    0    |    19   |
|          |       add_ln72_fu_274      |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln71_fu_188      |    0    |    22   |
|          |      icmp_ln72_fu_212      |    0    |    14   |
|----------|----------------------------|---------|---------|
| sparsemux|        tmp_1_fu_295        |    0    |    20   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln71_fu_218     |    0    |    7    |
|          |    select_ln71_1_fu_226    |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln71_read_read_fu_100 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln74_write_fu_158  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln71_cast_fu_166   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln71_fu_234     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln3_fu_238      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_248        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln74_1_fu_256     |    0    |    0    |
|   zext   |     zext_ln74_2_fu_266     |    0    |    0    |
|          |      zext_ln74_fu_324      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   142   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  C_1_addr_37_reg_368  |   12   |
|    C_1_addr_reg_363   |   12   |
|    C_2_addr_reg_373   |   12   |
|    C_3_addr_reg_378   |   12   |
|       i_reg_335       |    9   |
|   icmp_ln71_reg_354   |    1   |
|indvar_flatten6_reg_342|   15   |
|       j_reg_328       |    7   |
| sext_ln71_cast_reg_349|   64   |
|     tmp_1_reg_383     |   24   |
|   trunc_ln71_reg_358  |    2   |
+-----------------------+--------+
|         Total         |   170  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_140 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_146 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_152 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  1.956  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   36   |
|  Register |    -   |   170  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   170  |   178  |
+-----------+--------+--------+--------+
