	# interrupt handlers
	.include "mips.s"
	.text
	.set noreorder
        .align 2

	.set M_Status,0x0000ff09     # STATUS.intEn=1, user mode
	
	# interrupt handler for external counter attached to IP2=HW0
	# counter address -- see vhdl/mem.vhd

	.bss
	.align  2
	.global _counter_val             # accumulate number of interrupts
	.comm   _counter_val 4
	.comm   _counter_saves 8*4       # area to save up to 8 registers
	# _counter_saves[0]=$a0, [1]=$a1, [2]=$a2, ...
	
	.set HW_counter_value,0xc00000c8 # Count 200 clock pulses & interr

	.text
	.set    noreorder
	.global extCounter
	.ent    extCounter
	
	Counter:
	lui   $k0, %hi(HW_counter_addr)
	ori   $k0, $k0, %lo(HW_counter_addr)
	sw    $zero, 0($k0) 	# Reset counter, remove interrupt request

	#----------------------------------
	# save additional registers
	# la $k1, _counter_saves
	# sw $a0, 0*4($k1)
	# sw $a1, 1*4($k1)
	#----------------------------------
	
	lui   $k1, %hi(HW_counter_value)
	ori   $k1, $k1, %lo(HW_counter_value)
	sw    $k1, 0($k0)	      # Reload counter so it starts again

	lui   $k0, %hi(_counter_val)  # Increment interrupt event counter
	ori   $k0, $k0, %lo(_counter_val)
	lw    $k1,0($k0)
	nop
	addiu $k1,$k1,1
	sw    $k1,0($k0)

	#----------------------------------
	# and then restore same registers
	# la $k1, _counter_saves
	# lw $a0, 0*4($k1)
	# lw $a1, 1*4($k1)
	#----------------------------------
	
	mfc0  $k0, cop0_STATUS	    # Read STATUS register
	ori   $k0, $k0, Status #   but do not modify its contents
	addiu $k1, $zero, -7        #   except for re-enabling interrupts
	and   $k0, $k1, $k0	    #   -7 = 0xffff.fff9
	mtc0  $k0, cop0_STATUS	
	eret			    # Return from interrupt
	.end extCounter
	
	# interrupt handler for UART attached to IP3=HW1

	.bss 
        .align  2
	.global rx_queue,rx_hd,rx_tl   # reception queue and pointers
	.comm   rx_queue 16
	.comm   rx_hd 4
	.comm   rx_tl 4
	.global tx_queue,tx_hd,tx_tl   # transmission queue and pointers
	.comm   tx_queue 16
	.comm   tx_hd 4
	.comm   tx_tl 4
	.global nrx,ntx
	.comm   nrx 4                  # characters in RX_queue
	.comm   ntx 4                  # spaces left in TX_queue
        .comm   _uart_buff 16*4        # registers to be saved here

	.set UART_rx_irq,0x08
	.set UART_tx_irq,0x10

	.text
	.set    noreorder
	.global UARTinterr
	.ent    UARTinterr

	# _uart_buff[0]=status, [1]=data_inp, [2]=new, [3]=$a0, [4]=$a1
	
UARTinter:
	lui   $k0, %hi(HW_uart_addr)
	ori   $k0, $k0, %lo(HW_uart_addr)
	lw    $k1, 0($k0) 	    # Read status, remove interrupt request

	lui   $k0, %hi(_uart_buff)
	ori   $k0, $k0, %lo(_uart_buff)
	sw    $k1, 0($k0)           #  and save UART status to memory
	
	sw    $a0, 12($k0)	    # save registers $a0,$a1, others?
	sw    $a1, 16($k0)

	andi  $a0, $k1, UART_rx_irq # Is this reception?
	beq   $a0, $zero, UARTret   #   no, ignore it and return
	
	lui   $a0, %hi(HW_uart_addr)
	ori   $a0, $a0, %lo(HW_uart_addr)
	lw    $a1, 4($a0) 	    # Read data
	nop                         #   and store it to UART's buffer
	sw    $a1, 4($k0)           #   and return from interrupt
	addiu $a1, $zero, 1
	sw    $a1, 8($k0)           # Signal new arrival 
		
UARTret:
	lw    $a1, 16($k0)          # restore registers $a0,$a1, others?
	lw    $a0, 12($k0)

	mfc0  $k0, cop0_STATUS	    # Read STATUS register
	ori   $k0, $k0, M_StatusIEn #   but do not modify its contents
	addiu $k1, $zero, -7        #   except for re-enabling interrupts
	and   $k0, $k1, $k0	    #   -7 = 0xffff.fff9 = user mode
	mtc0  $k0, cop0_STATUS	
	eret			    # Return from interrupt
	.end UARTinterr

	# handler for COUNT-COMPARE registers -- IP7=HW5
	.text
	.set    noreorder
	.global countCompare
	.ent    countCompare
countCompare:	
	mfc0  $k1,cop0_COUNT    # read COMPARE and clear IRQ
	addiu $k1,$k1,64	# set next interrupt in 64 ticks
	mtc0  $k1,cop0_COMPARE  

	mfc0 $k0, cop0_STATUS	# Read STATUS register
	ori  $k0, $k0, M_StatusIEn #   but do not modify its contents
	lui  $k1, 0xffff        #   except for re-enabling interrupts
	ori  $k1, $k1, 0xfff9   #   and going into user mode
	and  $k0, $k1, $k0
	mtc0 $k0, cop0_STATUS	
	eret			# Return from interrupt
	.end countCompare

	# functions to enable and disable interrupts, both return STATUS
	.text
	.set    noreorder
	.global enableInter,disableInter
	.ent    enableInter
enableInter:
	mfc0  $v0, cop0_STATUS	    # Read STATUS register
	ori   $v0, $v0, 1           #   and enable interrupts
	mtc0  $v0, cop0_STATUS
	nop
	jr $ra                      # return updated STATUS
	nop
	.end enableInterr

	.ent disableInter
disableInter:
	mfc0  $v0, cop0_STATUS	    # Read STATUS register
	addiu $v1, $zero, -2        #   and disable interrupts
	and   $v0, $v0, $v1         # -2 = 0xffff.fffe
	mtc0  $v0, cop0_STATUS
	nop
	jr $ra                      # return updated STATUS
	nop
	.end disableInterr
	
	# delays processing by approx 4*$a4 processor cycles
	.text
	.set    noreorder
	.global mips_delay
	.ent    mips_delay
mips_delay:
	addiu $4, $4, -1
        nop
        bne $4, $zero, mips_delay
        nop
        jr $ra
        nop
	.end    mips_delay