#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jun 17 16:19:28 2025
# Process ID: 26292
# Current directory: C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.runs/synth_1
# Command line: vivado.exe -log tb_calculate_vector.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_calculate_vector.tcl
# Log file: C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.runs/synth_1/tb_calculate_vector.vds
# Journal file: C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.runs/synth_1\vivado.jou
# Running On: DESKTOP-UDM1N2Q, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16469 MB
#-----------------------------------------------------------
source tb_calculate_vector.tcl -notrace
Command: synth_design -top tb_calculate_vector -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28692
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [M:/Vivado_2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 836.480 ; gain = 416.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_calculate_vector' [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:1]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:39]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'sequence.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:54]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:58]
INFO: [Synth 8-6157] synthesizing module 'calculate_vector' [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v:3]
INFO: [Synth 8-6157] synthesizing module 'bit_receiver' [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit_receiver' (0#1) [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v:1]
WARNING: [Synth 8-7071] port 'bit_count_out' of module 'bit_receiver' is unconnected for instance 'bit_rx' [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v:56]
WARNING: [Synth 8-7023] instance 'bit_rx' of module 'bit_receiver' has 11 connections declared, but only 10 given [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v:56]
INFO: [Synth 8-6157] synthesizing module 'shift_register_processor' [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'base_rows.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:15]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_processor' (0#1) [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v:102]
INFO: [Synth 8-6155] done synthesizing module 'calculate_vector' (0#1) [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v:3]
WARNING: [Synth 8-7071] port 'result' of module 'calculate_vector' is unconnected for instance 'dut' [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:23]
WARNING: [Synth 8-7023] instance 'dut' of module 'calculate_vector' has 11 connections declared, but only 10 given [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_calculate_vector' (0#1) [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:1]
WARNING: [Synth 8-7137] Register sr0_reg in module shift_register_processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:19]
WARNING: [Synth 8-7137] Register sr1_reg in module shift_register_processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:19]
WARNING: [Synth 8-7137] Register sr2_reg in module shift_register_processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:19]
WARNING: [Synth 8-7137] Register sr3_reg in module shift_register_processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:19]
WARNING: [Synth 8-3848] Net base_rows[0] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[1] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[2] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[3] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[4] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[5] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[6] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[7] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[8] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[9] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[10] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[11] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[12] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[13] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[14] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[15] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[16] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[17] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[18] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net base_rows[19] in module/entity shift_register_processor does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v:10]
WARNING: [Synth 8-3848] Net s_axis_tdata in module/entity tb_calculate_vector does not have driver. [C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 964.629 ; gain = 544.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 964.629 ; gain = 544.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 964.629 ; gain = 544.660
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calculate_vector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RECEIVING |                              001 |                               00
            TRANSMITTING |                              010 |                               01
                  REPEAT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'calculate_vector'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 964.629 ; gain = 544.660
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input  640 Bit        Muxes := 1     
	   3 Input  640 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 4     
	   3 Input  128 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module calculate_vector.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module calculate_vector.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module calculate_vector.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1280.312 ; gain = 860.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1280.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4f32002c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 35 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1406.891 ; gain = 1011.766
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/arty/Documents/GitHub/LDPC/calculate_vector/calculate_vector.runs/synth_1/tb_calculate_vector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_calculate_vector_utilization_synth.rpt -pb tb_calculate_vector_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 16:20:17 2025...
