INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coope/Documents/MSU-ECE-DSD/lab3/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_satadd_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
INFO: [VRFC 10-311] analyzing module glbl
