<stg><name>md5_final.1_Pipeline_VITIS_LOOP_147_1</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %zext_ln140_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="zext_ln140_1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln140_1_cast = zext i6 %zext_ln140_1_read

]]></Node>
<StgValue><ssdm name="zext_ln140_1_cast"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i64 %zext_ln140_1_cast, i64 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:0 %i = load i64 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:2 %icmp_ln147 = icmp_eq  i64 %i, i64 56

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:3 %br_ln147 = br i1 %icmp_ln147, void %while.body.split, void %if.end22.loopexit88.exitStub

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.split:0 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 55, i64 27

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split:1 %specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.split:2 %i_8 = add i64 %i, i64 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split:3 %ctx_data_addr = getelementptr i8 %ctx_data, i64 0, i64 %i

]]></Node>
<StgValue><ssdm name="ctx_data_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
while.body.split:4 %store_ln148 = store i8 0, i6 %ctx_data_addr

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split:5 %store_ln147 = store i64 %i_8, i64 %i_2

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
while.body.split:6 %br_ln147 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
if.end22.loopexit88.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="zext_ln140_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln140_1"/></StgValue>
</port>
<port id="29" name="ctx_data" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ctx_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="StgValue_30" to="i_2" fromId="30" toId="4">
</dataflow>
<dataflow id="33" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln140_1_read" fromId="32" toId="5">
</dataflow>
<dataflow id="34" from="zext_ln140_1" to="zext_ln140_1_read" fromId="28" toId="5">
</dataflow>
<dataflow id="35" from="zext_ln140_1_read" to="zext_ln140_1_cast" fromId="5" toId="6">
</dataflow>
<dataflow id="36" from="zext_ln140_1_cast" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="37" from="i_2" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="38" from="i_2" to="i" fromId="4" toId="9">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specpipeline_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="45" from="StgValue_30" to="specpipeline_ln0" fromId="30" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="48" from="p_str" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="i" to="icmp_ln147" fromId="9" toId="11">
</dataflow>
<dataflow id="51" from="StgValue_50" to="icmp_ln147" fromId="50" toId="11">
</dataflow>
<dataflow id="52" from="icmp_ln147" to="br_ln147" fromId="11" toId="12">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln140" fromId="53" toId="13">
</dataflow>
<dataflow id="56" from="StgValue_55" to="speclooptripcount_ln140" fromId="55" toId="13">
</dataflow>
<dataflow id="58" from="StgValue_57" to="speclooptripcount_ln140" fromId="57" toId="13">
</dataflow>
<dataflow id="60" from="StgValue_59" to="speclooptripcount_ln140" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecLoopName" to="specloopname_ln147" fromId="61" toId="14">
</dataflow>
<dataflow id="64" from="empty_14" to="specloopname_ln147" fromId="63" toId="14">
</dataflow>
<dataflow id="65" from="i" to="i_8" fromId="9" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_66" to="i_8" fromId="66" toId="15">
</dataflow>
<dataflow id="68" from="ctx_data" to="ctx_data_addr" fromId="29" toId="16">
</dataflow>
<dataflow id="69" from="StgValue_55" to="ctx_data_addr" fromId="55" toId="16">
</dataflow>
<dataflow id="70" from="i" to="ctx_data_addr" fromId="9" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln148" fromId="71" toId="17">
</dataflow>
<dataflow id="73" from="ctx_data_addr" to="store_ln148" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="i_8" to="store_ln147" fromId="15" toId="18">
</dataflow>
<dataflow id="75" from="i_2" to="store_ln147" fromId="4" toId="18">
</dataflow>
<dataflow id="76" from="icmp_ln147" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
