{"vcs1":{"timestamp_begin":1747287416.327023051, "rt":10.98, "ut":11.00, "st":0.67}}
{"vcselab":{"timestamp_begin":1747287427.381523702, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747287427.826344008, "rt":0.41, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747287415.700377405}
{"VCS_COMP_START_TIME": 1747287415.700377405}
{"VCS_COMP_END_TIME": 1747287428.378814526}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 485636}}
{"vcselab": {"peak_mem": 183884}}
