# TerasicDe3
This project is meant to test the Terasic de3 fpga using VHDL and System Verilog
