Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar  5 20:25:11 2025
| Host         : MEDEA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: slow_clock_6p25MHz/slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.671        0.000                      0                   33        0.111        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.671        0.000                      0                   33        0.111        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.629ns (49.746%)  route 2.656ns (50.254%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y45         FDRE                                         r  slow_clock_6p25MHz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  slow_clock_6p25MHz/count_reg[1]/Q
                         net (fo=5, routed)           0.688     6.292    slow_clock_6p25MHz/count_reg[1]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.948 r  slow_clock_6p25MHz/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.948    slow_clock_6p25MHz/count1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  slow_clock_6p25MHz/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    slow_clock_6p25MHz/count1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  slow_clock_6p25MHz/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.176    slow_clock_6p25MHz/count1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  slow_clock_6p25MHz/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.290    slow_clock_6p25MHz/count1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  slow_clock_6p25MHz/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.404    slow_clock_6p25MHz/count1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  slow_clock_6p25MHz/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.518    slow_clock_6p25MHz/count1_carry__4_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.852 f  slow_clock_6p25MHz/count1_carry__5/O[1]
                         net (fo=1, routed)           0.816     8.669    slow_clock_6p25MHz/count1_carry__5_n_6
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.303     8.972 r  slow_clock_6p25MHz/slow_clock_i_5/O
                         net (fo=1, routed)           0.717     9.689    slow_clock_6p25MHz/slow_clock_i_5_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  slow_clock_6p25MHz/slow_clock_i_3/O
                         net (fo=1, routed)           0.433    10.246    slow_clock_6p25MHz/slow_clock_i_3_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.370 r  slow_clock_6p25MHz/slow_clock_i_1/O
                         net (fo=1, routed)           0.000    10.370    slow_clock_6p25MHz/slow_clock_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  slow_clock_6p25MHz/slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    slow_clock_6p25MHz/basys_clock
    SLICE_X33Y47         FDRE                                         r  slow_clock_6p25MHz/slow_clock_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.029    15.041    slow_clock_6p25MHz/slow_clock_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 2.572ns (48.481%)  route 2.733ns (51.519%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.939 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  slow_clock_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    slow_clock_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.379 r  slow_clock_6p25MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.379    slow_clock_6p25MHz/count_reg[28]_i_1_n_6
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[29]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109    15.123    slow_clock_6p25MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.564ns (48.403%)  route 2.733ns (51.597%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.939 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  slow_clock_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    slow_clock_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.371 r  slow_clock_6p25MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.371    slow_clock_6p25MHz/count_reg[28]_i_1_n_4
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[31]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109    15.123    slow_clock_6p25MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 2.488ns (47.652%)  route 2.733ns (52.348%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.939 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  slow_clock_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    slow_clock_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.295 r  slow_clock_6p25MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.295    slow_clock_6p25MHz/count_reg[28]_i_1_n_5
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[30]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109    15.123    slow_clock_6p25MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 2.468ns (47.451%)  route 2.733ns (52.549%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.939 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  slow_clock_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    slow_clock_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.275 r  slow_clock_6p25MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.275    slow_clock_6p25MHz/count_reg[28]_i_1_n_7
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[28]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109    15.123    slow_clock_6p25MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 2.455ns (47.319%)  route 2.733ns (52.681%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.939 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.262 r  slow_clock_6p25MHz/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.262    slow_clock_6p25MHz/count_reg[24]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[25]/C
                         clock pessimism              0.298    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.148    slow_clock_6p25MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.447ns (47.238%)  route 2.733ns (52.762%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.939 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.254 r  slow_clock_6p25MHz/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.254    slow_clock_6p25MHz/count_reg[24]_i_1_n_4
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
                         clock pessimism              0.298    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.148    slow_clock_6p25MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 2.371ns (46.452%)  route 2.733ns (53.548%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.939 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.178 r  slow_clock_6p25MHz/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.178    slow_clock_6p25MHz/count_reg[24]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[26]/C
                         clock pessimism              0.298    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.148    slow_clock_6p25MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.338ns (46.104%)  route 2.733ns (53.896%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.145 r  slow_clock_6p25MHz/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.145    slow_clock_6p25MHz/count_reg[20]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[21]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.123    slow_clock_6p25MHz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 slow_clock_6p25MHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.330ns (46.018%)  route 2.733ns (53.982%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  slow_clock_6p25MHz/count_reg[27]/Q
                         net (fo=3, routed)           0.838     6.430    slow_clock_6p25MHz/count_reg[27]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.554 r  slow_clock_6p25MHz/count[0]_i_11/O
                         net (fo=1, routed)           0.571     7.125    slow_clock_6p25MHz/count[0]_i_11_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  slow_clock_6p25MHz/count[0]_i_8/O
                         net (fo=2, routed)           0.783     8.032    slow_clock_6p25MHz/count[0]_i_8_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.156 r  slow_clock_6p25MHz/slow_clock_i_2/O
                         net (fo=3, routed)           0.540     8.696    slow_clock_6p25MHz/slow_clock_i_2_n_0
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  slow_clock_6p25MHz/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.820    slow_clock_6p25MHz/count[0]_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.353 r  slow_clock_6p25MHz/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    slow_clock_6p25MHz/count_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  slow_clock_6p25MHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    slow_clock_6p25MHz/count_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  slow_clock_6p25MHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    slow_clock_6p25MHz/count_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  slow_clock_6p25MHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    slow_clock_6p25MHz/count_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.822    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 r  slow_clock_6p25MHz/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.137    slow_clock_6p25MHz/count_reg[20]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[23]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.123    slow_clock_6p25MHz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.896%)  route 0.139ns (27.104%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.958 r  slow_clock_6p25MHz/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    slow_clock_6p25MHz/count_reg[20]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.567%)  route 0.139ns (26.433%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.971 r  slow_clock_6p25MHz/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    slow_clock_6p25MHz/count_reg[20]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.677%)  route 0.139ns (25.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.994 r  slow_clock_6p25MHz/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    slow_clock_6p25MHz/count_reg[20]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.411ns (74.770%)  route 0.139ns (25.230%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.996 r  slow_clock_6p25MHz/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    slow_clock_6p25MHz/count_reg[20]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y50         FDRE                                         r  slow_clock_6p25MHz/count_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.861%)  route 0.139ns (25.139%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.998 r  slow_clock_6p25MHz/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    slow_clock_6p25MHz/count_reg[24]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.440%)  route 0.139ns (24.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.011 r  slow_clock_6p25MHz/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    slow_clock_6p25MHz/count_reg[24]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.449ns (76.401%)  route 0.139ns (23.599%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.034 r  slow_clock_6p25MHz/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    slow_clock_6p25MHz/count_reg[24]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.451ns (76.481%)  route 0.139ns (23.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.036 r  slow_clock_6p25MHz/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    slow_clock_6p25MHz/count_reg[24]_i_1_n_4
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y51         FDRE                                         r  slow_clock_6p25MHz/count_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.453ns (76.560%)  route 0.139ns (23.439%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.985 r  slow_clock_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    slow_clock_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  slow_clock_6p25MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    slow_clock_6p25MHz/count_reg[28]_i_1_n_7
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.466ns (77.064%)  route 0.139ns (22.936%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y49         FDRE                                         r  slow_clock_6p25MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slow_clock_6p25MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.748    slow_clock_6p25MHz/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  slow_clock_6p25MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    slow_clock_6p25MHz/count_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  slow_clock_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    slow_clock_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.985 r  slow_clock_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    slow_clock_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.051 r  slow_clock_6p25MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    slow_clock_6p25MHz/count_reg[28]_i_1_n_5
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    slow_clock_6p25MHz/basys_clock
    SLICE_X34Y52         FDRE                                         r  slow_clock_6p25MHz/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134     1.847    slow_clock_6p25MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   slow_clock_6p25MHz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   slow_clock_6p25MHz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   slow_clock_6p25MHz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   slow_clock_6p25MHz/slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slow_clock_6p25MHz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slow_clock_6p25MHz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slow_clock_6p25MHz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   slow_clock_6p25MHz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   slow_clock_6p25MHz/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   slow_clock_6p25MHz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   slow_clock_6p25MHz/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   slow_clock_6p25MHz/count_reg[18]/C



