//Verilog generated by VPR  from post-place-and-route implementation
module fabric_ram_true_dp_dc_32768x4 (
    input \$iopadmap$addrA[0] ,
    input \$iopadmap$addrA[1] ,
    input \$iopadmap$addrA[2] ,
    input \$iopadmap$addrA[3] ,
    input \$iopadmap$addrA[4] ,
    input \$iopadmap$addrA[5] ,
    input \$iopadmap$addrA[6] ,
    input \$iopadmap$addrA[7] ,
    input \$iopadmap$addrA[8] ,
    input \$iopadmap$addrA[9] ,
    input \$iopadmap$addrA[10] ,
    input \$iopadmap$addrA[11] ,
    input \$iopadmap$addrA[12] ,
    input \$iopadmap$addrA[13] ,
    input \$iopadmap$addrA[14] ,
    input \$iopadmap$dinB[0] ,
    input \$iopadmap$dinB[1] ,
    input \$iopadmap$dinB[2] ,
    input \$iopadmap$dinB[3] ,
    input \$auto$clkbufmap.cc:294:execute$1101 ,
    input \$iopadmap$weA ,
    input \$iopadmap$weB ,
    input \$iopadmap$dinA[0] ,
    input \$iopadmap$dinA[1] ,
    input \$iopadmap$dinA[2] ,
    input \$iopadmap$dinA[3] ,
    input \$iopadmap$addrB[0] ,
    input \$iopadmap$addrB[1] ,
    input \$iopadmap$addrB[2] ,
    input \$iopadmap$addrB[3] ,
    input \$iopadmap$addrB[4] ,
    input \$iopadmap$addrB[5] ,
    input \$iopadmap$addrB[6] ,
    input \$iopadmap$addrB[7] ,
    input \$iopadmap$addrB[8] ,
    input \$iopadmap$addrB[9] ,
    input \$iopadmap$addrB[10] ,
    input \$iopadmap$addrB[11] ,
    input \$iopadmap$addrB[12] ,
    input \$iopadmap$addrB[13] ,
    input \$iopadmap$addrB[14] ,
    input \$auto$clkbufmap.cc:294:execute$1098 ,
    output \$iopadmap$doutB[0] ,
    output \$iopadmap$doutB[1] ,
    output \$iopadmap$doutB[2] ,
    output \$iopadmap$doutB[3] ,
    output \$iopadmap$doutA[0] ,
    output \$iopadmap$doutA[1] ,
    output \$iopadmap$doutA[2] ,
    output \$iopadmap$doutA[3] 
);

    //Wires
    wire \$iopadmap$addrA[0]_output_0_0 ;
    wire \$iopadmap$addrA[1]_output_0_0 ;
    wire \$iopadmap$addrA[2]_output_0_0 ;
    wire \$iopadmap$addrA[3]_output_0_0 ;
    wire \$iopadmap$addrA[4]_output_0_0 ;
    wire \$iopadmap$addrA[5]_output_0_0 ;
    wire \$iopadmap$addrA[6]_output_0_0 ;
    wire \$iopadmap$addrA[7]_output_0_0 ;
    wire \$iopadmap$addrA[8]_output_0_0 ;
    wire \$iopadmap$addrA[9]_output_0_0 ;
    wire \$iopadmap$addrA[10]_output_0_0 ;
    wire \$iopadmap$addrA[11]_output_0_0 ;
    wire \$iopadmap$addrA[12]_output_0_0 ;
    wire \$iopadmap$addrA[13]_output_0_0 ;
    wire \$iopadmap$addrA[14]_output_0_0 ;
    wire \$iopadmap$dinB[0]_output_0_0 ;
    wire \$iopadmap$dinB[1]_output_0_0 ;
    wire \$iopadmap$dinB[2]_output_0_0 ;
    wire \$iopadmap$dinB[3]_output_0_0 ;
    wire \$auto$clkbufmap.cc:294:execute$1101_output_0_0 ;
    wire \$iopadmap$weA_output_0_0 ;
    wire \$iopadmap$weB_output_0_0 ;
    wire \$iopadmap$dinA[0]_output_0_0 ;
    wire \$iopadmap$dinA[1]_output_0_0 ;
    wire \$iopadmap$dinA[2]_output_0_0 ;
    wire \$iopadmap$dinA[3]_output_0_0 ;
    wire \$iopadmap$addrB[0]_output_0_0 ;
    wire \$iopadmap$addrB[1]_output_0_0 ;
    wire \$iopadmap$addrB[2]_output_0_0 ;
    wire \$iopadmap$addrB[3]_output_0_0 ;
    wire \$iopadmap$addrB[4]_output_0_0 ;
    wire \$iopadmap$addrB[5]_output_0_0 ;
    wire \$iopadmap$addrB[6]_output_0_0 ;
    wire \$iopadmap$addrB[7]_output_0_0 ;
    wire \$iopadmap$addrB[8]_output_0_0 ;
    wire \$iopadmap$addrB[9]_output_0_0 ;
    wire \$iopadmap$addrB[10]_output_0_0 ;
    wire \$iopadmap$addrB[11]_output_0_0 ;
    wire \$iopadmap$addrB[12]_output_0_0 ;
    wire \$iopadmap$addrB[13]_output_0_0 ;
    wire \$iopadmap$addrB[14]_output_0_0 ;
    wire \$auto$clkbufmap.cc:294:execute$1098_output_0_0 ;
    wire \lut_$iopadmap$doutB[0]_output_0_0 ;
    wire \lut_$iopadmap$doutB[1]_output_0_0 ;
    wire \lut_$iopadmap$doutB[2]_output_0_0 ;
    wire \lut_$iopadmap$doutB[3]_output_0_0 ;
    wire \lut_$iopadmap$doutA[0]_output_0_0 ;
    wire \lut_$iopadmap$doutA[1]_output_0_0 ;
    wire \lut_$iopadmap$doutA[2]_output_0_0 ;
    wire \lut_$iopadmap$doutA[3]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$undef_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[3]_output_0_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_0_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[2]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[0]_output_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_2_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[3]_output_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[0]_output_0_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[1]_output_0_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[1]_output_0_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[2]_output_0_0 ;
    wire \lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ;
    wire \lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_14 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_14 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_14 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_14 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_1_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_0_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_1_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_0_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_1_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_0_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[0]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$72_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[2]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[3]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[1]_clock_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_16_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_17_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_16_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_17_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_16_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_17_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_16_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_17_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_2_0 ;
    wire \lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_input_0_3 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_2_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_6_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_7_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_6_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_7_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_6_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_7_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_6_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_7_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_0 ;
    wire \lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_input_0_1 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_2_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_14 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_14 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_14 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_14 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_2_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_3_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_2_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_3_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_2_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_3_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_2_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_3_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[2]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[1]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[0]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$79_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[3]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_0_0 ;
    wire \$iopadmap$doutB[0]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_0_0 ;
    wire \$iopadmap$doutB[1]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_0_0 ;
    wire \$iopadmap$doutB[2]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_0_0 ;
    wire \$iopadmap$doutB[3]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_0_0 ;
    wire \$iopadmap$doutA[0]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_0_0 ;
    wire \$iopadmap$doutA[1]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_0_0 ;
    wire \$iopadmap$doutA[2]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_0_0 ;
    wire \$iopadmap$doutA[3]_input_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_20_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_21_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_20_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_21_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_20_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_21_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_20_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_21_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$79_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$79_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$72_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$72_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_1_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_14 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_15 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_16 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_17 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_14 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_15 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_16 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_17 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_14 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_15 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_16 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_17 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_1 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_2 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_3 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_4 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_5 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_6 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_7 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_8 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_9 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_10 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_11 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_12 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_13 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_14 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_15 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_16 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_17 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_14 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_15 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_16 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_17 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_14 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_15 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_16 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_17 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_14 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_15 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_16 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_17 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_1 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_2 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_3 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_4 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_5 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_6 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_7 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_8 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_9 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_10 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_11 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_12 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_13 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_14 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_15 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_16 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_17 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_14 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_15 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_16 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_17 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_14 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_15 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_16 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_17 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_14 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_15 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_16 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_17 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_1 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_2 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_3 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_4 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_5 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_6 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_7 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_8 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_9 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_10 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_11 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_12 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_13 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_14 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_15 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_16 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_17 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_14 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_15 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_16 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_17 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_14 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_15 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_16 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_17 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_14 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_15 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_16 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_17 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_1 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_2 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_3 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_4 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_5 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_6 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_7 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_8 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_9 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_10 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_11 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_12 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_13 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_14 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_15 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_16 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_17 ;
    wire \lut_$iopadmap$doutB[1]_input_0_4 ;
    wire \lut_$iopadmap$doutB[0]_input_0_4 ;
    wire \lut_$iopadmap$doutB[2]_input_0_4 ;
    wire \lut_$iopadmap$doutB[3]_input_0_0 ;
    wire \lut_$iopadmap$doutB[3]_input_0_3 ;
    wire \lut_$iopadmap$doutB[3]_input_0_4 ;
    wire \lut_$iopadmap$doutB[2]_input_0_3 ;
    wire \lut_$iopadmap$doutB[2]_input_0_1 ;
    wire \lut_$iopadmap$doutA[1]_input_0_1 ;
    wire \lut_$iopadmap$doutA[0]_input_0_4 ;
    wire \lut_$iopadmap$doutA[2]_input_0_4 ;
    wire \lut_$iopadmap$doutA[3]_input_0_4 ;
    wire \lut_$iopadmap$doutA[0]_input_0_1 ;
    wire \lut_$iopadmap$doutA[0]_input_0_3 ;
    wire \lut_$iopadmap$doutA[3]_input_0_0 ;
    wire \lut_$iopadmap$doutA[3]_input_0_2 ;
    wire \lut_$iopadmap$doutB[0]_input_0_0 ;
    wire \lut_$iopadmap$doutB[0]_input_0_2 ;
    wire \lut_$iopadmap$doutB[1]_input_0_1 ;
    wire \lut_$iopadmap$doutB[1]_input_0_2 ;
    wire \lut_$iopadmap$doutA[1]_input_0_3 ;
    wire \lut_$iopadmap$doutA[1]_input_0_0 ;
    wire \lut_$iopadmap$doutA[2]_input_0_3 ;
    wire \lut_$iopadmap$doutA[2]_input_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_14_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_15_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_14_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_15_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_14_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_15_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_14_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_15_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$79_input_0_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_4_0 ;
    wire \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_5_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_4_0 ;
    wire \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_5_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_4_0 ;
    wire \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_5_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_4_0 ;
    wire \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_5_0 ;
    wire \dffre_$auto$memory_libmap.cc:2299:execute$72_input_0_0 ;

    //IO assignments
    assign \$iopadmap$doutB[0]  = \$iopadmap$doutB[0]_input_0_0 ;
    assign \$iopadmap$doutB[1]  = \$iopadmap$doutB[1]_input_0_0 ;
    assign \$iopadmap$doutB[2]  = \$iopadmap$doutB[2]_input_0_0 ;
    assign \$iopadmap$doutB[3]  = \$iopadmap$doutB[3]_input_0_0 ;
    assign \$iopadmap$doutA[0]  = \$iopadmap$doutA[0]_input_0_0 ;
    assign \$iopadmap$doutA[1]  = \$iopadmap$doutA[1]_input_0_0 ;
    assign \$iopadmap$doutA[2]  = \$iopadmap$doutA[2]_input_0_0 ;
    assign \$iopadmap$doutA[3]  = \$iopadmap$doutA[3]_input_0_0 ;
    assign \$iopadmap$addrA[0]_output_0_0  = \$iopadmap$addrA[0] ;
    assign \$iopadmap$addrA[1]_output_0_0  = \$iopadmap$addrA[1] ;
    assign \$iopadmap$addrA[2]_output_0_0  = \$iopadmap$addrA[2] ;
    assign \$iopadmap$addrA[3]_output_0_0  = \$iopadmap$addrA[3] ;
    assign \$iopadmap$addrA[4]_output_0_0  = \$iopadmap$addrA[4] ;
    assign \$iopadmap$addrA[5]_output_0_0  = \$iopadmap$addrA[5] ;
    assign \$iopadmap$addrA[6]_output_0_0  = \$iopadmap$addrA[6] ;
    assign \$iopadmap$addrA[7]_output_0_0  = \$iopadmap$addrA[7] ;
    assign \$iopadmap$addrA[8]_output_0_0  = \$iopadmap$addrA[8] ;
    assign \$iopadmap$addrA[9]_output_0_0  = \$iopadmap$addrA[9] ;
    assign \$iopadmap$addrA[10]_output_0_0  = \$iopadmap$addrA[10] ;
    assign \$iopadmap$addrA[11]_output_0_0  = \$iopadmap$addrA[11] ;
    assign \$iopadmap$addrA[12]_output_0_0  = \$iopadmap$addrA[12] ;
    assign \$iopadmap$addrA[13]_output_0_0  = \$iopadmap$addrA[13] ;
    assign \$iopadmap$addrA[14]_output_0_0  = \$iopadmap$addrA[14] ;
    assign \$iopadmap$dinB[0]_output_0_0  = \$iopadmap$dinB[0] ;
    assign \$iopadmap$dinB[1]_output_0_0  = \$iopadmap$dinB[1] ;
    assign \$iopadmap$dinB[2]_output_0_0  = \$iopadmap$dinB[2] ;
    assign \$iopadmap$dinB[3]_output_0_0  = \$iopadmap$dinB[3] ;
    assign \$auto$clkbufmap.cc:294:execute$1101_output_0_0  = \$auto$clkbufmap.cc:294:execute$1101 ;
    assign \$iopadmap$weA_output_0_0  = \$iopadmap$weA ;
    assign \$iopadmap$weB_output_0_0  = \$iopadmap$weB ;
    assign \$iopadmap$dinA[0]_output_0_0  = \$iopadmap$dinA[0] ;
    assign \$iopadmap$dinA[1]_output_0_0  = \$iopadmap$dinA[1] ;
    assign \$iopadmap$dinA[2]_output_0_0  = \$iopadmap$dinA[2] ;
    assign \$iopadmap$dinA[3]_output_0_0  = \$iopadmap$dinA[3] ;
    assign \$iopadmap$addrB[0]_output_0_0  = \$iopadmap$addrB[0] ;
    assign \$iopadmap$addrB[1]_output_0_0  = \$iopadmap$addrB[1] ;
    assign \$iopadmap$addrB[2]_output_0_0  = \$iopadmap$addrB[2] ;
    assign \$iopadmap$addrB[3]_output_0_0  = \$iopadmap$addrB[3] ;
    assign \$iopadmap$addrB[4]_output_0_0  = \$iopadmap$addrB[4] ;
    assign \$iopadmap$addrB[5]_output_0_0  = \$iopadmap$addrB[5] ;
    assign \$iopadmap$addrB[6]_output_0_0  = \$iopadmap$addrB[6] ;
    assign \$iopadmap$addrB[7]_output_0_0  = \$iopadmap$addrB[7] ;
    assign \$iopadmap$addrB[8]_output_0_0  = \$iopadmap$addrB[8] ;
    assign \$iopadmap$addrB[9]_output_0_0  = \$iopadmap$addrB[9] ;
    assign \$iopadmap$addrB[10]_output_0_0  = \$iopadmap$addrB[10] ;
    assign \$iopadmap$addrB[11]_output_0_0  = \$iopadmap$addrB[11] ;
    assign \$iopadmap$addrB[12]_output_0_0  = \$iopadmap$addrB[12] ;
    assign \$iopadmap$addrB[13]_output_0_0  = \$iopadmap$addrB[13] ;
    assign \$iopadmap$addrB[14]_output_0_0  = \$iopadmap$addrB[14] ;
    assign \$auto$clkbufmap.cc:294:execute$1098_output_0_0  = \$auto$clkbufmap.cc:294:execute$1098 ;

    //Interconnect
    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[0]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_0  (
        .datain(\$iopadmap$addrA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[1]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_1  (
        .datain(\$iopadmap$addrA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[2]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_2  (
        .datain(\$iopadmap$addrA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[3]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_3  (
        .datain(\$iopadmap$addrA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[4]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_4  (
        .datain(\$iopadmap$addrA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[5]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_5  (
        .datain(\$iopadmap$addrA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[6]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_6  (
        .datain(\$iopadmap$addrA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[7]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_7  (
        .datain(\$iopadmap$addrA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[8]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_8  (
        .datain(\$iopadmap$addrA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[9]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_9  (
        .datain(\$iopadmap$addrA[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[10]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_10  (
        .datain(\$iopadmap$addrA[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[11]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_11  (
        .datain(\$iopadmap$addrA[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[12]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_12  (
        .datain(\$iopadmap$addrA[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[13]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_13  (
        .datain(\$iopadmap$addrA[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[14]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_14  (
        .datain(\$iopadmap$addrA[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[14]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_14  (
        .datain(\$iopadmap$addrA[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[14]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_14  (
        .datain(\$iopadmap$addrA[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrA[14]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_14  (
        .datain(\$iopadmap$addrA[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinB[0]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_0  (
        .datain(\$iopadmap$dinB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinB[1]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_0  (
        .datain(\$iopadmap$dinB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinB[2]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_0  (
        .datain(\$iopadmap$dinB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinB[3]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_0  (
        .datain(\$iopadmap$dinB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_1_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_1_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_1_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_1_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$72_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$72_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1101_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1101_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_16_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_16_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_17_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_17_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_16_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_16_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_17_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_17_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_16_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_16_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_17_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_17_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_16_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_16_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_17_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_17_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_2_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_2_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_2_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_input_0_3  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weA_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_2_0  (
        .datain(\$iopadmap$weA_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_6_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_6_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_7_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_7_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_6_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_6_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_7_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_7_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_6_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_6_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_7_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_7_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_6_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_6_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_7_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_7_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_input_0_1  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_2_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_2_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_2_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$weB_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_2_0  (
        .datain(\$iopadmap$weB_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinA[0]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_0  (
        .datain(\$iopadmap$dinA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinA[1]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_0  (
        .datain(\$iopadmap$dinA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinA[2]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_0  (
        .datain(\$iopadmap$dinA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dinA[3]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_0  (
        .datain(\$iopadmap$dinA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[0]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_0  (
        .datain(\$iopadmap$addrB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[1]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_1  (
        .datain(\$iopadmap$addrB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[2]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_2  (
        .datain(\$iopadmap$addrB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[3]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_3  (
        .datain(\$iopadmap$addrB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[4]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_4  (
        .datain(\$iopadmap$addrB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[5]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_5  (
        .datain(\$iopadmap$addrB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[6]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_6  (
        .datain(\$iopadmap$addrB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[7]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_7  (
        .datain(\$iopadmap$addrB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[8]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_8  (
        .datain(\$iopadmap$addrB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[9]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_9  (
        .datain(\$iopadmap$addrB[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[10]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_10  (
        .datain(\$iopadmap$addrB[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[11]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_11  (
        .datain(\$iopadmap$addrB[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[12]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_12  (
        .datain(\$iopadmap$addrB[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[13]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_13  (
        .datain(\$iopadmap$addrB[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[14]_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_14  (
        .datain(\$iopadmap$addrB[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[14]_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_14  (
        .datain(\$iopadmap$addrB[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[14]_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_14  (
        .datain(\$iopadmap$addrB[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$addrB[14]_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_14  (
        .datain(\$iopadmap$addrB[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_14 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_2_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_3_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_2_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_3_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_2_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_3_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_2_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_3_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$79_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$79_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$1098_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$1098_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[0]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[0]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[0]_output_0_0_to_$iopadmap$doutB[0]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[0]_output_0_0 ),
        .dataout(\$iopadmap$doutB[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[1]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[1]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[1]_output_0_0_to_$iopadmap$doutB[1]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[1]_output_0_0 ),
        .dataout(\$iopadmap$doutB[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[2]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[2]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[2]_output_0_0_to_$iopadmap$doutB[2]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[2]_output_0_0 ),
        .dataout(\$iopadmap$doutB[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[3]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[3]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutB[3]_output_0_0_to_$iopadmap$doutB[3]_input_0_0  (
        .datain(\lut_$iopadmap$doutB[3]_output_0_0 ),
        .dataout(\$iopadmap$doutB[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[0]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[0]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[0]_output_0_0_to_$iopadmap$doutA[0]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[0]_output_0_0 ),
        .dataout(\$iopadmap$doutA[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[1]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[1]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[1]_output_0_0_to_$iopadmap$doutA[1]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[1]_output_0_0 ),
        .dataout(\$iopadmap$doutA[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[2]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[2]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[2]_output_0_0_to_$iopadmap$doutA[2]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[2]_output_0_0 ),
        .dataout(\$iopadmap$doutA[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[3]_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[3]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$doutA[3]_output_0_0_to_$iopadmap$doutA[3]_input_0_0  (
        .datain(\lut_$iopadmap$doutA[3]_output_0_0 ),
        .dataout(\$iopadmap$doutA[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$79_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$79_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$79_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$79_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$72_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$72_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$72_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$72_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_17 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0_to_lut_$iopadmap$doutB[1]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0_to_lut_$iopadmap$doutB[0]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0_to_lut_$iopadmap$doutB[2]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0_to_lut_$iopadmap$doutB[3]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$71[3]_output_0_0_to_lut_$iopadmap$doutB[3]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_0_0_to_lut_$iopadmap$doutB[3]_input_0_4  (
        .datain(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_0_0_to_lut_$iopadmap$doutB[2]_input_0_3  (
        .datain(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$71[2]_output_0_0_to_lut_$iopadmap$doutB[2]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0_to_lut_$iopadmap$doutA[1]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0_to_lut_$iopadmap$doutA[0]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0_to_lut_$iopadmap$doutA[2]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0_to_lut_$iopadmap$doutA[3]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$78[0]_output_0_0_to_lut_$iopadmap$doutA[0]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_2_0_to_lut_$iopadmap$doutA[0]_input_0_3  (
        .datain(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_2_0 ),
        .dataout(\lut_$iopadmap$doutA[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_2_0_to_lut_$iopadmap$doutA[3]_input_0_0  (
        .datain(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_2_0 ),
        .dataout(\lut_$iopadmap$doutA[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$78[3]_output_0_0_to_lut_$iopadmap$doutA[3]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_0_0_to_lut_$iopadmap$doutB[0]_input_0_0  (
        .datain(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$71[0]_output_0_0_to_lut_$iopadmap$doutB[0]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_0_0_to_lut_$iopadmap$doutB[1]_input_0_1  (
        .datain(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$71[1]_output_0_0_to_lut_$iopadmap$doutB[1]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutB[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_2_0_to_lut_$iopadmap$doutA[1]_input_0_3  (
        .datain(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_2_0 ),
        .dataout(\lut_$iopadmap$doutA[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$78[1]_output_0_0_to_lut_$iopadmap$doutA[1]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_2_0_to_lut_$iopadmap$doutA[2]_input_0_3  (
        .datain(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_2_0 ),
        .dataout(\lut_$iopadmap$doutA[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2298:execute$78[2]_output_0_0_to_lut_$iopadmap$doutA[2]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$doutA[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_14_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_15_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_14_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_15_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_14_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_15_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_14_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_15_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$79_input_0_0  (
        .datain(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$79_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_4_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_5_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_4_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_5_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_4_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_5_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_4_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_5_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0_to_dffre_$auto$memory_libmap.cc:2299:execute$72_input_0_0  (
        .datain(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2299:execute$72_input_0_0 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;
    wire \__vpr__unconn5 ;
    wire \__vpr__unconn6 ;
    wire \__vpr__unconn7 ;
    wire \__vpr__unconn8 ;
    wire \__vpr__unconn9 ;
    wire \__vpr__unconn10 ;
    wire \__vpr__unconn11 ;
    wire \__vpr__unconn12 ;
    wire \__vpr__unconn13 ;
    wire \__vpr__unconn14 ;
    wire \__vpr__unconn15 ;
    wire \__vpr__unconn16 ;
    wire \__vpr__unconn17 ;
    wire \__vpr__unconn18 ;
    wire \__vpr__unconn19 ;
    wire \__vpr__unconn20 ;
    wire \__vpr__unconn21 ;
    wire \__vpr__unconn22 ;
    wire \__vpr__unconn23 ;
    wire \__vpr__unconn24 ;
    wire \__vpr__unconn25 ;
    wire \__vpr__unconn26 ;
    wire \__vpr__unconn27 ;
    wire \__vpr__unconn28 ;
    wire \__vpr__unconn29 ;
    wire \__vpr__unconn30 ;
    wire \__vpr__unconn31 ;
    wire \__vpr__unconn32 ;
    wire \__vpr__unconn33 ;
    wire \__vpr__unconn34 ;
    wire \__vpr__unconn35 ;
    wire \__vpr__unconn36 ;
    wire \__vpr__unconn37 ;
    wire \__vpr__unconn38 ;
    wire \__vpr__unconn39 ;
    wire \__vpr__unconn40 ;
    wire \__vpr__unconn41 ;
    wire \__vpr__unconn42 ;
    wire \__vpr__unconn43 ;
    wire \__vpr__unconn44 ;
    wire \__vpr__unconn45 ;
    wire \__vpr__unconn46 ;
    wire \__vpr__unconn47 ;
    wire \__vpr__unconn48 ;
    wire \__vpr__unconn49 ;
    wire \__vpr__unconn50 ;
    wire \__vpr__unconn51 ;
    wire \__vpr__unconn52 ;
    wire \__vpr__unconn53 ;
    wire \__vpr__unconn54 ;
    wire \__vpr__unconn55 ;
    wire \__vpr__unconn56 ;
    wire \__vpr__unconn57 ;
    wire \__vpr__unconn58 ;
    wire \__vpr__unconn59 ;
    wire \__vpr__unconn60 ;
    wire \__vpr__unconn61 ;
    wire \__vpr__unconn62 ;
    wire \__vpr__unconn63 ;
    wire \__vpr__unconn64 ;
    wire \__vpr__unconn65 ;
    wire \__vpr__unconn66 ;
    wire \__vpr__unconn67 ;
    wire \__vpr__unconn68 ;
    wire \__vpr__unconn69 ;
    wire \__vpr__unconn70 ;
    wire \__vpr__unconn71 ;
    wire \__vpr__unconn72 ;
    wire \__vpr__unconn73 ;
    wire \__vpr__unconn74 ;
    wire \__vpr__unconn75 ;
    wire \__vpr__unconn76 ;
    wire \__vpr__unconn77 ;
    wire \__vpr__unconn78 ;
    wire \__vpr__unconn79 ;
    wire \__vpr__unconn80 ;
    wire \__vpr__unconn81 ;
    wire \__vpr__unconn82 ;
    wire \__vpr__unconn83 ;
    wire \__vpr__unconn84 ;
    wire \__vpr__unconn85 ;
    wire \__vpr__unconn86 ;
    wire \__vpr__unconn87 ;
    wire \__vpr__unconn88 ;
    wire \__vpr__unconn89 ;
    wire \__vpr__unconn90 ;
    wire \__vpr__unconn91 ;
    wire \__vpr__unconn92 ;
    wire \__vpr__unconn93 ;
    wire \__vpr__unconn94 ;
    wire \__vpr__unconn95 ;
    wire \__vpr__unconn96 ;
    wire \__vpr__unconn97 ;
    wire \__vpr__unconn98 ;
    wire \__vpr__unconn99 ;
    wire \__vpr__unconn100 ;
    wire \__vpr__unconn101 ;
    wire \__vpr__unconn102 ;
    wire \__vpr__unconn103 ;
    wire \__vpr__unconn104 ;
    wire \__vpr__unconn105 ;
    wire \__vpr__unconn106 ;
    wire \__vpr__unconn107 ;
    wire \__vpr__unconn108 ;
    wire \__vpr__unconn109 ;
    wire \__vpr__unconn110 ;
    wire \__vpr__unconn111 ;
    wire \__vpr__unconn112 ;
    wire \__vpr__unconn113 ;
    wire \__vpr__unconn114 ;
    wire \__vpr__unconn115 ;
    wire \__vpr__unconn116 ;
    wire \__vpr__unconn117 ;
    wire \__vpr__unconn118 ;
    wire \__vpr__unconn119 ;
    wire \__vpr__unconn120 ;
    wire \__vpr__unconn121 ;
    wire \__vpr__unconn122 ;
    wire \__vpr__unconn123 ;
    wire \__vpr__unconn124 ;
    wire \__vpr__unconn125 ;
    wire \__vpr__unconn126 ;
    wire \__vpr__unconn127 ;
    wire \__vpr__unconn128 ;
    wire \__vpr__unconn129 ;
    wire \__vpr__unconn130 ;
    wire \__vpr__unconn131 ;
    wire \__vpr__unconn132 ;
    wire \__vpr__unconn133 ;
    wire \__vpr__unconn134 ;
    wire \__vpr__unconn135 ;

    //Cell instances
    RS_TDP36K #(
        .INIT_i(36864'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
        .MODE_BITS(81'b010110110110100000000000000000000000000000101101101101000000000000000000000000000)
    ) \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]  (
        .ADDR_A1({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_14 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_14 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_20_0 ),
        .FLUSH2(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_21_0 ),
        .REN_A1(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_4_0 ),
        .REN_A2(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_5_0 ),
        .REN_B1(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_14_0 ),
        .REN_B2(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_17 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_16 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_15 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_14 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_17 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_16 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_15 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_14 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_17 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_16 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_15 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_14 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_17 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_16 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_15 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_14 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_13 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_12 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_11 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_10 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_9 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_8 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_7 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_6 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_5 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_4 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_3 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_2 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_1 ,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_16_0 ),
        .WEN_B2(\RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_input_17_0 ),
        .RDATA_A1({
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            __vpr__unconn4,
            __vpr__unconn5,
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            __vpr__unconn10,
            __vpr__unconn11,
            __vpr__unconn12,
            __vpr__unconn13,
            __vpr__unconn14,
            __vpr__unconn15,
            __vpr__unconn16,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1({
            __vpr__unconn17,
            __vpr__unconn18,
            __vpr__unconn19,
            __vpr__unconn20,
            __vpr__unconn21,
            __vpr__unconn22,
            __vpr__unconn23,
            __vpr__unconn24,
            __vpr__unconn25,
            __vpr__unconn26,
            __vpr__unconn27,
            __vpr__unconn28,
            __vpr__unconn29,
            __vpr__unconn30,
            __vpr__unconn31,
            __vpr__unconn32,
            __vpr__unconn33,
            \RS_TDP36K_$techmap123\ram.0.0.C1DATA_TOTAL[32]_output_2_0 
         }),
        .RDATA_B2()
    );

    RS_TDP36K #(
        .INIT_i(36864'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
        .MODE_BITS(81'b010110110110100000000000000000000000000000101101101101000000000000000000000000000)
    ) \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]  (
        .ADDR_A1({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_14 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_14 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_20_0 ),
        .FLUSH2(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_21_0 ),
        .REN_A1(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_4_0 ),
        .REN_A2(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_5_0 ),
        .REN_B1(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_14_0 ),
        .REN_B2(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_17 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_16 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_15 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_14 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_17 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_16 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_15 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_14 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_17 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_16 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_15 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_14 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_17 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_16 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_15 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_14 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_13 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_12 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_11 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_10 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_9 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_8 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_7 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_6 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_5 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_4 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_3 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_2 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_1 ,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_16_0 ),
        .WEN_B2(\RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_input_17_0 ),
        .RDATA_A1({
            __vpr__unconn34,
            __vpr__unconn35,
            __vpr__unconn36,
            __vpr__unconn37,
            __vpr__unconn38,
            __vpr__unconn39,
            __vpr__unconn40,
            __vpr__unconn41,
            __vpr__unconn42,
            __vpr__unconn43,
            __vpr__unconn44,
            __vpr__unconn45,
            __vpr__unconn46,
            __vpr__unconn47,
            __vpr__unconn48,
            __vpr__unconn49,
            __vpr__unconn50,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1({
            __vpr__unconn51,
            __vpr__unconn52,
            __vpr__unconn53,
            __vpr__unconn54,
            __vpr__unconn55,
            __vpr__unconn56,
            __vpr__unconn57,
            __vpr__unconn58,
            __vpr__unconn59,
            __vpr__unconn60,
            __vpr__unconn61,
            __vpr__unconn62,
            __vpr__unconn63,
            __vpr__unconn64,
            __vpr__unconn65,
            __vpr__unconn66,
            __vpr__unconn67,
            \RS_TDP36K_$techmap124\ram.0.1.C1DATA_TOTAL[32]_output_2_0 
         }),
        .RDATA_B2()
    );

    RS_TDP36K #(
        .INIT_i(36864'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
        .MODE_BITS(81'b010110110110100000000000000000000000000000101101101101000000000000000000000000000)
    ) \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]  (
        .ADDR_A1({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_14 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_14 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_20_0 ),
        .FLUSH2(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_21_0 ),
        .REN_A1(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_4_0 ),
        .REN_A2(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_5_0 ),
        .REN_B1(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_14_0 ),
        .REN_B2(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_17 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_16 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_15 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_14 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_17 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_16 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_15 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_14 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_17 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_16 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_15 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_14 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_17 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_16 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_15 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_14 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_13 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_12 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_11 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_10 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_9 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_8 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_7 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_6 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_5 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_4 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_3 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_2 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_1 ,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_16_0 ),
        .WEN_B2(\RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_input_17_0 ),
        .RDATA_A1({
            __vpr__unconn68,
            __vpr__unconn69,
            __vpr__unconn70,
            __vpr__unconn71,
            __vpr__unconn72,
            __vpr__unconn73,
            __vpr__unconn74,
            __vpr__unconn75,
            __vpr__unconn76,
            __vpr__unconn77,
            __vpr__unconn78,
            __vpr__unconn79,
            __vpr__unconn80,
            __vpr__unconn81,
            __vpr__unconn82,
            __vpr__unconn83,
            __vpr__unconn84,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1({
            __vpr__unconn85,
            __vpr__unconn86,
            __vpr__unconn87,
            __vpr__unconn88,
            __vpr__unconn89,
            __vpr__unconn90,
            __vpr__unconn91,
            __vpr__unconn92,
            __vpr__unconn93,
            __vpr__unconn94,
            __vpr__unconn95,
            __vpr__unconn96,
            __vpr__unconn97,
            __vpr__unconn98,
            __vpr__unconn99,
            __vpr__unconn100,
            __vpr__unconn101,
            \RS_TDP36K_$techmap125\ram.0.2.C1DATA_TOTAL[32]_output_2_0 
         }),
        .RDATA_B2()
    );

    RS_TDP36K #(
        .INIT_i(36864'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
        .MODE_BITS(81'b010110110110100000000000000000000000000000101101101101000000000000000000000000000)
    ) \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]  (
        .ADDR_A1({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_14 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_14 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_20_0 ),
        .FLUSH2(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_21_0 ),
        .REN_A1(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_4_0 ),
        .REN_A2(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_5_0 ),
        .REN_B1(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_14_0 ),
        .REN_B2(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_17 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_16 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_15 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_14 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_17 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_16 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_15 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_14 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_17 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_16 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_15 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_14 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_17 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_16 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_15 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_14 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_13 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_12 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_11 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_10 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_9 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_8 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_7 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_6 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_5 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_4 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_3 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_2 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_1 ,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_16_0 ),
        .WEN_B2(\RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_input_17_0 ),
        .RDATA_A1({
            __vpr__unconn102,
            __vpr__unconn103,
            __vpr__unconn104,
            __vpr__unconn105,
            __vpr__unconn106,
            __vpr__unconn107,
            __vpr__unconn108,
            __vpr__unconn109,
            __vpr__unconn110,
            __vpr__unconn111,
            __vpr__unconn112,
            __vpr__unconn113,
            __vpr__unconn114,
            __vpr__unconn115,
            __vpr__unconn116,
            __vpr__unconn117,
            __vpr__unconn118,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1({
            __vpr__unconn119,
            __vpr__unconn120,
            __vpr__unconn121,
            __vpr__unconn122,
            __vpr__unconn123,
            __vpr__unconn124,
            __vpr__unconn125,
            __vpr__unconn126,
            __vpr__unconn127,
            __vpr__unconn128,
            __vpr__unconn129,
            __vpr__unconn130,
            __vpr__unconn131,
            __vpr__unconn132,
            __vpr__unconn133,
            __vpr__unconn134,
            __vpr__unconn135,
            \RS_TDP36K_$techmap126\ram.0.3.C1DATA_TOTAL[32]_output_2_0 
         }),
        .RDATA_B2()
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$78[2]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$78[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000111000000010)
    ) \lut_$iopadmap$doutA[1]  (
        .in({
            1'b0,
            \lut_$iopadmap$doutA[1]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$doutA[1]_input_0_1 ,
            \lut_$iopadmap$doutA[1]_input_0_0 
         }),
        .out(\lut_$iopadmap$doutA[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$78[1]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$78[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000000000000010000000100)
    ) \lut_$iopadmap$doutA[0]  (
        .in({
            \lut_$iopadmap$doutA[0]_input_0_4 ,
            \lut_$iopadmap$doutA[0]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$doutA[0]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$doutA[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$78[0]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$78[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64  (
        .in({
            1'b0,
            \lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1085$abc$335$auto$rtlil.cc:2392:LogicNot$64_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_$iopadmap$doutB[1]  (
        .in({
            \lut_$iopadmap$doutB[1]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$doutB[1]_input_0_2 ,
            \lut_$iopadmap$doutB[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$doutB[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000100000000000110000)
    ) \lut_$iopadmap$doutB[0]  (
        .in({
            \lut_$iopadmap$doutB[0]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$doutB[0]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$doutB[0]_input_0_0 
         }),
        .out(\lut_$iopadmap$doutB[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000000000000010000000100)
    ) \lut_$iopadmap$doutB[2]  (
        .in({
            \lut_$iopadmap$doutB[2]_input_0_4 ,
            \lut_$iopadmap$doutB[2]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$doutB[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$doutB[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000100000000100000000)
    ) \lut_$iopadmap$doutB[3]  (
        .in({
            \lut_$iopadmap$doutB[3]_input_0_4 ,
            \lut_$iopadmap$doutB[3]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$doutB[3]_input_0_0 
         }),
        .out(\lut_$iopadmap$doutB[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1085$abc$326$auto$rtlil.cc:2392:LogicNot$57_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000000000001000000010)
    ) \lut_$iopadmap$doutA[2]  (
        .in({
            \lut_$iopadmap$doutA[2]_input_0_4 ,
            \lut_$iopadmap$doutA[2]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$doutA[2]_input_0_0 
         }),
        .out(\lut_$iopadmap$doutA[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2299:execute$79  (
        .C(\dffre_$auto$memory_libmap.cc:2299:execute$79_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2299:execute$79_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2299:execute$79_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2299:execute$79_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2299:execute$79_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$78[3]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$78[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000100000000000110000)
    ) \lut_$iopadmap$doutA[3]  (
        .in({
            \lut_$iopadmap$doutA[3]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$doutA[3]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$doutA[3]_input_0_0 
         }),
        .out(\lut_$iopadmap$doutA[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$71[0]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$71[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2299:execute$72  (
        .C(\dffre_$auto$memory_libmap.cc:2299:execute$72_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2299:execute$72_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2299:execute$72_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2299:execute$72_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2299:execute$72_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$undef  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$undef_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$71[2]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$71[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$71[3]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$71[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2298:execute$71[1]  (
        .C(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2298:execute$71[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );


endmodule
