radeon_crtc_fb_gamma_get	,	F_29
unpin_work	,	V_87
drm_vblank_put	,	F_52
dce5_crtc_load_lut	,	F_7
radeon_fbdev_init	,	F_128
pll_out_min	,	V_216
RADEON_DAC_CNTL2	,	V_56
radeon_fence_signaled	,	F_45
dev	,	V_5
"flip-ioctl() cur_fbo = %p, cur_bbo = %p\n"	,	L_6
gem_base	,	V_74
load_detect_property	,	V_286
RADEON_PLL_IS_LCD	,	V_214
NI_GRPH_REGAMMA_MODE	,	F_18
new_radeon_fb	,	V_107
DRM_MODE_CONNECTOR_DisplayPort	,	V_188
drm_framebuffer_init	,	F_107
connector_names	,	V_145
radeon_user_framebuffer_create_handle	,	F_104
ARRAY_SIZE	,	F_117
dfixed_div	,	F_142
unlikely	,	F_39
ddc_valid	,	V_161
adapter	,	V_198
vbl_end	,	V_340
devices	,	V_144
AVIVO_DC_LUTA_CONTROL	,	V_11
fb_base	,	V_304
radeon_fence	,	V_112
ddc_mux_control_pin	,	V_162
AVIVO_D1GRPH_LUT_SEL	,	V_27
radeon_div	,	F_99
size	,	V_66
crtc_offset	,	V_12
en_clk_reg	,	V_156
dp_i2c_bus	,	V_196
rbo	,	V_111
in_vbl	,	V_342
"    CRT2: %s\n"	,	L_22
min_feed_div	,	V_257
radeon_crtc_init	,	F_73
bios	,	V_187
hdisplay	,	V_312
radeon_modeset_create_props	,	F_115
"PLL freq %llu %u %u\n"	,	L_33
ref_div_p	,	V_225
ASIC_IS_AVIVO	,	F_27
RREG32	,	F_23
cd_valid	,	V_164
EBUSY	,	V_117
radeon_hpd_fini	,	F_134
reference_freq	,	V_208
radeon_crtc_scaling_mode_fixup	,	F_138
"tmds_pll"	,	L_38
"  Clock/Data Router 0x%x/0x%x\n"	,	L_18
drm_crtc	,	V_1
hpd	,	V_147
drm_vblank_get	,	F_68
RADEON_CRTC_STATUS	,	V_360
INIT_WORK	,	F_63
a	,	V_331
b	,	V_332
NI_OUTPUT_CSC_OVL_MODE	,	F_21
d	,	V_234
e	,	V_78
"    DFP5: %s\n"	,	L_28
bios_hardcoded_edid	,	V_308
RADEON_PALETTE_INDEX	,	V_58
i	,	V_9
ENOENT	,	V_277
radeon_get_atom_connector_info_from_supported_devices_table	,	F_84
n	,	V_233
r	,	V_72
"underscan hborder"	,	L_42
blue	,	V_63
drm_kms_helper_poll_init	,	F_129
avivo_get_post_div	,	F_97
"flip queue: crtc already busy\n"	,	L_5
x	,	V_129
"    DFP1: %s\n"	,	L_24
tv_usec	,	V_98
y	,	V_128
radeon_i2c_fini	,	F_136
RADEON_TILING_MACRO	,	V_125
DRM_DEBUG_KMS	,	F_3
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_348
en_data_reg	,	V_157
dig	,	V_191
drm_crtc_cleanup	,	F_32
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_344
radeon_get_connector_for_encoder	,	F_139
"No GEM object associated to handle 0x%08X, "	,	L_35
to_radeon_framebuffer	,	F_60
RADEON_CRTC2_VLINE_CRNT_VLINE	,	V_362
red	,	V_61
NI_INPUT_GAMMA_USE_LUT	,	V_46
rec	,	V_151
drm_gem_object	,	V_108
native_mode	,	V_323
NI_INPUT_CSC_CONTROL	,	V_39
pll_in	,	V_247
timeval	,	V_79
RADEON_HPD_NONE	,	V_148
ATOM_DEVICE_DFP3_SUPPORT	,	V_180
ASIC_IS_DCE4	,	F_26
RADEON_PLL_PREFER_LOW_POST_DIV	,	V_267
ASIC_IS_DCE5	,	F_25
ret	,	V_186
drm_property_add_enum	,	F_118
"    DFP2: %s\n"	,	L_25
"failed to pin new rbo buffer before flip\n"	,	L_8
AVIVO_D1CRTC_V_BLANK_START_END	,	V_351
DRM_MODE_CONNECTOR_LVDS	,	V_199
radeon_connector	,	V_140
target_clock	,	V_202
rfb	,	V_272
spin_unlock_irqrestore	,	F_46
dp_sink_type	,	V_193
DRM_ERROR	,	F_40
hsc	,	V_335
fb	,	V_104
crtcs	,	V_76
"flip queue: failed to create fence.\n"	,	L_4
work_struct	,	V_68
RADEON_GEM_DOMAIN_VRAM	,	V_120
drm_helper_mode_fill_fb_struct	,	F_108
AVIVO_DC_LUTA_BLACK_OFFSET_GREEN	,	V_14
avivo_get_fb_div	,	F_96
is_atom_bios	,	V_137
radeon_i2c_init	,	F_123
drm_gem_object_reference	,	F_61
drm_kms_helper_poll_fini	,	F_133
v_border	,	V_320
end	,	V_67
frac_feedback_div	,	V_261
hpos	,	V_84
DRM_MODE_CONNECTOR_HDMIB	,	V_172
DRM_MODE_CONNECTOR_HDMIA	,	V_171
radeon_get_crtc_scanoutpos	,	F_48
RADEONFB_CONN_LIMIT	,	V_134
RADEON_PLL_USE_FRAC_FB_DIV	,	V_230
cd_mux_state	,	V_166
NI_GRPH_DEGAMMA_MODE	,	F_12
dev_private	,	V_8
best_vco_diff	,	V_245
obj	,	V_109
NI_DEGAMMA_CONTROL	,	V_47
CONNECTOR_OBJECT_ID_DISPLAYPORT	,	V_194
AVIVO_DC_LUTA_BLACK_OFFSET_BLUE	,	V_13
family	,	V_294
ATOM_DEVICE_LCD1_SUPPORT	,	V_177
radeon_fbdev_fini	,	F_131
ENOMEM	,	V_116
"  DDC: no ddc bus - possible BIOS bug - please report to xorg-driver-ati@lists.x.org\n"	,	L_19
radeon_framebuffer_init	,	F_106
ATOM_DEVICE_CRT1_SUPPORT	,	V_173
legacy_crtc_load_lut	,	F_22
bits_per_pixel	,	V_124
ATOM_DEVICE_DFP1_SUPPORT	,	V_178
"%lld %d, pll dividers - fb: %d.%d ref: %d, post %d\n"	,	L_34
max_width	,	V_302
NI_GRPH_INPUT_GAMMA_MODE	,	F_10
tmp	,	V_207
event_lock	,	V_86
pitch	,	V_123
RADEON_CRTC_V_DISP_SHIFT	,	V_357
max_frac_feed_div	,	V_260
ddev	,	V_85
likely	,	F_37
mode_config	,	V_299
new_crtc_base	,	V_90
index	,	V_133
max_feedback_div	,	V_209
RADEON_PLL_USE_POST_DIV	,	V_212
handle	,	V_271
radeon_bo_get_tiling_flags	,	F_66
encoder	,	V_142
fb_div	,	V_205
connector	,	V_139
"    LCD1: %s\n"	,	L_23
min_post_div	,	V_220
AVIVO_DC_LUTA_WHITE_OFFSET_GREEN	,	V_17
"failed to reserve new rbo in error path\n"	,	L_11
radeon_crtc_funcs	,	V_136
hpd_names	,	V_149
DRM_INFO	,	F_79
y_data_reg	,	V_159
vsc	,	V_334
EVERGREEN_DC_LUT_WRITE_EN_MASK	,	V_36
"  %s\n"	,	L_15
ATOM_DEVICE_DFP6_SUPPORT	,	V_183
list_add_tail	,	F_50
radeon_fb	,	V_269
post_div	,	V_203
crtc_vtotal	,	V_365
fb_div_p	,	V_223
underscan_hborder	,	V_328
event_wait	,	V_102
radeon_crtc_gamma_set	,	F_30
UNDERSCAN_ON	,	V_326
u16	,	T_2
radeon_output_poll_changed	,	F_113
AVIVO_D2CRTC_V_BLANK_START_END	,	V_353
avivo_crtc_load_lut	,	F_1
NI_OUTPUT_CSC_GRPH_MODE	,	F_20
radeon_fence_emit	,	F_70
radeon_crtc_load_lut	,	F_24
stat_crtc	,	V_336
"can't create framebuffer\n"	,	L_36
NI_ICON_DEGAMMA_MODE	,	F_14
"  DDC: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\n"	,	L_16
radeon_disp_priority	,	V_293
drm_mode_create_scaling_mode_property	,	F_119
__work	,	V_69
radeon_crtc_destroy	,	F_31
"failed to unpin buffer after flip\n"	,	L_2
"failed to unpin new rbo in error path\n"	,	L_12
tv_sec	,	V_97
event_list	,	V_101
max_ref_div	,	V_231
RADEON_PLL_NO_ODD_POST_DIV	,	V_252
RADEON_DAC2_PALETTE_ACC_CTL	,	V_57
mode	,	V_310
pdev	,	V_276
drm_encoder	,	V_141
NI_INPUT_CSC_OVL_MODE	,	F_9
u32	,	T_3
h_border	,	V_319
mc	,	V_305
tiling_flags	,	V_113
radeon_user_framebuffer_create	,	F_109
radeon_crtc	,	V_3
EVERGREEN_DC_LUT_WHITE_OFFSET_BLUE	,	V_32
RMX_OFF	,	V_322
best_post_div	,	V_239
radeon_get_legacy_connector_info_from_bios	,	F_86
pflip_cleanup2	,	V_132
encoder_id	,	V_175
RADEON_CRTC2_STATUS	,	V_363
pflip_cleanup1	,	V_131
spin_lock_irqsave	,	F_44
position	,	V_338
DRM_MODE_CONNECTOR_eDP	,	V_189
list_for_each_entry	,	F_80
DRM_MODE_CONNECTOR_VGA	,	V_167
MAX_TOLERANCE	,	V_232
pitch_pixels	,	V_114
dac2_cntl	,	V_55
dst_v	,	V_316
ATOM_DEVICE_CRT2_SUPPORT	,	V_176
radeon_mode_funcs	,	V_301
RADEON_PLL_PREFER_LOW_REF_DIV	,	V_263
EVERGREEN_DC_LUT_RW_MODE	,	V_35
drm_framebuffer	,	V_103
to_radeon_connector	,	F_81
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_350
edid	,	V_197
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_347
underscan_type	,	V_325
dst_h	,	V_318
radeon_crtc_handle_flip	,	F_43
DRM_MODE_PROP_RANGE	,	V_280
AVIVO_DC_LUT_RW_INDEX	,	V_22
ddc_mux_state	,	V_163
radeon_hpd_init	,	F_126
"    DFP3: %s\n"	,	L_26
radeon_framebuffer	,	V_105
feedback_div	,	V_254
radeon_bios_get_hardcoded_edid	,	F_93
pll	,	V_201
container_of	,	F_35
u64	,	T_4
EVERGREEN_DC_LUT_RW_INDEX	,	V_37
min_frac_feedback_div	,	V_250
AVIVO_DC_LUTA_WHITE_OFFSET_RED	,	V_18
drm_file	,	V_270
fence	,	V_88
NI_OUTPUT_CSC_BYPASS	,	V_54
ATOM_DEVICE_DFP5_SUPPORT	,	V_182
DRM_MODE_CONNECTOR_DVII	,	V_168
best_frac_feedback_div	,	V_242
ATOM_DEVICE_CV_SUPPORT	,	V_185
ddc_bus	,	V_150
unlock_free	,	V_118
radeon_print_display_setup	,	F_78
radeon_setup_encoder_clones	,	F_88
rmx_type	,	V_321
radeon_pre_page_flip	,	F_71
file_priv	,	V_100
"underscan"	,	L_41
"Scaling not consistent across encoder.\n"	,	L_44
NI_INPUT_GAMMA_CONTROL	,	V_45
vpos	,	V_83
radeon_user_framebuffer_destroy	,	F_102
adjusted_mode	,	V_313
DRM_MODE_CONNECTOR_DVIA	,	V_170
do_div	,	F_100
mode_config_initialized	,	V_298
radeon_fb_output_poll_changed	,	F_114
drm_mode_config_init	,	F_122
DRM_MODE_CONNECTOR_DVID	,	V_169
AVIVO_DC_LUT_RW_MODE	,	V_20
max_fractional_feed_div	,	V_237
radeon_r4xx_atom	,	V_138
RADEON_PLL_PREFER_HIGH_REF_DIV	,	V_264
best_feedback_div	,	V_241
NI_REGAMMA_BYPASS	,	V_52
GFP_KERNEL	,	V_115
con_priv	,	V_192
src_h	,	V_317
wake_up_interruptible	,	F_51
ATOM_DEVICE_DFP2_SUPPORT	,	V_179
freq	,	V_221
mid	,	V_246
radeon_bo_pin	,	F_65
ref_div	,	V_204
drm_get_edid	,	F_92
src_v	,	V_315
"  Encoders:\n"	,	L_20
rdev	,	V_7
drm_add_edid_modes	,	F_95
to_radeon_encoder	,	F_82
NI_GAMUT_REMAP_BYPASS	,	V_50
"failed to reserve new rbo buffer before flip\n"	,	L_7
sz	,	V_278
uint32_t	,	T_1
"  DDC Router 0x%x/0x%x\n"	,	L_17
EVERGREEN_DC_LUT_BLACK_OFFSET_BLUE	,	V_29
drm_mode_crtc_set_gamma_size	,	F_75
drm_gem_object_unreference_unlocked	,	F_42
"coherent"	,	L_37
AVIVO_DC_LUT_WRITE_EN_MASK	,	V_21
gem_to_radeon_bo	,	F_62
disp_priority	,	V_297
radeon_atom_encoder_init	,	F_125
y_clk_reg	,	V_158
radeon_modeset_fini	,	F_130
ERR_PTR	,	F_112
drm_property_create	,	F_116
radeon_ring_lock	,	F_69
EVERGREEN_DC_LUT_30_COLOR	,	V_38
radeon_device	,	V_6
min_feedback_div	,	V_210
EVERGREEN_DC_LUT_WHITE_OFFSET_RED	,	V_34
CONNECTOR_OBJECT_ID_eDP	,	V_195
underscan_property	,	V_290
EVERGREEN_DC_LUT_BLACK_OFFSET_GREEN	,	V_30
NI_OVL_PRESCALE_BYPASS	,	V_44
"%d\n"	,	L_1
RADEON_PLL_LEGACY	,	V_253
RADEON_PALETTE_30_DATA	,	V_59
best_error	,	V_244
tv_std_property	,	V_288
connector_type	,	V_146
DRM_MODE_PROP_ENUM	,	V_284
drm_display_mode	,	V_309
radeon_tv_std_enum_list	,	V_287
drm_crtc_init	,	F_74
"    DFP4: %s\n"	,	L_27
AVIVO_DC_LUTA_WHITE_OFFSET_BLUE	,	V_16
byteshift	,	V_126
RADEON_PLL_PREFER_LOW_FB_DIV	,	V_265
max_post_div	,	V_219
radeon_pm_fini	,	F_132
underscan_vborder	,	V_329
RADEON_PLL_PREFER_HIGH_POST_DIV	,	V_268
pll_in_max	,	V_249
mode_info	,	V_75
radeon_bo_unpin	,	F_38
radeon_fb_funcs	,	V_275
name	,	V_285
drm_mode_fb_cmd	,	V_273
NI_PRESCALE_GRPH_CONTROL	,	V_41
full	,	V_333
"    CRT1: %s\n"	,	L_21
"failed to get vblank before flip\n"	,	L_9
radeon_tmds_pll_enum_list	,	V_282
WREG32	,	F_4
CHIP_RV515	,	V_295
NI_OVL_DEGAMMA_MODE	,	F_13
RADEON_CRTC_V_TOTAL	,	V_359
AVIVO_DC_LUT_30_COLOR	,	V_23
dev_err	,	F_111
min_fractional_feed_div	,	V_236
lcd_pll_out_min	,	V_215
kzalloc	,	F_57
now	,	V_80
RADEON_PLL_PREFER_MINM_OVER_MAXP	,	V_213
radeon_router_select_ddc_port	,	F_91
RADEON_IS_IGP	,	V_296
radeon_get_atom_connector_info_from_object_table	,	F_85
AVIVO_D1CRTC_STATUS_POSITION	,	V_352
EVERGREEN_CRTC_STATUS_POSITION	,	V_345
radeon_bo	,	V_110
green	,	V_62
vdisplay	,	V_311
"failed to reserve buffer after flip\n"	,	L_3
NI_INPUT_CSC_BYPASS	,	V_40
start	,	V_65
radeon_crtc_page_flip	,	F_56
radeon_combios_check_hardcoded_edid	,	F_124
"Connector %d:\n"	,	L_14
RADEON_CRTC_V_DISP	,	V_356
reference_div	,	V_229
"underscan vborder"	,	L_43
NI_INPUT_CSC_GRPH_MODE	,	F_8
RMX_FULL	,	V_330
radeon_underscan_enum_list	,	V_289
current_freq	,	V_255
base	,	V_92
best_ref_div	,	V_240
"%d, pll dividers - fb: %d.%d ref: %d, post %d\n"	,	L_32
mod	,	V_235
DRM_MODE_FLAG_INTERLACE	,	V_324
pflip_cleanup	,	V_119
uint64_t	,	T_5
lut_b	,	V_26
radeon_unpin_work_func	,	F_34
hwmode	,	V_93
max_height	,	V_303
radeon_page_flip	,	F_47
radeon_crtc_fb_gamma_set	,	F_28
drm_device	,	V_4
radeon_modeset_init	,	F_121
lut_r	,	V_24
frac_fb_div	,	V_206
lut_g	,	V_25
DRM_DEBUG_DRIVER	,	F_64
radeon_ddc_dump	,	F_89
regno	,	V_64
best_freq	,	V_243
coherent_mode_property	,	V_279
vbl_start	,	V_339
work	,	V_71
pll_out_max	,	V_218
cd_mux_control_pin	,	V_165
radeon_setup_enc_conn	,	F_83
aper_base	,	V_306
crtc_vdisplay	,	V_94
crtc	,	V_2
ATOM_DEVICE_TV1_SUPPORT	,	V_184
radeon_fence_unref	,	F_53
AVIVO_D2CRTC_STATUS_POSITION	,	V_354
"failed to lock the ring before flip\n"	,	L_10
radeon_ring_unlock_commit	,	F_72
radeon_connector_atom_dig	,	V_190
tmds_pll_property	,	V_283
EVERGREEN_CRTC_V_BLANK_START_END	,	V_343
ASIC_IS_R300	,	F_67
NI_OVL_INPUT_GAMMA_MODE	,	F_11
NI_CURSOR_DEGAMMA_MODE	,	F_15
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_346
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_349
vbl	,	V_337
kfree	,	F_33
flags	,	V_81
drm_gem_handle_create	,	F_105
DRM_SCANOUTPOS_INVBL	,	V_366
enabled	,	V_60
best_vco	,	V_238
num_crtc	,	V_307
radeon_update_display_priority	,	F_120
AVIVO_DC_LUT_RW_SELECT	,	V_19
is_hdtv_mode	,	F_137
deferred_flip_completion	,	V_89
max_feed_div	,	V_258
underscan_vborder_property	,	V_292
event	,	V_95
radeon_pm_init	,	F_127
frac_fb_div_p	,	V_224
EVERGREEN_DC_LUT_CONTROL	,	V_28
min_frac_feed_div	,	V_259
vco	,	V_211
vco_diff	,	V_256
underscan_hborder_property	,	V_291
"    CV: %s\n"	,	L_31
AVIVO_DC_LUTA_BLACK_OFFSET_RED	,	V_15
EINVAL	,	V_121
drm_framebuffer_cleanup	,	F_103
RADEON_CRTC_VLINE_CRNT_VLINE	,	V_358
RADEON_PLL_PREFER_HIGH_FB_DIV	,	V_266
NI_REGAMMA_CONTROL	,	V_51
mask_clk_reg	,	V_152
a_data_reg	,	V_155
vtotal	,	V_341
first	,	V_314
radeon_ddc_get_modes	,	F_90
UNDERSCAN_AUTO	,	V_327
mode_cmd	,	V_274
radeon_get_legacy_connector_info_from_table	,	F_87
NI_GRPH_PRESCALE_BYPASS	,	V_42
router	,	V_160
radeon_pll	,	V_200
RADEON_PLL_USE_REF_DIV	,	V_228
radeon_compute_pll_avivo	,	F_98
NI_OVL_GAMUT_REMAP_MODE	,	F_17
EVERGREEN_DC_LUT_WHITE_OFFSET_GREEN	,	V_33
radeon_atombios_init_crtc	,	F_76
"load detection"	,	L_39
RADEON_PLL_PREFER_CLOSEST_LOWER	,	V_262
NI_OUTPUT_CSC_CONTROL	,	V_53
to_radeon_crtc	,	F_2
tile_addr	,	V_127
DRM_SCANOUTPOS_VALID	,	V_91
offset	,	V_130
RADEON_CRTC_V_TOTAL_DISP	,	V_355
drm_pending_vblank_event	,	V_77
radeon_encoder	,	V_143
encoder_names	,	V_174
"    DFP6: %s\n"	,	L_29
NI_PRESCALE_OVL_CONTROL	,	V_43
old_radeon_fb	,	V_106
max_frac_feedback_div	,	V_251
RADEON_CRTC2_V_TOTAL_DISP	,	V_361
drm_mode_config_cleanup	,	F_135
pll_in_min	,	V_248
dce4_crtc_load_lut	,	F_6
radeon_unpin_work	,	V_70
sequence	,	V_96
"    TV1: %s\n"	,	L_30
dfixed_const	,	F_141
radeon_fence_ref	,	F_59
NI_GRPH_GAMUT_REMAP_MODE	,	F_16
schedule_work	,	F_55
DRM_SCANOUTPOS_ACCURATE	,	V_364
"Radeon Display Connectors\n"	,	L_13
ATOM_DEVICE_DFP4_SUPPORT	,	V_181
lcd_pll_out_max	,	V_217
update_pending	,	V_82
drm_mode_connector_update_edid_property	,	F_94
legacy_display_base_addr	,	V_122
NI_OVL_REGAMMA_MODE	,	F_19
values	,	V_281
link	,	V_99
drm_connector	,	V_135
drm_gem_object_lookup	,	F_110
radeon_post_page_flip	,	F_54
dot_clock_p	,	V_222
min_ref_div	,	V_227
radeon_compute_pll_legacy	,	F_101
radeon_bo_reserve	,	F_36
drm_vblank_count_and_time	,	F_49
drm_detect_hdmi_monitor	,	F_140
EVERGREEN_DC_LUT_BLACK_OFFSET_RED	,	V_31
mask_data_reg	,	V_153
old_rbo	,	V_73
radeon_fence_create	,	F_58
WREG8	,	F_5
"tv standard"	,	L_40
NI_DEGAMMA_BYPASS	,	V_48
radeon_bo_unreserve	,	F_41
post_div_p	,	V_226
a_clk_reg	,	V_154
funcs	,	V_300
fixed20_12	,	T_6
crtc_id	,	V_10
NI_GAMUT_REMAP_CONTROL	,	V_49
radeon_legacy_init_crtc	,	F_77
