# pipeline-register
Single-stage valid/ready pipeline register in SystemVerilog
