/*
 * Copyright (c) 2023 Samsung Electronics Co., Ltd.
 *
 * Author: Praveen Shahu <praveen.s4@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for S5E8845 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_8855_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_8855_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define INTREQ__ALIVE_EINT0		0
#define INTREQ__ALIVE_EINT1		1
#define INTREQ__ALIVE_EINT2		2
#define INTREQ__ALIVE_EINT3		3
#define INTREQ__ALIVE_EINT4		4
#define INTREQ__ALIVE_EINT5		5
#define INTREQ__ALIVE_EINT6		6
#define INTREQ__ALIVE_EINT7		7
#define INTREQ__ALIVE_EINT8		8
#define INTREQ__ALIVE_EINT9		9
#define INTREQ__ALIVE_EINT10		10
#define INTREQ__ALIVE_EINT11		11
#define INTREQ__ALIVE_EINT12		12
#define INTREQ__ALIVE_EXT_INTC0		13
#define INTREQ__ALIVE_EXT_INTC1		14
#define INTREQ__ALIVE_EXT_INTC2		15
#define INTREQ__ALIVE_EXT_INTC3		16
#define INTREQ__ALIVE_EXT_INTC4		17
#define INTREQ__ALIVE_EXT_INTC5		18
#define INTREQ__ALIVE_EXT_INTC6		19
#define INTREQ__ALIVE_EXT_INTC7		20
#define INTREQ__ALIVE_EXT_INTC8		21
#define INTREQ__ALIVE_EXT_INTC9		22
#define INTREQ__ALIVE_EXT_INTC10		23
#define INTREQ__ALIVE_EXT_INTC11		24
#define INTREQ__ALIVE_EXT_INTC12		25
#define INTREQ__ALIVE_EXT_INTC13		26
#define INTREQ__ALIVE_EXT_INTC14		27
#define INTREQ__ALIVE_EXT_INTC15		28
#define INTREQ__ALIVE_EXT_INTC16		29
#define INTREQ__ALIVE_EXT_INTC17		30
#define INTREQ__ALIVE_GNSS_ACTIVE		31
#define INTREQ__ALIVE_WLBT_ACTIVE		32
#define INTREQ__CLKMON_MONCLK		33
#define INTREQ__CLKMON_REFSTUCK		34
#define INTREQ__COMB_NONSECURE_INTCOMB_VGPIO2AP		35
#define INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_APM		36
#define INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_APM		37
#define INTREQ__DBGCORE_UART		38
#define INTREQ__I2C_ALIVE0		39
#define INTREQ__MAILBOX_APM2AP		40
#define INTREQ__MAILBOX_APM12AP		41
#define INTREQ__MAILBOX_ASM2AP		42
#define INTREQ__MAILBOX_CHUB2AP		43
#define INTREQ__MAILBOX_CP2AP_0		44
#define INTREQ__MAILBOX_CP2AP_1		45
#define INTREQ__MAILBOX_CP2AP_2		46
#define INTREQ__MAILBOX_CP2AP_3		47
#define INTREQ__MAILBOX_CP2AP_4		48
#define INTREQ__MAILBOX_DBGCORE2AP		49
#define INTREQ__MAILBOX_GNSS2AP		50
#define INTREQ__MAILBOX_WLAN2AP		51
#define INTREQ__MAILBOX_WLBT_PMU2AP		52
#define INTREQ__MAILBOX_WPAN2AP		53
#define INTREQ__MCT_ALIVE_IRQ_0		54
#define INTREQ__MCT_ALIVE_IRQ_1		55
#define INTREQ__MCT_ALIVE_IRQ_2		56
#define INTREQ__MCT_ALIVE_IRQ_3		57
#define INTREQ__MCT_ALIVE_IRQ_4		58
#define INTREQ__MCT_ALIVE_IRQ_5		59
#define INTREQ__MCT_ALIVE_IRQ_6		60
#define INTREQ__MCT_ALIVE_IRQ_7		61
#define INTREQ__MCT_ALIVE_IRQ_8		62
#define INTREQ__MCT_ALIVE_S_IRQ_0		63
#define INTREQ__MCT_ALIVE_S_IRQ_1		64
#define INTREQ__MCT_ALIVE_S_IRQ_2		65
#define INTREQ__MCT_ALIVE_S_IRQ_3		66
#define INTREQ__NOTIFY		67
#define INTREQ__RTC_0_ALARM_INT		68
#define INTREQ__RTC_0_TIC_INT_0		69
#define INTREQ__RTC_S_ALARM_INT		70
#define INTREQ__RTC_S_TIC_INT_0		71
#define INTREQ__S_MAILBOX_CP2AP		72
#define INTREQ__SPMI_MASTER_PMIC_0		73
#define INTREQ__SPMI_MASTER_PMIC_1		74
#define INTREQ__USI_ALIVE0		75
#define O_BA_IRQ_ASM 76   //check
#define O_INTERRUPT_STAGE2_NONSEC_ALIVE 77 //check
#define O_INTERRUPT_STAGE2_SECURE_ALIVE 78 //check
#define INTREQ__AUD_ABOX_GIC400_MCPU		79
#define INTREQ__AUD_WDT		80
#define INTREQ__SYSMMU_ABOX_S1_NS		81
#define INTREQ__SYSMMU_ABOX_S1_S		82
#define INTREQ__SYSMMU_ABOX_S2_NS		83
#define INTREQ__SYSMMU_ABOX_S2_S		84
#define INTREQ__EXT_INTE0		85
#define INTREQ__EXT_INTE1		86
#define INTREQ__EXT_INTH0_0		87
#define INTREQ__EXT_INTH0_1		88
#define INTREQ__EXT_INTH0_2		89
#define INTREQ__EXT_INTH0_3		90
#define INTREQ__EXT_INTH0_4		91
#define INTREQ__EXT_INTH0_5		92
#define INTREQ__EXT_INTH0_6		93
#define INTREQ__EXT_INTH0_7		94
#define INTREQ__EXT_INTH1_0		95
#define INTREQ__EXT_INTH1_1		96
#define INTREQ__EXT_INTH1_2		97
#define INTREQ__EXT_INTH1_3		98
#define INTREQ__I2C_CHUB1		99
#define INTREQ__I2C_CHUB2		100
#define INTREQ__I3C_CHUB		101
#define INTREQ__MAILBOX_AP_VTS		102
#define INTREQ__TIMER_CHUB		103
#define INTREQ__USI_CHUB0		104
#define INTREQ__USI_CHUB1		105
#define INTREQ__USI_CHUB2		106
#define INTREQ__USI_CHUB3		107
#define INTREQ__WDT_CHUB		108
#define INTREQ__WDT_VTS		109
#define INTRQ_PWM_CHUB_0		110
#define INTRQ_PWM_CHUB_1		111
#define INTRQ_PWM_CHUB_2		112
#define INTRQ_PWM_CHUB_3		113
#define INTREQ__EXT_INTM00		114
#define INTREQ__EXT_INTM01		115
#define INTREQ__EXT_INTM02		116
#define INTREQ__EXT_INTM03		117
#define INTREQ__EXT_INTM04		118
#define INTREQ__EXT_INTM05		119
#define INTREQ__EXT_INTM06		120
#define INTREQ__EXT_INTM07		121
#define INTREQ__EXT_INTM08		122
#define INTREQ__EXT_INTM09		123
#define INTREQ__EXT_INTM10		124
#define INTREQ__EXT_INTM11		125
#define INTREQ__EXT_INTM12		126
#define INTREQ__EXT_INTM13		127
#define INTREQ__EXT_INTM14		128
#define INTREQ__EXT_INTM15		129
#define INTREQ__EXT_INTM16		130
#define INTREQ__EXT_INTM17		131
#define INTREQ__EXT_INTM18		132
#define INTREQ__EXT_INTM19		133
#define INTREQ__EXT_INTM20		134
#define INTREQ__EXT_INTM21		135
#define INTREQ__I2C_CMGP0		136
#define INTREQ__I2C_CMGP1		137
#define INTREQ__I2C_CMGP2		138
#define INTREQ__I2C_CMGP3		139
#define INTREQ__I2C_CMGP4		140
#define INTREQ__I3C_CMGP0		141
#define INTREQ__I3C_CMGP1		142
#define INTREQ__USI_CMGP0		143
#define INTREQ__USI_CMGP1		144
#define INTREQ__USI_CMGP2		145
#define INTREQ__USI_CMGP3		146
#define INTREQ__USI_CMGP4		147
#define CMU_CPUCL1_PLL_CTRL_USER_IRQ		148
#define CMU_CPUCL2_PLL_CTRL_USER_IRQ		149
#define INTREQ__CPUCL0_CLUSTERCRITIRQ		150
#define INTREQ__CPUCL0_CLUSTERERRIRQ		151
#define INTREQ__CPUCL0_CLUSTERFAULTIRQ		152
#define INTREQ__CPUCL0_CLUSTERPMUIRQ		153
#define INTREQ__CPUCL0_COMPLEXERRIRQ_0		154
#define INTREQ__CPUCL0_COMPLEXERRIRQ_1		155
#define INTREQ__CPUCL0_COMPLEXFAULTIRQ_0	156
#define INTREQ__CPUCL0_COMPLEXFAULTIRQ_1	157
#define INTREQ__CPUCL0_COREERRIRQ_0		158
#define INTREQ__CPUCL0_COREERRIRQ_1		159
#define INTREQ__CPUCL0_COREERRIRQ_2		160
#define INTREQ__CPUCL0_COREERRIRQ_3		161
#define INTREQ__CPUCL0_COREERRIRQ_4		162
#define INTREQ__CPUCL0_COREERRIRQ_5		163
#define INTREQ__CPUCL0_COREERRIRQ_6		164
#define INTREQ__CPUCL0_COREERRIRQ_7		165
#define INTREQ__CPUCL0_COREFAULTIRQ_0	166
#define INTREQ__CPUCL0_COREFAULTIRQ_1	167
#define INTREQ__CPUCL0_COREFAULTIRQ_2	168
#define INTREQ__CPUCL0_COREFAULTIRQ_3	169
#define INTREQ__CPUCL0_COREFAULTIRQ_4	170
#define INTREQ__CPUCL0_COREFAULTIRQ_5	171
#define INTREQ__CPUCL0_COREFAULTIRQ_6	172
#define INTREQ__CPUCL0_COREFAULTIRQ_7	173
#define INTREQ__CPUCL0_CTIIRQ_8			174
#define INTREQ__CPUCL0_MPAMNSIRQ		175
#define INTREQ__CPUCL0_MPAMSIRQ			176
#define INTREQ__OCP_REATOR_CPUCL0_0		177
#define INTREQ__OCP_REATOR_CPUCL0_1		178
#define INTREQ__OCP_REATOR_CPUCL0_2		179
#define INTREQ__OCP_REATOR_DSU			180
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_0		181
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_1		182
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_0		183
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_1		184
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_0		185
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_1		186
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_0		187
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_1		188
#define INTREQ__PPMU_D0_CPUCL0_INT		189
#define INTREQ__PPMU_D1_CPUCL0_INT		190
#define INTREQ__SCI_Lite_CPU_INT_AST	191
#define INTREQ__SNPS_O_PMC_FAIL_ALERT	192
#define INTREQ__SNPS_O_PMC_FSM_BUSY		193
#define INTREQ__SNPS_O_PMC_LOOP_COUNT_DONE	194
#define INTREQ__SNPS_O_PMC_TEST_COMPLETED		195
#define O_DDC_BIG_IRQ_CPUCL0		196
#define O_DDC_MID_IRQ_CPUCL0	197
#define INTREQ__CSIS0		198
#define INTREQ__CSIS1		199
#define INTREQ__CSIS2		200
#define INTREQ__CSIS3		201
#define INTREQ__CSIS4		202
#define INTREQ__CSIS_DMA0		203
#define INTREQ__CSIS_DMA1		204
#define INTREQ__CSIS_DMA2		205
#define INTREQ__CSIS_DMA3		206
#define INTREQ__CSIS_TOP		207
#define INTREQ__NFI		208
#define INTREQ__OIS_FROM_CM4		209
#define INTREQ__OVERFLOW_CSIS_PDP		210
#define INTREQ__PDP0		211
#define INTREQ__PDP1		212
#define INTREQ__PDP2		213
#define INTREQ__PDP3		214
#define INTREQ__PDP4		215
#define INTREQ__PDP5		216
#define INTREQ__PDP6		217
#define INTREQ__PDP7		218
#define INTREQ__SENSOR_ABORT		219
#define INTREQ__SYSMMU_S0_CSIS_S1_NS		220
#define INTREQ__SYSMMU_S0_CSIS_S1_S		221
/*
	222
*/
#define INTREQ__TBASE			223
#define INTREQ__SECURE_LOG		224
#define INTREQ__RPMB			225
#define INTREQ__S2_LV3_TABLE_ALLOC	226
/*

	227

*/
#define INTREQ__TEEGRIS_EVENT        228
#define INTREQ__TEEGRIS_PANIC        229
#define INTREQ__SYSMMU_S0_CSIS_S2_NS		230
#define INTREQ__SYSMMU_S0_CSIS_S2_S		231
#define INTREQ__WDTRESET_OIS_MCU		232
#define INTREQ__BYRP_0		233
#define INTREQ__BYRP_1		234
#define INTREQ__CSTAT_CH0_0		235
#define INTREQ__CSTAT_CH0_1		236
#define INTREQ__CSTAT_CH1_0		237
#define INTREQ__CSTAT_CH1_1		238
#define INTREQ__CSTAT_CH2_0		239
#define INTREQ__CSTAT_CH2_1		240
#define INTREQ__MCSC_0		241
#define INTREQ__MCSC_1		242
#define INTREQ_PPMU_D0_CSTAT_upper_or_normal		243
#define INTREQ_PPMU_D1_CSTAT_upper_or_normal		244
#define INTREQ__SYSMMU_S0_CSTAT_S1_NS		245
#define INTREQ__SYSMMU_S0_CSTAT_S1_S		246
#define INTREQ__SYSMMU_S0_CSTAT_S2_NS		247
#define INTREQ__SYSMMU_S0_CSTAT_S2_S		248
#define INTREQ__FROM_DNC_OCP_THROTT		249
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE1_NONSEC		250
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE1_SECURE		251
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE2_NONSEC		252
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE2_SECURE		253
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE1_NONSEC		254
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE1_SECURE		255
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE2_NONSEC		256
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE2_SECURE		257
#define INTREQ__FROM_DNC_TO_HOST_NS_0		258
#define INTREQ__FROM_DNC_TO_HOST_NS_1		259
#define INTREQ__FROM_DNC_TO_HOST_NS_2		260
#define INTREQ__FROM_DNC_TO_HOST_NS_3		261
#define INTREQ__FROM_DNC_TO_HOST_NS_4		262
#define INTREQ__FROM_DNC_TO_HOST_NS_5		263
#define INTREQ__FROM_DNC_TO_HOST_NS_6		264
#define INTREQ__FROM_DNC_TO_HOST_NS_7		265
#define INTREQ__FROM_DNC_TO_HOST_S_0		266
#define INTREQ__FROM_DNC_TO_HOST_S_1		267
#define INTREQ__FROM_DNC_TO_HOST_S_2		268
#define INTREQ__FROM_DNC_TO_HOST_S_3		269
#define INTREQ__FROM_DNC_TO_HOST_S_4		270
#define INTREQ__FROM_DNC_TO_HOST_S_5		271
#define INTREQ__FROM_DNC_TO_HOST_S_6		272
#define INTREQ__FROM_DNC_TO_HOST_S_7		273
#define INTREQ__DPU_DECON0_DQE_DIMMING_END		274
#define INTREQ__DPU_DECON0_DQE_DIMMING_START		275
#define INTREQ__DPU_DECON0_EXTRA		276
#define INTREQ__DPU_DECON0_FRAME_DONE		277
#define INTREQ__DPU_DECON0_FRAME_START		278
#define INTREQ__DPU_DECON1_EXTRA		279
#define INTREQ__DPU_DECON1_FRAME_DONE		280
#define INTREQ__DPU_DECON1_FRAME_START		281
#define INTREQ__DPU_DMA_CGCTRL0		282
#define INTREQ__DPU_DMA_DSIMFC0		283
#define INTREQ__DPU_DMA_L0		284
#define INTREQ__DPU_DMA_L1		285
#define INTREQ__DPU_DMA_L2		286
#define INTREQ__DPU_DMA_L3		287
#define INTREQ__DPU_DMA_L4		288
#define INTREQ__DPU_DMA_L5		289
#define INTREQ__DPU_DMA_L6		290
#define INTREQ__DPU_DMA_L7		291
#define INTREQ__DPU_DMA_RCD0		292
#define INTREQ__DPU_DMA_WB		293
#define INTREQ__DPU_DPP_L0		294
#define INTREQ__DPU_DPP_L1		295
#define INTREQ__DPU_DPP_L2		296
#define INTREQ__DPU_DPP_L3		297
#define INTREQ__DPU_DPP_L4		298
#define INTREQ__DPU_DPP_L5		299
#define INTREQ__DPU_DPP_L6		300
#define INTREQ__DPU_DPP_L7		301
#define INTREQ__DPU_DSIM0		302
#define INTREQ__SYSMMU_DPU_S0_STAGE1_NONSEC		303
#define INTREQ__SYSMMU_DPU_S0_STAGE1_SECURE		304
#define INTREQ__SYSMMU_DPU_S0_STAGE2_NONSEC		305
#define INTREQ__SYSMMU_DPU_S0_STAGE2_SECURE		306
#define INTREQ__GPU_INT		307
#define INTREQ__HTU_G3D_INT		308
#define INTREQ__HTU_GNPU0		309
#define INTREQ__SNPS_o_pmc_fail_alert_PMM_GNPU0		310
#define INTREQ__SNPS_o_pmc_fsm_busy_PMM_GNPU0		311
#define INTREQ__SNPS_o_pmc_loop_count_done_PMM_GNPU0	312
#define INTREQ__SNPS_o_pmc_test_completed_PMM_GNPU0		313
#define INTREQ__GNSS_PPMU_IRQ		314
#define INTREQ__GNSS_SW_INT		315
#define INTREQ__GNSS_WAKEUP_INT		316
#define INTREQ__GNSS_WDOG_RESET		317
#define INTREQ__GPIO_HSI_UFS		318
#define INTREQ__S2MPU_HSI_S0_S2_NS		319
#define INTREQ__S2MPU_HSI_S0_S2_S		320
#define INTREQ__UFS_EMBD		321
#define INTREQ__UFS_EMBD_MERGED	322
#define INTREQ__UFS_EMBD_PIH	323
#define INTREQ__UFS_EMBD_VS		324
#define INTREQ__FROM_ICPU_TO_HOST_0		325
#define INTREQ__FROM_ICPU_TO_HOST_1		326
#define INTREQ__FROM_ICPU_TO_HOST_2		327
#define INTREQ__FROM_ICPU_TO_HOST_3		328
#define INTREQ__FROM_ICPU_TO_HOST_4		329
#define INTREQ__FROM_ICPU_TO_HOST_5		330
#define INTREQ__FROM_ICPU_TO_HOST_6		331
#define INTREQ__FROM_ICPU_TO_HOST_7		332
#define INTREQ__FROM_ICPU_TO_HOST_8		333
#define INTREQ__FROM_ICPU_TO_HOST_9		334
#define INTREQ__FROM_ICPU_TO_HOST_10		335
#define INTREQ__FROM_ICPU_TO_HOST_11		336
#define INTREQ__PPMU_ICPU		337
#define INTREQ__SYSMMU_S0_ICPU_S1_NS		338
#define INTREQ__SYSMMU_S0_ICPU_S1_S		339
#define INTREQ__SYSMMU_S0_ICPU_S2_NS		340
#define INTREQ__SYSMMU_S0_ICPU_S2_S		341
#define INTREQ__GDC_L_IRQ_0		342
#define INTREQ__GDC_L_IRQ_1		343
#define INTREQ__GDC_O_IRQ_0		344
#define INTREQ__GDC_O_IRQ_1		345
#define INTREQ__JPEG		346
#define INTREQ__LME_O_INT_0		347
#define INTREQ__LME_O_INT_1		348
#define INTREQ__M2M		349
#define INTREQ_PPMU_D0_M2M_upper_or_normal		350
#define INTREQ_PPMU_D1_M2M_upper_or_normal		351
#define INTREQ__SYSMMU_S0_M2M_STAGE1_NONSEC		352
#define INTREQ__SYSMMU_S0_M2M_STAGE1_SECURE		353
#define INTREQ__SYSMMU_S0_M2M_STAGE2_NONSEC		354
#define INTREQ__SYSMMU_S0_M2M_STAGE2_SECURE		355
#define INTREQ__MFC		356
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_ns		357
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_s		358
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_ns		359
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_s		360
#define INTREQ__DMC_ECC_CORERR_MIF0		361
#define INTREQ__DMC_ECC_UNCORERR_MIF0		362
#define INTREQ__DMC_PZCINT_MIF0		363
#define INTREQ__DMC_TEMPERR_MIF0	364
#define INTREQ__DMC_TEMPHOT_MIF0	365
#define INTREQ__DMC_TZCINT_MIF0		366
#define INTREQ__MIF_CON_ALIVE_INTERRUPT_MIF0	367
#define INTREQ__PPMU_MIF_MIF0	368
#define INTREQ__SCI_Lite_D_MIF_MIF0		369
#define INTREQ__SCI_PPMU_D_MPACE_MIF_MIF0	370
#define INTREQ__DMC_ECC_CORERR_MIF1		371
#define INTREQ__DMC_ECC_UNCORERR_MIF1	372
#define INTREQ__DMC_PZCINT_MIF1		373
#define INTREQ__DMC_TEMPERR_MIF1	374
#define INTREQ__DMC_TEMPHOT_MIF1	375
#define INTREQ__DMC_TZCINT_MIF1		376
#define INTREQ__MIF_CON_ALIVE_INTERRUPT_MIF1	377
#define INTREQ__PPMU_MIF_MIF1		378
#define INTREQ__SCI_Lite_D_MIF_MIF1		379
#define INTREQ__SCI_PPMU_D_MPACE_MIF_MIF1	380
#define INTREQ_CPALV_GPIO	381
#define INTREQ_MODEM_PPMU	382
#define INTREQ_RESET_REQ	383
#define INTREQ_WOW_DVFS		384
#define INTREQ__NOCL0_CON_ALIVE_INTERRUPT	385
#define INTREQ_S2MPU_G3D_S2_NS		386
#define INTREQ_S2MPU_G3D_S2_S		387

#define INTREQ_SYSMMU_MODEM_S1_NS		388
#define INTREQ_SYSMMU_MODEM_S1_S		389
#define INTREQ_SYSMMU_MODEM_S2_NS		390
#define INTREQ_SYSMMU_MODEM_S2_S		391
#define INTREQ_TREX_PPMU		392
#define INTREQ__WOW_DVFS_GPU_GIC		393
#define INTREQ__GPIO_PERIC		394
#define INTREQ__GPIO_PERICMMC		395
#define INTREQ__I3C00_OIS		396
#define INTREQ__MMC_CARD		397
#define INTREQ__PDMA_PERIC		398
#define INTREQ__PPMU_D_PERIC		399
#define INTREQ__S2MPU_S0_PERIC_S2_NS		400
#define INTREQ__S2MPU_S0_PERIC_S2_S		401
#define INTREQ__SPDMA_PERIC		402
#define INTREQ__UART_DBG		403
#define INTREQ__USI00_I2C		404
#define INTREQ__USI00_USI		405
#define INTREQ__USI01_I2C		406
#define INTREQ__USI01_USI		407
#define INTREQ__USI02_I2C		408
#define INTREQ__USI02_USI		409
#define INTREQ__USI03_I2C		410
#define INTREQ__USI03_USI		411
#define INTREQ__USI04_I2C		412
#define INTREQ__USI04_USI		413
#define INTREQ__USI05_I2C		414
#define INTREQ__USI09_USI_OIS		415
#define INTREQ__USI10_USI_OIS		416
#define INTREQ_MAILBOX_TO_AP_NS		417
#define INTREQ_MAILBOX_TO_AP_S		418
#define INTREQ__PSP_WDT		419
#define INTREQ_RTIC		420
#define INTREQ_S2MPU_S2_NONSECURE		421
#define INTREQ_S2MPU_S2_SECURE		422
#define INTREQ__MCFP_0		423
#define INTREQ__MCFP_1		424
#define INTREQ__RGBP_0		425
#define INTREQ__RGBP_1		426
#define INTREQ__SYSMMU_S0_RGBP_S1_NS		427
#define INTREQ__SYSMMU_S0_RGBP_S1_S		428
#define INTREQ__SYSMMU_S0_RGBP_S2_NS		429
#define INTREQ__SYSMMU_S0_RGBP_S2_S		430
#define INTREQ__S2MPU_USB_S0_S2_NS		431
#define INTREQ__S2MPU_USB_S0_S2_S		432
#define INTREQ__USB2_REMOTE_CONNECT_GIC		433
#define INTREQ__USB2_REMOTE_TIMER_GIC		434
#define INTREQ__USB2_REMOTE_WAKEUP_GIC		435
#define INTREQ__USB20DRD_GIC_0		436
#define INTREQ__USB20DRD_GIC_1		437
#define INTREQ__USB20DRD_REWA_WAKEUP_REQ		438
#define INTREQ__USB20_PHY_FSVPLUS_MINUS_GIC		439
#define INTREQ__GPIO_USI		440
#define INTREQ__USI06_I2C		441
#define INTREQ__USI06_USI		442
#define INTREQ__USI07_I2C		443
#define INTREQ__USI07_USI		444
#define INTREQ__USI08_I2C		445
#define WB2AP_CFG_REQ		446
#define WB2AP_O_DBUS_INTERRUPT_STAGE2_NONSEC		447
#define WB2AP_O_DBUS_INTERRUPT_STAGE2_SECURE		448
#define WB2AP_O_LPBUS_INTERRUPT_STAGE2_NONSEC		449
#define WB2AP_O_LPBUS_INTERRUPT_STAGE2_SECURE		450
#define WB2AP_WDOG_RESET_REQ_IRQ		451
#define INTREQ__SNPS_o_pmc_fail_alert_PMM_YUVP		452
#define INTREQ__SNPS_o_pmc_fsm_busy_PMM_YUVP		453
#define INTREQ__SNPS_o_pmc_loop_count_done_PMM_YUVP	454
#define INTREQ__SNPS_o_pmc_test_completed_PMM_YUVP	455
#define INTREQ__SYSMMU_S0_YUVP_S1_NS		456
#define INTREQ__SYSMMU_S0_YUVP_S1_S		457
#define INTREQ__SYSMMU_S0_YUVP_S2_NS		458
#define INTREQ__SYSMMU_S0_YUVP_S2_S		459
#define INTREQ__YUVP_0		460
#define INTREQ__YUVP_1		461
#define INTREQ__OTP_CON_SUB		752
#define INTREQ__OR2_WOW_MIF		753
#define INTREQ__OR2_1_IRQ_BA	754
#define INTREQ__GIC_PMU_INT		755
#define INTREQ__GIC_ERR_INT		756
#define INTREQ__GIC_FAULT_INT	757
#define INTREQ__OR2_TREX_debugInterrupt	758
#define INTREQ__PWM4		759
#define INTREQ__PWM3		760
#define INTREQ__PWM2		761
#define INTREQ__PWM1		762
#define INTREQ__PWM0		763
#define INTREQ__TMU			764
#define INTREQ__WDT1		765
#define INTREQ__WDT0		766
#define INTREQ__OTP_CON_TOP		767

#endif /* _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_8855_H */
