{
    "versionMajor": "1",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "u96v2_sbc_base_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "sd_card",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "true"
        },
        "embedded": {
            "value": "true",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "avnet.com:ultra96v2:1.2",
        "vendor": "avnet.com",
        "part": "xczu3eg-sbva484-1-i",
        "boardPart": "avnet.com:ultra96v2:part0:1.2",
        "imageFileHdpi": "ultra96v2_top.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynquplus:xczu3eg:sbva484:-1:i",
            "part": {
                "name": "xczu3eg-sbva484-1-i",
                "architecture": "zynquplus",
                "device": "xczu3eg",
                "package": "sbva484",
                "speedGrade": "-1",
                "tempGrade": "i"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "drBDName": "u96v2_sbc_base.bd",
                "numComputeUnits": "60",
                "availableResources": {
                    "bramCount": "212",
                    "dspCount": "360",
                    "lutCount": "57906",
                    "registerCount": "126854"
                }
            }
        }
    ],
    "files": [
        {
            "name": "u96v2_sbc_base.bit",
            "type": "FULL_BIT"
        },
        {
            "name": "u96v2_sbc_base.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "iprepo",
            "type": "IP_REPO_PATH"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        }
    ],
    "vendor": "avnet.com",
    "boardId": "u96v2_sbc_base",
    "name": "u96v2_sbc_base",
    "uniqueName": "avnet.com:u96v2_sbc_base:u96v2_sbc_base:1.0",
    "fpgaPart": "zynquplus",
    "fpgaDevice": "xczu3eg",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "true",
    "hardwareEmuPlatform": "false",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2020.2.2",
    "generatedChangeList": "3118627",
    "generatedIpChangeList": "3115676",
    "generatedTimestamp": "Tue Apr 27 11:13:08 2021",
    "resources": [
        {
            "type": "BRAM",
            "count": "216"
        },
        {
            "type": "DSP",
            "count": "360"
        },
        {
            "type": "LUT",
            "count": "70560"
        },
        {
            "type": "FF",
            "count": "141120"
        },
        {
            "type": "REG",
            "count": "126854"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1200.000000",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "period": ".833333",
            "status": "reserved"
        },
        {
            "default": "true",
            "name": "PL 0",
            "origName": "clk_wiz_0_clk_out1",
            "id": "0",
            "frequency": "150.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "6.666667",
            "normalizedPeriod": "8.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "clk_wiz_0_clk_out2",
            "id": "1",
            "frequency": "300.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "3.333333",
            "normalizedPeriod": "4.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 2",
            "origName": "clk_wiz_0_clk_out3",
            "id": "2",
            "frequency": "75.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "13.333333",
            "normalizedPeriod": "16.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 3",
            "origName": "clk_wiz_0_clk_out4",
            "id": "3",
            "frequency": "100.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "10.000000",
            "normalizedPeriod": "12.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 4",
            "origName": "clk_wiz_0_clk_out5",
            "id": "4",
            "frequency": "200.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "5.000000",
            "normalizedPeriod": "6.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 5",
            "origName": "clk_wiz_0_clk_out6",
            "id": "5",
            "frequency": "400.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "2.500000",
            "normalizedPeriod": "3.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 6",
            "origName": "clk_wiz_0_clk_out7",
            "id": "6",
            "frequency": "600.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "1.666667",
            "normalizedPeriod": "2.000000",
            "status": "fixed"
        }
    ],
    "ipParameters": [
        {
            "name": "PSU__USE__M_AXI_GP1",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_M_AXI_HPM1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP0",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HPC0_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP1",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HPC1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP2",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP0_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP3",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP4",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP2_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP5",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP3_FPD'])>0"
        }
    ],
    "busInterfaces": [
        {
            "name": "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD",
            "mode": "master",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "M_AXI_HPM1_FPD",
            "clockRef": "zynq_ultra_ps_e_0_maxihpm1_fpd_aclk",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HPC0_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HPC0_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihpc0_fpd_aclk",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HPC1_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HPC1_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihpc1_fpd_aclk",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC1",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HPC1_DDR_LOW"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP0_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP0_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp0_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP0",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HP0_DDR_LOW"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP1_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP1_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp1_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP1",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HP1_DDR_LOW"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP2_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP2_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp2_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP2",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HP2_DDR_LOW"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP3_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP3_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp3_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "axi_intc_0_intr_1",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_0",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_2",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_3",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_4",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_5",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_6",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_7",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_8",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_9",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_10",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_11",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_12",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_13",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_14",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_15",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_16",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_17",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_18",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_19",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_20",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_21",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_22",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_23",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_24",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_25",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_26",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_27",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_28",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_29",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_30",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_31",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out1",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out2",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out3",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out4",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out5",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out6",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out7",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_maxihpm1_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "maxihpm1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihpc0_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihpc0_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihpc1_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihpc1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp0_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp0_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp1_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp2_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp2_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp3_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp3_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_4_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_4",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_4_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_4",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_4_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_4",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_5_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_5",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_5_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_5",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_5_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_5",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_6_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_6",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_6_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_6",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_6_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_6",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

