0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sim_1/new/tb_counter_14bits.v,1593657962,verilog,,,,tb_counter_14bits,,,,,,,,
C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_14bits.v,1593653379,verilog,,C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sim_1/new/tb_counter_14bits.v,,counter_14bits,,,,,,,,
C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_level.v,1593289684,verilog,,,,top_level,,,,,,,,
