{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686219646858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686219646858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:20:46 2023 " "Processing started: Thu Jun 08 19:20:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686219646858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686219646858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_uart -c top_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686219646858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686219647191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd_encorder " "Found entity 1: fnd_encorder" {  } { { "../src/rtl/fnd_encorder.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8_encorder " "Found entity 1: bit8_encorder" {  } { { "../src/rtl/bit8_encorder.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../src/rtl/tx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart " "Found entity 1: top_uart" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "../src/rtl/sw.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_price " "Found entity 1: rx_price" {  } { { "../src/rtl/rx_price.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../src/rtl/rx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/remain.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/remain.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../src/rtl/remain.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/remain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_ex " "Found entity 1: gen_ex" {  } { { "../src/rtl/gen_ex.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detecte " "Found entity 1: edge_detecte" {  } { { "../src/rtl/edge_detecte.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/rtl/debounce.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219647257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219647257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_uart " "Elaborating entity \"top_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686219647286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:ps_load " "Elaborating entity \"debounce\" for hierarchy \"debounce:ps_load\"" {  } { { "../src/rtl/top_uart.v" "ps_load" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detecte edge_detecte:edge_load " "Elaborating entity \"edge_detecte\" for hierarchy \"edge_detecte:edge_load\"" {  } { { "../src/rtl/top_uart.v" "edge_load" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_encorder bit8_encorder:bit8_en " "Elaborating entity \"bit8_encorder\" for hierarchy \"bit8_encorder:bit8_en\"" {  } { { "../src/rtl/top_uart.v" "bit8_en" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647286 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bit8_encorder.v(13) " "Verilog HDL Case Statement information at bit8_encorder.v(13): all case item expressions in this case statement are onehot" {  } { { "../src/rtl/bit8_encorder.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1686219647286 "|top_uart|bit8_encorder:bit8_en"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ex gen_ex:gen_enable " "Elaborating entity \"gen_ex\" for hierarchy \"gen_ex:gen_enable\"" {  } { { "../src/rtl/top_uart.v" "gen_enable" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:TTL_tx " "Elaborating entity \"tx\" for hierarchy \"tx:TTL_tx\"" {  } { { "../src/rtl/top_uart.v" "TTL_tx" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:TTL_rx " "Elaborating entity \"rx\" for hierarchy \"rx:TTL_rx\"" {  } { { "../src/rtl/top_uart.v" "TTL_rx" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_price rx_price:price " "Elaborating entity \"rx_price\" for hierarchy \"rx_price:price\"" {  } { { "../src/rtl/top_uart.v" "price" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647303 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_price.v(20) " "Verilog HDL Case Statement information at rx_price.v(20): all case item expressions in this case statement are onehot" {  } { { "../src/rtl/rx_price.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1686219647303 "|top_uart|rx_price:price"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_encorder fnd_encorder:fnd_price_0 " "Elaborating entity \"fnd_encorder\" for hierarchy \"fnd_encorder:fnd_price_0\"" {  } { { "../src/rtl/top_uart.v" "fnd_price_0" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219647303 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1686219647744 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/rtl/tx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686219647753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686219647753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[0\] VCC " "Pin \"fnd_rxd_top\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_top[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[1\] VCC " "Pin \"fnd_rxd_top\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_top[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[2\] VCC " "Pin \"fnd_rxd_top\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_top[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[3\] VCC " "Pin \"fnd_rxd_top\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_top[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[4\] VCC " "Pin \"fnd_rxd_top\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_top[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[5\] VCC " "Pin \"fnd_rxd_top\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_top[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[6\] VCC " "Pin \"fnd_rxd_top\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_top[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[0\] VCC " "Pin \"fnd_rxd_1\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[1\] VCC " "Pin \"fnd_rxd_1\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[2\] VCC " "Pin \"fnd_rxd_1\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[3\] VCC " "Pin \"fnd_rxd_1\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[4\] VCC " "Pin \"fnd_rxd_1\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[5\] VCC " "Pin \"fnd_rxd_1\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[6\] VCC " "Pin \"fnd_rxd_1\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[0\] VCC " "Pin \"fnd_rxd_2\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[1\] VCC " "Pin \"fnd_rxd_2\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[2\] VCC " "Pin \"fnd_rxd_2\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[3\] VCC " "Pin \"fnd_rxd_2\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[4\] VCC " "Pin \"fnd_rxd_2\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[5\] VCC " "Pin \"fnd_rxd_2\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[6\] VCC " "Pin \"fnd_rxd_2\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[0\] VCC " "Pin \"fnd_rxd_3\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[1\] VCC " "Pin \"fnd_rxd_3\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[2\] VCC " "Pin \"fnd_rxd_3\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[3\] VCC " "Pin \"fnd_rxd_3\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[4\] VCC " "Pin \"fnd_rxd_3\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[5\] VCC " "Pin \"fnd_rxd_3\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[6\] VCC " "Pin \"fnd_rxd_3\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219647822 "|top_uart|fnd_rxd_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686219647822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686219647919 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686219648069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686219648201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686219648201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd " "No output dependent on input pin \"rxd\"" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686219648247 "|top_uart|rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686219648247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686219648247 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686219648247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686219648247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686219648247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686219648295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:20:48 2023 " "Processing ended: Thu Jun 08 19:20:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686219648295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686219648295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686219648295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686219648295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686219649797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686219649812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:20:49 2023 " "Processing started: Thu Jun 08 19:20:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686219649812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686219649812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_uart -c top_uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686219649812 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686219649906 ""}
{ "Info" "0" "" "Project  = top_uart" {  } {  } 0 0 "Project  = top_uart" 0 0 "Fitter" 0 0 1686219649906 ""}
{ "Info" "0" "" "Revision = top_uart" {  } {  } 0 0 "Revision = top_uart" 0 0 "Fitter" 0 0 1686219649906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1686219650002 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_uart EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"top_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686219650019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686219650049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686219650049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686219650049 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686219650129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686219650129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686219650322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686219650322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686219650322 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686219650322 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219650322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219650322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 537 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219650322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 539 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219650322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 541 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219650322 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686219650322 ""}
{ "Info" "ISTA_SDC_FOUND" "top_uart.sdc " "Reading SDC File: 'top_uart.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1686219651044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1686219651044 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686219651044 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686219651044 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686219651044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686219651044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686219651044 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686219651044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686219651060 ""}  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 20 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 521 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686219651060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686219651274 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686219651274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686219651274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686219651274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686219651274 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686219651281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686219651281 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686219651281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686219651487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686219651487 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686219651487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219651524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686219651978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219652074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686219652090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686219652281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219652281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686219652487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686219652945 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686219652945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219653009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686219653009 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1686219653009 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686219653009 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686219653025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686219653056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686219653341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686219653374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686219653661 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219653993 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone III " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.0-V LVTTL U22 " "Pin rxd uses I/O standard 3.0-V LVTTL at U22" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { rxd } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 22 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_rst 2.5 V H2 " "Pin n_rst uses I/O standard 2.5 V at H2" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { n_rst } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_rst" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 20 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw9 2.5 V E4 " "Pin sw9 uses I/O standard 2.5 V at E4" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { sw9 } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 24 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[3\] 2.5 V G4 " "Pin tx_data\[3\] uses I/O standard 2.5 V at G4" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[3] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[3\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[0\] 2.5 V J6 " "Pin tx_data\[0\] uses I/O standard 2.5 V at J6" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[0] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[0\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[1\] 2.5 V H5 " "Pin tx_data\[1\] uses I/O standard 2.5 V at H5" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[1] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[1\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[2\] 2.5 V H6 " "Pin tx_data\[2\] uses I/O standard 2.5 V at H6" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[2] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[2\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "load 2.5 V G3 " "Pin load uses I/O standard 2.5 V at G3" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { load } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "load" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 23 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219654546 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1686219654546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/verilog/git_basic2023/lab02_tlqkf/uart1/output_files/top_uart.fit.smsg " "Generated suppressed messages file C:/verilog/git_basic2023/lab02_tlqkf/uart1/output_files/top_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686219654609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5340 " "Peak virtual memory: 5340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686219654831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:20:54 2023 " "Processing ended: Thu Jun 08 19:20:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686219654831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686219654831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686219654831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686219654831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686219656064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686219656064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:20:55 2023 " "Processing started: Thu Jun 08 19:20:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686219656064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686219656064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_uart -c top_uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686219656064 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686219656794 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686219656810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686219657075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:20:57 2023 " "Processing ended: Thu Jun 08 19:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686219657075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686219657075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686219657075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686219657075 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686219657665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686219658493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686219658493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:20:58 2023 " "Processing started: Thu Jun 08 19:20:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686219658493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686219658493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_uart -c top_uart " "Command: quartus_sta top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686219658493 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1686219658605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686219658763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686219658763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686219658811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686219658811 ""}
{ "Info" "ISTA_SDC_FOUND" "top_uart.sdc " "Reading SDC File: 'top_uart.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1686219658985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1686219658985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659096 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1686219659096 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1686219659116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.844 " "Worst-case setup slack is 10.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.844               0.000 clk  " "   10.844               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk  " "    0.359               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686219659139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686219659143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.683 " "Worst-case minimum pulse width slack is 9.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.683               0.000 clk  " "    9.683               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659145 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686219659190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1686219659206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1686219659538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.723 " "Worst-case setup slack is 11.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.723               0.000 clk  " "   11.723               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686219659603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686219659608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.681 " "Worst-case minimum pulse width slack is 9.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 clk  " "    9.681               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659608 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686219659650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.622 " "Worst-case setup slack is 14.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.622               0.000 clk  " "   14.622               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686219659758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686219659761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.441 " "Worst-case minimum pulse width slack is 9.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.441               0.000 clk  " "    9.441               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686219659761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686219659761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686219659957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686219659957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686219660032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:21:00 2023 " "Processing ended: Thu Jun 08 19:21:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686219660032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686219660032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686219660032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686219660032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686219661300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686219661300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:21:01 2023 " "Processing started: Thu Jun 08 19:21:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686219661300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686219661300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_uart -c top_uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686219661300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_85c_slow.vho C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_85c_slow.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_0c_slow.vho C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_0c_slow.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661752 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_min_1200mv_0c_fast.vho C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart_min_1200mv_0c_fast.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart.vho C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_85c_vhd_slow.sdo C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_85c_vhd_slow.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_0c_vhd_slow.sdo C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_0c_vhd_slow.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_min_1200mv_0c_vhd_fast.sdo C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart_min_1200mv_0c_vhd_fast.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_vhd.sdo C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/ simulation " "Generated file top_uart_vhd.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/uart1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686219661970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686219662049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:21:02 2023 " "Processing ended: Thu Jun 08 19:21:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686219662049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686219662049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686219662049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686219662049 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686219662634 ""}
