URL: http://suif.stanford.edu/papers/rfrench95.ps
Refering-URL: http://suif.stanford.edu/papers/papers.html
Root-URL: 
Phone: 124.35 67.62 1.84 43.65 4.67 9.35 2901/block 235.83 263.44 0.90 65.80 25.47 2.58 arms counter 42.60 10.77 3.96 36.68 3.37 10.88 diffeq 20.91 5.24 3.99 15.72 0.18 87.33 gcd 9.30 10.62 0.88 1.43 0.05 28.60 MIPS-Lite 16.35 10.06 1.63 4.66 2.46 1.89  2591 67% 11.28 4315 100% 4.67 2.42 2901/block 7332 24% 62.11 10321 74% 25.47 2.44 arms counter 1744 28% 5.37 2225 57% 3.37 1.59 diffeq 121 52% 0.42 237 100% 0.18 2.33 gcd 54 55% 0.08 97 100% 0.05 1.50 MIPS-Lite 103 11% 2.87 186 23% 2.46 1.17 Average 40% 76% 1.91  
Title: Benchmark Absolute Runtime (sec) Scheduling Overhead (sec) Name VCS VeriSUIF Speedup VCS VeriSUIF Speedup Table
Author: Z. Barzilai, J. L. Carter, B. K. Rosen, and J. D. Rutledge, HSS E. J. Shriver and K. A. Sakallah, RAVEL: assigned-delay [] Z. Wang and P. M. Maurer, LECSIM: D. M. Lewis, [] E. G. Ulrich and D. Herbert, S. L. Coumeri and D. E. Thomas, 
Date: Average 1.90 23.44  601-616, July 1987.  364-368, Nov. 1992.  726-737, June 1991.  1982.  14-16, Mar. 1994.  
Note: 2901/alg  2901/alg  Acknowledgments References [1]  a high-speed simulator, IEEE Transactions on Computer-Aided Design, vol. 6, pp.  [2] C. Hansen, Hardware logic simulation by compilation, in 25th ACM/IEEE Design Automation Conference, pp. 712-715, 1988. [3]  compiled-code logic simulation, in Proceedings of the 1992 IEEE International Conference on Computer-Aided Design, pp.  in 27th ACM/IEEE Design Automation Conference, pp. 491-496, 1990. [5]  vol. 10, pp.  ACM/IEEE Design Automation Conference,  [8]  Proceedings of the 1994 International Verilog HDL Conference, pp.  
Abstract: Our prototype implementation of the simulator uses the SUIF compiler system. We achieve an average speedup of about two when compared to VCS 2.3 on six benchmarks. More importantly, our average scheduling overhead amounts to only 4% of that found in the VCS code. We would like to thank John Sanguinetti and Randy Allen of Chronologic for their help with VCS, and Brian Murphy for help with this document. [7] R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S.-W. Liao, C.-W. Tseng, M. Hall, M. Lam, and J. Hen-nessy, SUIF: An infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, vol. 29, pp. 31-37, Dec. 1994. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> Z. Barzilai, J. L. Carter, B. K. Rosen, and J. D. Rutledge, </author> <title> HSS - a high-speed simulator, </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> vol. 6, </volume> <pages> pp. 601-616, </pages> <month> July </month> <year> 1987. </year>
Reference: [2] <author> C. Hansen, </author> <title> Hardware logic simulation by compilation, </title> <booktitle> in 25th ACM/IEEE Design Automation Conference, </booktitle> <pages> pp. 712-715, </pages> <year> 1988. </year>
Reference: [3] <author> E. J. Shriver and K. A. Sakallah, </author> <title> RAVEL: </title> <booktitle> assigned-delay compiled-code logic simulation, in Proceedings of the 1992 IEEE International Conference on Computer-Aided Design, </booktitle> <pages> pp. 364-368, </pages> <month> Nov. </month> <year> 1992. </year>
Reference: [4] <author> Z. Wang and P. M. Maurer, LECSIM: </author> <title> A levelized event driven compiled logic simulator, </title> <booktitle> in 27th ACM/IEEE Design Automation Conference, </booktitle> <pages> pp. 491-496, </pages> <year> 1990. </year>
Reference: [5] <author> D. M. Lewis, </author> <title> A hierarchical compiled code event-driven logic simulator, </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> vol. 10, </volume> <pages> pp. 726-737, </pages> <month> June </month> <year> 1991. </year>
Reference: [6] <author> E. G. Ulrich and D. Herbert, </author> <title> Speed and accuracy in digital network simulation based on structural modeling, </title> <booktitle> in 19th ACM/IEEE Design Automation Conference, </booktitle> <year> 1982. </year>
Reference: [7] <author> R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S.-W. Liao, C.-W. Tseng, M. Hall, M. Lam, and J. Hen-nessy, </author> <title> SUIF: An infrastructure for research on parallelizing and optimizing compilers, </title> <journal> ACM SIGPLAN Notices, </journal> <volume> vol. 29, </volume> <pages> pp. 31-37, </pages> <month> Dec. </month> <year> 1994. </year>

References-found: 7

