##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
		5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: ADC_Pot_intClock       | N/A                   | Target: 2.67 MHz    | 
Clock: ADC_Pot_intClock(FFB)  | N/A                   | Target: 2.67 MHz    | 
Clock: ClockBlock/ff_div_15   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_16   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_3    | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_2                | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_PWM1             | N/A                   | Target: 10.00 MHz   | 
Clock: Clock_PWM1(FFB)        | N/A                   | Target: 10.00 MHz   | 
Clock: Clock_PWM2             | N/A                   | Target: 10.00 MHz   | 
Clock: Clock_PWM2(FFB)        | N/A                   | Target: 10.00 MHz   | 
Clock: CyExtClk               | N/A                   | Target: 40.00 MHz   | 
Clock: CyHFClk                | Frequency: 54.26 MHz  | Target: 40.00 MHz   | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFClk                | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1              | N/A                   | Target: 40.00 MHz   | 
Clock: CySysClk               | N/A                   | Target: 40.00 MHz   | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.38 MHz    | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.38 MHz    | 
Clock: timer_clock            | Frequency: 35.17 MHz  | Target: 20.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk       CyHFClk        25000            6572        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock   timer_clock    50000            21564       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Limit1(0)_PAD  19108         Clock_2:R         
Limit2(0)_PAD  17799         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase        
----------------  ------------  ----------------------  
Array_LED(0)_PAD  29837         CyHFClk:R               
Motor1PWM(0)_PAD  13950         ClockBlock/ff_div_16:R  
Motor2PWM(0)_PAD  13870         ClockBlock/ff_div_15:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 54.26 MHz | Target: 40.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 6572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell5   3058   6908   6572  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 35.17 MHz | Target: 20.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21564p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23346
-------------------------------------   ----- 
End-of-path arrival time (ps)           23346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3616  10326  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   9710  20036  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  20036  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3310  23346  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  23346  21564  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 6572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell5   3058   6908   6572  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1


5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21564p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23346
-------------------------------------   ----- 
End-of-path arrival time (ps)           23346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3616  10326  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   9710  20036  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  20036  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3310  23346  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  23346  21564  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 6572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell5   3058   6908   6572  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_1\/main_3
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 8009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell4           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell4   7340   7340   8009  RISE       1
\StripLights:B_WS2811:state_1\/main_3                macrocell14     6141  13481   8009  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_0\/main_3
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 8009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell4           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell4   7340   7340   8009  RISE       1
\StripLights:B_WS2811:state_0\/main_3                macrocell15     6141  13481   8009  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:pwmCntl\/main_1
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 8422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell4           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell4   7340   7340   8009  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_1                macrocell20     5728  13068   8422  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell20             0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 9634p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell20             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q          macrocell20     1250   1250   9634  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_1  datapathcell5   2596   3846   9634  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/cl0_comb
Path End       : \StripLights:Net_64\/main_0
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 13508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/cl0_comb  datapathcell5   5680   5680  13508  RISE       1
\StripLights:Net_64\/main_0              macrocell11     2302   7982  13508  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell11             0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_1\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 14568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_0  macrocell16     3072   6922  14568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_0\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 14568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_0  macrocell17     3072   6922  14568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 14568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_0  macrocell18     3072   6922  14568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/so_comb
Path End       : \StripLights:Net_64\/main_4
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 14629p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell4           0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/so_comb  datapathcell4   4550   4550  14629  RISE       1
\StripLights:Net_64\/main_4                 macrocell11     2311   6861  14629  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell11             0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_2\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 14692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_0  macrocell13     2948   6798  14692  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_1\/main_0
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 14692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:state_1\/main_0   macrocell14     2948   6798  14692  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_0\/main_0
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 14692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell5           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell5   3850   3850   6572  RISE       1
\StripLights:B_WS2811:state_0\/main_0   macrocell15     2948   6798  14692  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 14846p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 18710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell19             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q             macrocell19     1250   1250  14846  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_0  datapathcell4   2614   3864  14846  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell4           0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 14873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 18710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q             macrocell18     1250   1250  14873  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_1  datapathcell4   2587   3837  14873  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell4           0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_1\/main_2
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 15041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell3            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell3   2580   2580  15041  RISE       1
\StripLights:B_WS2811:state_1\/main_2  macrocell14    3869   6449  15041  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_0\/main_2
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 15041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell3            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell3   2580   2580  15041  RISE       1
\StripLights:B_WS2811:state_0\/main_2  macrocell15    3869   6449  15041  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:pwmCntl\/main_0
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 15041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell3            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell3   2580   2580  15041  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_0  macrocell20    3869   6449  15041  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell20             0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_1\/main_1
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 16594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell3            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell3   2580   2580  16594  RISE       1
\StripLights:B_WS2811:state_1\/main_1  macrocell14    2316   4896  16594  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_0\/main_1
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 16594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell3            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell3   2580   2580  16594  RISE       1
\StripLights:B_WS2811:state_0\/main_1  macrocell15    2316   4896  16594  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 17132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_1  macrocell16   3108   4358  17132  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 17132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_1  macrocell17   3108   4358  17132  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_2  macrocell18   3108   4358  17132  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:Net_64\/main_2
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 17142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q  macrocell14   1250   1250  17132  RISE       1
\StripLights:Net_64\/main_2       macrocell11   3098   4348  17142  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell11             0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:status_6\/main_0
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 17142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:status_6\/main_0  macrocell12   3098   4348  17142  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell12             0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 17142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_0  macrocell19   3098   4348  17142  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell19             0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_2
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 17142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_2  macrocell20   3098   4348  17142  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell20             0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_2  macrocell13   2942   4192  17298  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_5
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:state_1\/main_5  macrocell14   2942   4192  17298  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_5
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell14   1250   1250  17132  RISE       1
\StripLights:B_WS2811:state_0\/main_5  macrocell15   2942   4192  17298  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 17314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_2  macrocell16   2926   4176  17314  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 17314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_2  macrocell17   2926   4176  17314  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_3
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_3  macrocell18   2926   4176  17314  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_3  macrocell13   2924   4174  17316  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_6
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:state_1\/main_6  macrocell14   2924   4174  17316  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_6
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:state_0\/main_6  macrocell15   2924   4174  17316  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:Net_64\/main_3
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 17320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q  macrocell15   1250   1250  17314  RISE       1
\StripLights:Net_64\/main_3       macrocell11   2920   4170  17320  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell11             0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:status_6\/main_1
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 17320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:status_6\/main_1  macrocell12   2920   4170  17320  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell12             0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 17320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_1  macrocell19   2920   4170  17320  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell19             0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_3
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 17320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell15   1250   1250  17314  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_3  macrocell20   2920   4170  17320  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell20             0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17425p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q     macrocell13   1250   1250  17425  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_1  macrocell18   2815   4065  17425  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q       macrocell13   1250   1250  17425  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_1  macrocell13   2803   4053  17437  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_1\/main_4
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell13   1250   1250  17425  RISE       1
\StripLights:B_WS2811:state_1\/main_4  macrocell14   2803   4053  17437  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_0\/main_4
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell13   1250   1250  17425  RISE       1
\StripLights:B_WS2811:state_0\/main_4  macrocell15   2803   4053  17437  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell16   1250   1250  17457  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_4  macrocell13   2783   4033  17457  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_7
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell16   1250   1250  17457  RISE       1
\StripLights:B_WS2811:state_1\/main_7  macrocell14   2783   4033  17457  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_7
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell16   1250   1250  17457  RISE       1
\StripLights:B_WS2811:state_0\/main_7  macrocell15   2783   4033  17457  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 17464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell16   1250   1250  17457  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_3  macrocell16   2776   4026  17464  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_4
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q     macrocell16   1250   1250  17457  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_4  macrocell18   2776   4026  17464  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 17639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell19             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q       macrocell19   1250   1250  14846  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_2  macrocell19   2601   3851  17639  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell19             0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_5
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell17   1250   1250  17654  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_5  macrocell13   2586   3836  17654  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell13             0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_8
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell17   1250   1250  17654  RISE       1
\StripLights:B_WS2811:state_1\/main_8  macrocell14   2586   3836  17654  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell14             0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_8
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell17   1250   1250  17654  RISE       1
\StripLights:B_WS2811:state_0\/main_8  macrocell15   2586   3836  17654  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell15             0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 17655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell17   1250   1250  17654  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_4  macrocell16   2585   3835  17655  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell16             0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 17655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell17   1250   1250  17654  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_3  macrocell17   2585   3835  17655  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_5
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell17             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q     macrocell17   1250   1250  17654  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_5  macrocell18   2585   3835  17655  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_4
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 17657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell20             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q       macrocell20   1250   1250   9634  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_4  macrocell20   2583   3833  17657  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell20             0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_6
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17658p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q       macrocell18   1250   1250  14873  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_6  macrocell18   2582   3832  17658  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell18             0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21564p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23346
-------------------------------------   ----- 
End-of-path arrival time (ps)           23346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3616  10326  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   9710  20036  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  20036  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3310  23346  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  23346  21564  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell3              0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24874p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20036
-------------------------------------   ----- 
End-of-path arrival time (ps)           20036
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3616  10326  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   9710  20036  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  20036  24874  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell2              0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28154p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3616  10326  28154  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28154p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   3616  10326  28154  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell2              0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29228p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9252
-------------------------------------   ---- 
End-of-path arrival time (ps)           9252
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   2542   9252  29228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell3              0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 32055p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  26497  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   3845   6425  32055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell3              0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 33087p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  26497  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2813   5393  33087  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 33107p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  26497  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   2793   5373  33107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell2              0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 33563p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -1570
----------------------------------------------------   ----- 
End-of-path required time (ps)                         48430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14867
-------------------------------------   ----- 
End-of-path arrival time (ps)           14867
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1   2320   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0   2320  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1430   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   3750  21564  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2960   6710  21564  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell1      2556   9266  33563  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell1      3350  12616  33563  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2251  14867  33563  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                    statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

