Metric,Value
design__instance__count,4238
design__instance__area,33068
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,38
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,141
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0011126019526273012
power__switching__total,0.0005070523475296795
power__leakage__total,2.6431271393789757E-8
power__total,0.0016196806682273746
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2749741900895051
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2741466298235445
timing__hold__ws__corner:nom_tt_025C_1v80,0.32016634694093027
timing__setup__ws__corner:nom_tt_025C_1v80,2.4855869177532326
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320166
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,224
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,141
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2850608441092508
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.28833999892752454
timing__hold__ws__corner:nom_ss_100C_1v60,0.8746735805437407
timing__setup__ws__corner:nom_ss_100C_1v60,-8.772005592415578
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-479.74630426173553
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-8.772005592415578
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.874674
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,64
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,141
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2700224287261778
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2680916398094458
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1163895124333325
timing__setup__ws__corner:nom_ff_n40C_1v95,7.143557947370764
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116390
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,346
design__max_fanout_violation__count,141
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2668698393362909
clock__skew__worst_setup,0.2657933670611696
timing__hold__ws,0.11244500093758338
timing__setup__ws,-9.284289155818584
timing__hold__tns,0.0
timing__setup__tns,-509.49849159544493
timing__hold__wns,0
timing__setup__wns,-9.284289155818584
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112445
timing__hold_r2r_vio__count,0
timing__setup_vio__count,192
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 210.0 210.0
design__core__bbox,5.52 10.88 204.24 198.56
design__io,139
design__die__area,44100
design__core__area,37295.8
design__instance__count__stdcell,4238
design__instance__area__stdcell,33068
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.886641
design__instance__utilization__stdcell,0.886641
design__instance__count__class:inverter,108
design__instance__count__class:sequential_cell,348
design__instance__count__class:multi_input_combinational_cell,1544
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1110
design__instance__count__class:tap_cell,532
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,137
design__io__hpwl,11725470
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77728.5
design__violations,0
design__instance__count__class:timing_repair_buffer,426
design__instance__count__class:clock_buffer,47
design__instance__count__class:clock_inverter,25
design__instance__count__setup_buffer,6
design__instance__count__hold_buffer,110
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,1208
antenna_diodes_count,4
route__net,2537
route__net__special,2
route__drc_errors__iter:1,2847
route__wirelength__iter:1,96537
route__drc_errors__iter:2,1882
route__wirelength__iter:2,95425
route__drc_errors__iter:3,1764
route__wirelength__iter:3,95050
route__drc_errors__iter:4,545
route__wirelength__iter:4,94906
route__drc_errors__iter:5,127
route__wirelength__iter:5,94800
route__drc_errors__iter:6,109
route__wirelength__iter:6,94743
route__drc_errors__iter:7,86
route__wirelength__iter:7,94694
route__drc_errors__iter:8,52
route__wirelength__iter:8,94708
route__drc_errors__iter:9,34
route__wirelength__iter:9,94705
route__drc_errors__iter:10,34
route__wirelength__iter:10,94705
route__drc_errors__iter:11,31
route__wirelength__iter:11,94737
route__drc_errors__iter:12,14
route__wirelength__iter:12,94709
route__drc_errors__iter:13,14
route__wirelength__iter:13,94709
route__drc_errors__iter:14,0
route__wirelength__iter:14,94722
route__drc_errors,0
route__wirelength,94722
route__vias,24284
route__vias__singlecut,24284
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,403.05
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,14
design__max_fanout_violation__count__corner:min_tt_025C_1v80,141
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2712021517455093
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27182154518846535
timing__hold__ws__corner:min_tt_025C_1v80,0.3151115013668511
timing__setup__ws__corner:min_tt_025C_1v80,2.782979259145934
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315111
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,188
design__max_fanout_violation__count__corner:min_ss_100C_1v60,141
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.28008515743906626
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2832277548214489
timing__hold__ws__corner:min_ss_100C_1v60,0.86618425994585
timing__setup__ws__corner:min_ss_100C_1v60,-8.238245874216835
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-449.56614281531915
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-8.238245874216835
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.866184
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,64
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,141
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2668698393362909
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2657933670611696
timing__hold__ws__corner:min_ff_n40C_1v95,0.11244500093758338
timing__setup__ws__corner:min_ff_n40C_1v95,7.343160953810391
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112445
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,62
design__max_fanout_violation__count__corner:max_tt_025C_1v80,141
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.28100225719449523
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2760080853104278
timing__hold__ws__corner:max_tt_025C_1v80,0.3268057028605674
timing__setup__ws__corner:max_tt_025C_1v80,2.194529065028984
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326806
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,346
design__max_fanout_violation__count__corner:max_ss_100C_1v60,141
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.29266564999840683
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2922726310365742
timing__hold__ws__corner:max_ss_100C_1v60,0.8844040194959609
timing__setup__ws__corner:max_ss_100C_1v60,-9.284289155818584
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-509.49849159544493
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-9.284289155818584
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.884404
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,64
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,141
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.27530492553789476
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26977978947728365
timing__hold__ws__corner:max_ff_n40C_1v95,0.12105311540246863
timing__setup__ws__corner:max_ff_n40C_1v95,6.94522325975034
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121053
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79968
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000323171
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000314104
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000651356
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000314104
design_powergrid__voltage__worst,0.000314104
design_powergrid__voltage__worst__net:VPWR,1.79968
design_powergrid__drop__worst,0.000323171
design_powergrid__drop__worst__net:VPWR,0.000323171
design_powergrid__voltage__worst__net:VGND,0.000314104
design_powergrid__drop__worst__net:VGND,0.000314104
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000065400000000000004028548328260939115352812223136425018310546875
ir__drop__worst,0.0003229999999999999906775960401006386746303178369998931884765625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
