{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455149525507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455149525507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 19:12:05 2016 " "Processing started: Wed Feb 10 19:12:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455149525507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455149525507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ELG4137Lab2 -c ELG4137Lab2 --generate_functional_sim_netlist " "Command: quartus_map ELG4137Lab2 -c ELG4137Lab2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455149525507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455149526694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structure_view " "Found design unit 1: half_adder-structure_view" {  } { { "HA.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/HA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527351 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "HA.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/HA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455149527351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-structure_view " "Found design unit 1: FULL_ADDER-structure_view" {  } { { "FA2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527366 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FA2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455149527366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_struct-structure_view " "Found design unit 1: full_adder_struct-structure_view" {  } { { "FA1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_struct " "Found entity 1: full_adder_struct" {  } { { "FA1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 14 7 " "Found 14 design units, including 7 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-behavioral " "Found design unit 2: and_gate-behavioral" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_gate-behavioral " "Found design unit 3: or_gate-behavioral" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nor_gate-behavioral " "Found design unit 4: nor_gate-behavioral" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 exor_gate-behavioral " "Found design unit 5: exor_gate-behavioral" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 nand_gate-behavioral " "Found design unit 6: nand_gate-behavioral" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nand4_gate-behavioral " "Found design unit 7: nand4_gate-behavioral" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate " "Found entity 3: or_gate" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "4 nor_gate " "Found entity 4: nor_gate" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "5 exor_gate " "Found entity 5: exor_gate" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "6 nand_gate " "Found entity 6: nand_gate" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""} { "Info" "ISGN_ENTITY_NAME" "7 nand4_gate " "Found entity 7: nand4_gate" {  } { { "gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455149527382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_comp-structure_view " "Found design unit 1: bit_comp-structure_view" {  } { { "bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527413 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_comp " "Found entity 1: bit_comp" {  } { { "bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455149527413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4_comp-structure_view " "Found design unit 1: bit4_comp-structure_view" {  } { { "4bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527429 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit4_comp " "Found entity 1: bit4_comp" {  } { { "4bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455149527429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455149527429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit4_comp " "Elaborating entity \"bit4_comp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455149527507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_comp bit_comp:BC0 " "Elaborating entity \"bit_comp\" for hierarchy \"bit_comp:BC0\"" {  } { { "4bit_comparator.vhd" "BC0" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455149527507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate bit_comp:BC0\|not_gate:NG0 " "Elaborating entity \"not_gate\" for hierarchy \"bit_comp:BC0\|not_gate:NG0\"" {  } { { "bit_comparator.vhd" "NG0" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455149527507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand4_gate bit_comp:BC0\|nand4_gate:NA40 " "Elaborating entity \"nand4_gate\" for hierarchy \"bit_comp:BC0\|nand4_gate:NA40\"" {  } { { "bit_comparator.vhd" "NA40" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455149527522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate bit_comp:BC0\|nand_gate:NA0 " "Elaborating entity \"nand_gate\" for hierarchy \"bit_comp:BC0\|nand_gate:NA0\"" {  } { { "bit_comparator.vhd" "NA0" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455149527522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate nor_gate:NR " "Elaborating entity \"nor_gate\" for hierarchy \"nor_gate:NR\"" {  } { { "4bit_comparator.vhd" "NR" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455149527569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455149527991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 19:12:07 2016 " "Processing ended: Wed Feb 10 19:12:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455149527991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455149527991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455149527991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455149527991 ""}
