<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hpm__mipi__dsi__phy__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_mipi_dsi_phy_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hpm__mipi__dsi__phy__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_MIPI_DSI_PHY_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_MIPI_DSI_PHY_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html">   12</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a46d0968349cbfb4c07ed83bdda8cc2e6">   13</a></span>&#160;    __RW uint32_t CLANE_PARA0;                 <span class="comment">/* 0x0: timer counter about clock lane parameter */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a0d244987e9be8485b862a7080f6cb6a4">   14</a></span>&#160;    __RW uint32_t CLANE_PARA1;                 <span class="comment">/* 0x4: timer counter about clock lane parameter */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a6f06d5d49f8208f91befb4ef316001c0">   15</a></span>&#160;    __RW uint32_t CLANE_PARA2;                 <span class="comment">/* 0x8: timer counter about clock lane parameter */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a6db84626596a79eb82618e7492ca2a23">   16</a></span>&#160;    __RW uint32_t CLANE_PARA3;                 <span class="comment">/* 0xC: timer counter about clock lane parameter */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a30a34cadee763b87f0b69e73806dfdf5">   17</a></span>&#160;    __RW uint32_t DLANE0_PARA0;                <span class="comment">/* 0x10: timer counter about datalane0 parameter */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a1081affc584481e0f9a2ce2dcb2455df">   18</a></span>&#160;    __RW uint32_t DLANE0_PARA1;                <span class="comment">/* 0x14: timer counter about datalane0 parameter */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#aa174748a782a0067b9511654a0abbe17">   19</a></span>&#160;    __RW uint32_t DLANE0_PARA2;                <span class="comment">/* 0x18: timer counter about datalane0 parameter */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#ad2727135b385443c12b4ce16d25fd510">   20</a></span>&#160;    __RW uint32_t DLANE0_PARA3;                <span class="comment">/* 0x1C: timer counter about datalane0 parameter */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a049f84e39d0bc8991686c1c8303f8ab1">   21</a></span>&#160;    __RW uint32_t DLANE0_PARA4;                <span class="comment">/* 0x20: timer counter about datalane0 parameter */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a2b0ce2a7d646d969d304ff73dcb81d24">   22</a></span>&#160;    __RW uint32_t DLANE1_PARA0;                <span class="comment">/* 0x24: timer counter about datalane1 parameter */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a0f2ad0adf25ba3bd33bf66b7e7e04634">   23</a></span>&#160;    __RW uint32_t DLANE1_PARA1;                <span class="comment">/* 0x28: timer counter about datalane1 parameter */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#aa2babfee9e034ff476d8544fb9e42e19">   24</a></span>&#160;    __RW uint32_t DLANE1_PARA2;                <span class="comment">/* 0x2C: timer counter about datalane1 parameter */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#aa7319aee5e2e5aeb9b4d3ba2bc78cbf2">   25</a></span>&#160;    __RW uint32_t DLANE1_PARA3;                <span class="comment">/* 0x30: timer counter about datalane1 parameter */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a15ba2085ea892d32c273ddb4a5f32d87">   26</a></span>&#160;    __RW uint32_t DLANE2_PARA0;                <span class="comment">/* 0x34: timer counter about datalane2 parameter */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#ad4ee8353bbac8bb33c5a17647c278fc4">   27</a></span>&#160;    __RW uint32_t DLANE2_PARA1;                <span class="comment">/* 0x38: timer counter about datalane2 parameter */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a1a54017764014b85edb872c91535e8e3">   28</a></span>&#160;    __RW uint32_t DLANE2_PARA2;                <span class="comment">/* 0x3C: timer counter about datalane2 parameter */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#aa97e70f9ba5abe9a608da5b3304165af">   29</a></span>&#160;    __RW uint32_t DLANE2_PARA3;                <span class="comment">/* 0x40: timer counter about datalane2 parameter */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a9af800168bdafa768dc7521358f964d7">   30</a></span>&#160;    __RW uint32_t DLANE3_PARA0;                <span class="comment">/* 0x44: timer counter about datalane3 parameter */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#ae891dc50fc0832d2bb5de0fea958719b">   31</a></span>&#160;    __RW uint32_t DLANE3_PARA1;                <span class="comment">/* 0x48: timer counter about datalane3 parameter */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#acc004c5f527e15f24dcf6801e5d5cbc4">   32</a></span>&#160;    __RW uint32_t DLANE3_PARA2;                <span class="comment">/* 0x4C: timer counter about datalane3 parameter */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#ab3282ec859da000b80ac3909f4d01c60">   33</a></span>&#160;    __RW uint32_t DLANE3_PARA3;                <span class="comment">/* 0x50: timer counter about datalane3 parameter */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#aabd1c359f47ee768c88f3c943c4d8395">   34</a></span>&#160;    __RW uint32_t COMMON_PARA0;                <span class="comment">/* 0x54: timing parameter for all lanes */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#ad38db135481bcc81b7fe148fe2121f0a">   35</a></span>&#160;    __RW uint32_t CTRL_PARA0;                  <span class="comment">/* 0x58: dphy control parameter */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#abf63483e8bfd700ddcb3f47e921e9f2f">   36</a></span>&#160;    __RW uint32_t PLL_CTRL_PARA0;              <span class="comment">/* 0x5C: dphy pll control parameter */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#ad535f8eccffa2b85696f3277d33d90c5">   37</a></span>&#160;    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x60 - 0x63: Reserved */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a7de2357365f230b65810dfe76cea1118">   38</a></span>&#160;    __RW uint32_t RCAL_CTRL;                   <span class="comment">/* 0x64: dphy calibration control parameter */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a7c9a8bb2df895fd6390dda39b9ed1ab5">   39</a></span>&#160;    __RW uint32_t TRIM_PARA;                   <span class="comment">/* 0x68: dphy trimming parameter */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a4db78c0885571b25d9d4d94e49fc3d71">   40</a></span>&#160;    __RW uint32_t TEST_PARA0;                  <span class="comment">/* 0x6C: dphy test control parameter */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a46e83d3ec57dd91fa9b63926e8327ca5">   41</a></span>&#160;    __RW uint32_t TEST_PARA1;                  <span class="comment">/* 0x70: dphy bist test control parameter */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a6fe62cc7cb44b5aaa0410c338bf359ea">   42</a></span>&#160;    __RW uint32_t MISC_PARA;                   <span class="comment">/* 0x74: dphy control parameter */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a8b9b469c3a60dacfd872d9fff95c8984">   43</a></span>&#160;    __RW uint32_t CLANE_PARA4;                 <span class="comment">/* 0x78: dphy clock lane control parameter */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#acc08d344ff38eafe7ac51ece34a47a67">   44</a></span>&#160;    __RW uint32_t INTERFACE_PARA;              <span class="comment">/* 0x7C: dphy clock lane control parameter */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#abe37758fd93659fa8fe6e5a5beff0f8a">   45</a></span>&#160;    __RW uint32_t PCS_RESERVED_PIN_PARA;       <span class="comment">/* 0x80: reserved the pins for pcs */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#a6168fc685a8fac186d82b5074fa91caa">   46</a></span>&#160;    __R  uint8_t  RESERVED1[8];                <span class="comment">/* 0x84 - 0x8B: Reserved */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#ad7db6be16f8089bea0f806d7e681902d">   47</a></span>&#160;    __RW uint32_t CLANE_DATA_PARA;             <span class="comment">/* 0x8C: parallel data about clock lane parameter */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structMIPI__DSI__PHY__Type.html#aa22c4f134219abd4dd3986e8bfb78bef">   48</a></span>&#160;    __RW uint32_t PMA_LANE_SEL_PARA;           <span class="comment">/* 0x90: pma about clock lane select parameter */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;} <a class="code" href="structMIPI__DSI__PHY__Type.html">MIPI_DSI_PHY_Type</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Bitfield definition for register: CLANE_PARA0 */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * T_RST2ENLPTX_C (RW)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * the soft reset of clk_cfg domain</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a63c6d5f9f3461405f7af4fefcd7eb686">   58</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a27e863290790ded1a7b0f7c6633cedf5">   59</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT (0U)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac2aa9cb4a0216ca56c240e3e2e347705">   60</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac3498a4a0cd35ecaab33215e849b5024">   61</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Bitfield definition for register: CLANE_PARA1 */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * T_INITTIME_C (RW)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * the number of byteclk cycles that clklane drive LP-11 during initialization period</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9991d5034135af49c89fcb9c59286665">   69</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aed45a2d2f36a93da675f0dd03c538aa9">   70</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT (0U)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0bd768677565b05f42e77e5c70f3020e">   71</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a28bb4a4df67d2d90987ce03251629843">   72</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Bitfield definition for register: CLANE_PARA2 */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * T_CLKPREPARE_C (RW)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * the number of byteclk cycles that clock lane clkp/n lines are at the hs prepare state lp-00 during a hs clock transmission</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab3a053aa78bde3e38a319ed7d4624d92">   80</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab8fb20e2f26110a59c3ab0461ee1ac88">   81</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT (16U)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afb4a23eca4d9097a3cdcee072b52791b">   82</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a07417051b012b92042cc2c0fcf63110d">   83</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * T_CLKZERO_C (RW)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * the number of byteclk cycles that clock lane clkp/n lines are at the hs-zero state hs-0 during a hs clock transmission</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af2fa48936e9b3eccf76bad667f6a2d43">   90</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab4d5902b9a24de4a562cbf72b5d9dd2a">   91</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT (8U)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9de2c82c2b3eeb0d6826d33c21faeec6">   92</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2e95b477030a805944a0a042446189e5">   93</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * T_CLKPRE_C (RW)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * the number of byteclk cycles that hs clock shall be driven prior to data lane beginning the transition from lp to hs mode</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4a132cc99ce8574e855d3bcabbbe8df6">  100</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK (0xFFU)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a14338d4c229d43608e8d9b8ee69ea93a">  101</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT (0U)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0934139c67478fec6be368a3382c5efb">  102</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aba59530cd496fc2d677fd01ef5218b33">  103</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Bitfield definition for register: CLANE_PARA3 */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * T_CLKPOST_C (RW)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * the number of byteclk cycles that the clock lane should keep sending the hs-clock after the last associated data lane has transitioned to LP mode.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4ffb7e5b1d51d788a5c692a1e6d23eb6">  111</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5d901a544b13b5620c6d2aefe7748fbc">  112</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT (16U)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af4a7ce9c0ae830d49ed7d69c95ca2ec0">  113</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac4eb80d4c235b5e5ad92203bfcacf0e0">  114</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * T_CLKTRIAL_C (RW)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * the number of byteclk cycles that the clock lane clkp/n lines are at state hs-tail sate hs-0 during a hs clock transmission</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abf99c7ce0fdebfadfd3efd01cdeeb2cf">  121</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a68a7983f898bdf446830eaf012242c28">  122</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT (8U)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9a6a6f60c34b8a3e1667be1fb28f332a">  123</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aef9a9b759ea32ab4d9249f90fae47c98">  124</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * T_HSEXIT_C (RW)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * the number of byteclk cycles that the clock lane clkp/n lines are at hs-exit state after a hs clock transmission</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#acec6c5fc5a590efdd41bae69f507c1a9">  131</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK (0xFFU)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9904d71108867d18b29829fb3a2f5dd5">  132</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT (0U)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a146986eebd6333ec9e4d9812945daf97">  133</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad95b8345b2723947832c4150264dddeb">  134</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE0_PARA0 */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * T_RST2ENLPTX_D0 (RW)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane0 wait to enable lptx_en after reset release</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afbce9f6fa6f66d6f378d81c61bfae5e0">  142</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a85e64843f81f326bc4fbd77aa943a78b">  143</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT (0U)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a14267c40b449f53c972214e9128e09ab">  144</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a12e30df9767fa02a619d0f9171378ea0">  145</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE0_PARA1 */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * T_INITTIME_D0 (RW)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane0 drive lp-11 during initiaalization period</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a02b7cbb64e7781fbb12a57293d1d63e2">  153</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ae7d87cd5a49b0cf863f4b135b11441c6">  154</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT (0U)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a111587e4db06b519d0dcbeaac3fac397">  155</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a73724f2209111b01a8f287089ed6a9bf">  156</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE0_PARA2 */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * T_HSPREPARE_D0 (RW)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane0 stay at hs prepare state lp-00 during a hs transmission</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6e98c109d27b4629503f0b4cb9cb6542">  164</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#acb630e748243812a27f1537470e7cc15">  165</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT (24U)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa879195abbafa7ca687c7be23b59db1a">  166</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7faf869169c8e827c7d87fd281539199">  167</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * T_HSZERO_D0 (RW)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane0 stay at hs-zero sate during a hs transmission</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7bd08213074afe6760c3212960c79d6d">  174</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a94adfa3c18fbdddf2a1663360d12f921">  175</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT (16U)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abd36083b54617cee5f40fb04c2904b03">  176</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0cb0ff2819fdffa13e60f97610dadd23">  177</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * T_HSTRAIL_D0 (RW)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane0 stay at hs-trail state during a hs clock transmission</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a248cb56ed498be34405ced835e50d862">  184</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afedfc026252f19ffa0c43dac1bd7e933">  185</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT (8U)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a517a4009073c96e6915c3ae0bb4b7e80">  186</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#affe00828b62378b3d1e01d4262f14bd2">  187</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * T_HSEXIT_D0 (RW)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane0 stay at state hs-exit sate after a hs clock transmission</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a62ce11b9534f48bb1f10af038c05cf29">  194</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK (0xFFU)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2502226618fef4962a0543e29a594a2c">  195</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT (0U)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6b50110e5d2ad3be66e911af933b3018">  196</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac47a416149225494fd1e854bee054508">  197</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE0_PARA3 */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * T_WAKEUP_D0 (RW)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * the number of byteclk cycles from exiting ultra low power sate to enabling the low-power driver</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4b5fa9b0fea6d3b15ad7e0fb81a1a18b">  205</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac2d2b64d807bfd67e7bf1d2b821180a8">  206</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT (0U)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8f45e10ccc5d9288f65e1b53aae82e46">  207</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3bc819bbdf1d83aaace1604e056308bc">  208</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE0_PARA4 */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * T_TAGO_D0 (RW)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * the number of byteclk cycles that the tx drives the bridge state during a turnaroud procedure</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3e0941c6bcffd642e66667de5c26f070">  216</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abeabd3c2f06b62bdea071ddf7d76269d">  217</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT (16U)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1348547b54ad3d2bfc51c15938e01567">  218</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa0fda9a2e8c5c8b109647c485d61d1cc">  219</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * T_TASURE_D0 (RW)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * the number of byteclk cycles that the rx waits after a bridge state has been detected during a turnaround procedure</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9d0bebf15b0244273217da8e1ae6a7fc">  226</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ae0758fb058e87685b3a70582416f1de4">  227</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT (8U)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a03cbad7698883ffd1c5834ccd2ada566">  228</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a728d86c6706fe8ad1ce576846f5f680a">  229</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * T_TAGET_D0 (RW)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * the number of byteclk cycles that the new transmitter drivers the bridge state after accepting control during bta</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2a4198834b4b03931804f2d23a271bab">  236</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK (0xFFU)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac9b1538cb7e4ff2df85f0383ddb59c24">  237</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT (0U)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8216e351907620b70b79db565752d96a">  238</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT) &amp; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a05634667c8677f7961100c17bdb484cd">  239</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE1_PARA0 */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * T_RST2ENLPTX_D1 (RW)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane1 wait to enable lptx_en after reset release</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a72a6a825f591a793b0c6abf8a3713bfd">  247</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af9c6a7f0dceee32fc9e90eb1df225e5c">  248</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT (0U)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab22c0f7d44602b7b850750c14e42c9e5">  249</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT) &amp; MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab7eab0fb4f670458037b5e6f957728fd">  250</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE1_PARA1 */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * T_INITTIME_D1 (RW)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane1 drive lp-11 during initiaalization period</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afc547dc42f5581ee3a05b55bfba855cb">  258</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aec184710429997314c0ea2a1b5e18105">  259</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT (0U)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a23f8d451f35e840751e93c896c2b37b9">  260</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT) &amp; MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af2aab895a212d34a13cfdaba4ac7f418">  261</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE1_PARA2 */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * T_HSPREPARE_D1 (RW)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane1 stay at hs prepare state lp-00 during a hs transmission</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1487f326fb361293cb10e60ace1645df">  269</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4a7945c410a034a011193b7eb4a6f8a3">  270</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT (24U)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5eda6f984d311959e70cc9fa9cf03b3e">  271</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af453a3c534b34bed43ddc48c14b7c478">  272</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * T_HSZERO_D1 (RW)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane1 stay at hs-zero sate during a hs transmission</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a47e4922f3c0ca7ef13a2ddc3a0de001a">  279</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a39c25fd6671739bc4783ad5e557c6d7c">  280</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT (16U)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac4ea99840ae30ff97a2e52e06c63f3ca">  281</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9e66d69c5a3f8dfa25fd40f3d1713064">  282</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * T_HSTRAIL_D1 (RW)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane1 stay at hs-trail state during a hs clock transmission</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a59e7d7116ccb66126f8bd4da96cd40bc">  289</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ade94c41154e11086b9bd64925d3e8f91">  290</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT (8U)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ace9cc68bb42e104cd0be076d51c30738">  291</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa48adaaf83ed439dec9919be88afa9bb">  292</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * T_HSEXIT_D1 (RW)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane1 stay at state hs-exit sate after a hs clock transmission</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac90cd3427a670e1fa6d315d8908b89da">  299</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK (0xFFU)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3f5f04f3acde4d709b91aa9130e81e68">  300</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT (0U)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab3e36e165c7c16f5dc1cd90c6f78b030">  301</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3e0bd8f9954976001326a12e52ec2a15">  302</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE1_PARA3 */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> * T_WAKEUP_D1 (RW)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * the number of byteclk cycles from exiting ultra low power sate to enabling the low-power driver</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a333dcf0116fdeb6b4f66e1bffd56da2b">  310</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9f76f7179b0b94ecd3855225443c376f">  311</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT (0U)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a82d3779b89014803363fae022a70f326">  312</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT) &amp; MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af6a8408a2f241e1f714099ed8287856c">  313</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE2_PARA0 */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * T_RST2ENLPTX_D2 (RW)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane2 wait to enable lptx_en after reset release</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac3ecf8563c2c67706d7e5a26b255d7e2">  321</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a76a07626bd11a98587b8a3d233959e58">  322</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT (0U)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9630f90e87e0e29170cf10d75b99e86f">  323</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT) &amp; MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab65e7884269393867cd37fa5ebdb22ed">  324</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE2_PARA1 */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * T_INITTIME_D2 (RW)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane2 drive lp-11 during initiaalization period</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#add1a49eceabcab41b3634436f68cd66c">  332</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0f613ffeea6fc9e4bc8016f1d0ed0793">  333</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT (0U)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afc3a454e189e24be880a40efbf403d7e">  334</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT) &amp; MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4414108daeda2e13ba9fa17154904926">  335</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE2_PARA2 */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * T_HSPREPARE_D2 (RW)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane2 stay at hs prepare state lp-00 during a hs transmission</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ade027e0d2fab1f8f62a96ff8a127fe38">  343</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af0d5b2fc3608b11639a4007138d8f3dd">  344</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT (24U)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a60ff909071aea1e8e0e41ecb5fbce60b">  345</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a54de2e7615fcf72b096d5ac8af8f9b76">  346</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * T_HSZERO_D2 (RW)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane2 stay at hs-zero sate during a hs transmission</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#adc9bb4289c8d11b05265d10a4cff52be">  353</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a271d9cf270fc3b3964e1935b7c37ff27">  354</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT (16U)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab0fd481fe03be145cc31d3ac2b70d65e">  355</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ada1480dddf00fa2ee463ae4752406623">  356</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> * T_HSTRAIL_D2 (RW)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane2 stay at hs-trail state during a hs clock transmission</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6bd08728c32b767ee93b6eab11c6ecc3">  363</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ae64d3e4875ffe088df795bd157103454">  364</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT (8U)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a604a3d7a7355124670952c532e8458ea">  365</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abf1cb731436f9bd562d16f5f1ed0405a">  366</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * T_HSEXIT_D2 (RW)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane2 stay at state hs-exit sate after a hs clock transmission</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9a9032c4e6e4247e9b138f522add75b5">  373</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK (0xFFU)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad82fb32c5ba2e1353ce5cbf6611cb3b4">  374</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT (0U)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0614cef7fd2b05ce2806db6e0f831c4c">  375</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afb4d1b91c342f070708acedfc0b0f8df">  376</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE2_PARA3 */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * T_WAKEUP_D2 (RW)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> * the number of byteclk cycles from exiting ultra low power sate to enabling the low-power driver</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9269c499f36d2e6873575f4bfc5a7c77">  384</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab1bcae72ccc49dddcafc5569543613c3">  385</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT (0U)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#adaf3eb3f0edc134d47878948806a991f">  386</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT) &amp; MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af77d73f4f688636eaeba41ce9bec9e06">  387</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE3_PARA0 */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> * T_RST2ENLPTX_D3 (RW)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane3 wait to enable lptx_en after reset release</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ae2b6632bbdfd5f85aa21cd3ea299db31">  395</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a11352e46459419ca3ce0ac6b70ef38e8">  396</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT (0U)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a96ae992452b1e0fb15a20982ee1e1eb2">  397</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT) &amp; MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a15e4f4253323755ff6f40da922e1f507">  398</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE3_PARA1 */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> * T_INITTIME_D3 (RW)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * the number of byteclk cycles that datalane3 drive lp-11 during initiaalization period</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a607acee55a4f20d810e37cece15cf289">  406</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7d4224f37c81db36461062e79557c5d1">  407</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT (0U)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abf9e83eb7f94d0bb10c65ff149221b9a">  408</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT) &amp; MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abcc0edd69ba76a2406ad837fa7227746">  409</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE3_PARA2 */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> * T_HSPREPARE_D3 (RW)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane3 stay at hs prepare state lp-00 during a hs transmission</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2cde77a5f0af10eca5926beae929f399">  417</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a123736289e4b1648d7f460fa69ffedc1">  418</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT (24U)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#adfcd7269b4c6a0ee2aea64dc4a9b1ada">  419</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af2038617473c17485050f62627488dbc">  420</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * T_HSZERO_D3 (RW)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane3 stay at hs-zero sate during a hs transmission</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a995a966d37e604d40efba653f781ed21">  427</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0df31a7648a9c2cce58ea8d69141d3fe">  428</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT (16U)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a560d2e70e19de3b380c8c5b662a156fb">  429</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a61c5a7d50302370d222c5f568de639ec">  430</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> * T_HSTRAIL_D3 (RW)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane3 stay at hs-trail state during a hs clock transmission</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af70b6ebfaa7fd1d8d656e4007842e8ae">  437</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab768814fc106e725fe451874915d5597">  438</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT (8U)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afdb174e2c163c2cf726db1d9c8e9ca81">  439</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7aab58c616cd88cc033dff7f658de98e">  440</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> * T_HSEXIT_D3 (RW)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * the number of byteclk cycles that the datalane3 stay at state hs-exit sate after a hs clock transmission</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0f80deeb1aabf5acd927c7f0a06bdce2">  447</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK (0xFFU)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aeba18775dca6530965bf1a4b2a1a5632">  448</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT (0U)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab40fa34467874e7530bff49b5a7ede4c">  449</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a76e8194fc8aebe82cedb66713b19fa44">  450</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* Bitfield definition for register: DLANE3_PARA3 */</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * T_WAKEUP_D3 (RW)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * the number of byteclk cycles from exiting ultra low power sate to enabling the low-power driver</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a136e7a07a919ff04dad3259d323b9231">  458</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa964037cca321c51a4493be0a4d9f5a9">  459</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT (0U)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a98de32321cf99c69adb75a930582bf65">  460</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT) &amp; MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad6a0d52ab84e9781b895daba860ff4dc">  461</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK) &gt;&gt; MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* Bitfield definition for register: COMMON_PARA0 */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> * T_LPX (RW)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * the number of byteclk cycles of transmitted length of any low-power state period</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#acca5e6bb69826d92152c0233a030d0a0">  469</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK (0xFFU)</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af68dd901ebbfb9c3f92de0de16bd178a">  470</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT (0U)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6f177b212d0a9cc798c4dfb754f75820">  471</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT) &amp; MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a706c6af446c382d1c5e740aad5d79ebc">  472</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_COMMON_PARA0_T_LPX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK) &gt;&gt; MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* Bitfield definition for register: CTRL_PARA0 */</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> * VBG_RDY (RO)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> * the indicator signal of reference generator is ready</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9786554d4477aab8d3f075d304acaa27">  480</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_MASK (0x80U)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0eaa2716ab21367ca4d9c08a07aeebfc">  481</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_SHIFT (7U)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a96c00058aac3f76fa7c68a8dada8577d">  482</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_SHIFT)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> * EN_ULPRX_D0 (RW)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> * ulp-rx enable for lane0</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a014aad72e853fcf8c72930d17586c693">  489</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK (0x40U)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4bdcf198230e9f5078d348a5a6764a32">  490</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT (6U)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4aaa8f0f7a51e4638bf1f6fac050d155">  491</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT) &amp; MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a560fee793fb944b73b80f05c090a3b96">  492</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * EN_LPRX_D0 (RW)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * lp-rx enable for lane0</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af08a895fe0e860a42bb5fe72502d6e25">  499</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK (0x20U)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2698ecf0d86ba008a172838bd5ef996a">  500</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT (5U)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab9753bfa854d41bedf506fccaf9e5f89">  501</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT) &amp; MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af90af6d32c6f6fc373eecf23e50da825">  502</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * EN_LPCD_D0 (RW)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> * lp-cd enable for lane0</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a88134706a5e3f3fba9ddb590af57f0fa">  509</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK (0x10U)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3b54e3a5a39c00472b50682769b78502">  510</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT (4U)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8b9621f7951f7f4f3db722414dc09941">  511</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT) &amp; MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2edb2b3a2bfbceb9d757f97a56a01555">  512</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * PWON_SEL (RW)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> * select the cource of PMA power on control signals</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab3ddaeb8c30d417eda8260e92904518c">  519</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK (0x8U)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#adc732a089ff972ea2a6ce2f186239616">  520</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT (3U)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7b5a4f0c5b1bde26b9d977dfd1e5e062">  521</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT) &amp; MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abcfbba08720daa10185bd8857684f433">  522</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * PWON_PLL (RW)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> * power on pll high active</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afbe15dbaa8c2403c7f9b220d4a966c38">  529</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK (0x4U)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a703f67d17d7ae64e2cd31516ff8fbc7e">  530</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT (2U)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa0ef43ccb6cf2ebb1a1b73993ec96d95">  531</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT) &amp; MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a44596e1e1faa426175720de2b35351c8">  532</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * PWON_DSI (RW)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * power on all dsi lane</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a978223b2967e713e29aceaf0ff3eb13a">  539</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK (0x2U)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#affa76fc1bb76dd7af2aedf51d8d0d052">  540</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT (1U)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6112c136843e8befb67586d02b2f6731">  541</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT) &amp; MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a474192fcc286c8dfa5693890ed84d4ab">  542</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> * SU_IDDQ_EN (RW)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> * power down all modules inside su includes ivref, r-calibration and pll, high effective</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a69928d032211e981f4c65a2c1b184d8a">  549</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK (0x1U)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a26168fed927889b973812681aa7eddc0">  550</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aea35e9398445cde1eb436784777d7874">  551</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT) &amp; MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac44a42d734882965445f0933b1d9cdb7">  552</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK) &gt;&gt; MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* Bitfield definition for register: PLL_CTRL_PARA0 */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> * PLL_LOCK (RO)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> * pll lock indication</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9448752008cc84e32570fba873f93523">  560</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a88d1e7f312ba9ad3cf5cb253e136484f">  561</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_SHIFT (27U)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7baf62e70a047fd2b4deb921bf12b88d">  562</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_MASK) &gt;&gt; MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_SHIFT)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> * RATE (RW)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> * data reate control signal</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5c8cb8c5e13daeac4645e3aff5d2dcab">  569</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK (0x7000000UL)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9185d60b4169b27190cb3ca818db9aa6">  570</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT (24U)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1a46ad522c397dd992ff943c210fa6b1">  571</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abd8066311856f12e16eb5c807ba9620a">  572</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK) &gt;&gt; MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160; </div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * REFCLK_DIV (RW)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> * input reference clock divider ratio control</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afd17a9013add629cacd07fea7903caa3">  579</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK (0xF80000UL)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3902d4e20e00c9975858419f5ccf246b">  580</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT (19U)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4ba9573477bd6996d5c20cb4db526cd6">  581</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad6eb832cef4377c4a37de5a289effed6">  582</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK) &gt;&gt; MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * PLL_DIV (RW)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * pll loop divider ratio control</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9e3f43a0417e9851b34ffd1078ec620f">  589</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK (0x7FFF0UL)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aaf443050732bd0fd442c0d9a911d49fe">  590</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT (4U)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4fce3b0f6ba53bd36db1f4b527d9eece">  591</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2db8d83121e38d1367198f76a60a4da5">  592</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK) &gt;&gt; MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * DSI_PIXELCLK_DIV (RW)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * pixell clock divided from pll output</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#adca61e59bf24cc01ae7080dcba5f3bcb">  599</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK (0xFU)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5c95c89ff9d2cb40894f1d792a02c238">  600</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT (0U)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9572c464a73baea3d91d786099afb92e">  601</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3d15ad17d97c9179f15fa1d30106c82e">  602</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK) &gt;&gt; MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/* Bitfield definition for register: RCAL_CTRL */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> * RCAL_EN (RW)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * enable hs-tx output impedance trimming</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac23e6734625ec882e90fe67278d1fce7">  610</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK (0x2000U)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abd397ac942e6a7297bde7812614e2393">  611</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT (13U)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad23378e9f2927b2f1149f87fe08ccccd">  612</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT) &amp; MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a53a0d7ed3c795af0c54608e89f4d7614">  613</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK) &gt;&gt; MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * RCAL_TRIM (RW)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * default value of hs-tx output resistance configure</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a41dc3cd32311ca16fe42eddf374c401e">  620</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK (0x1E00U)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aca71186d998db23ab8ad8985c02e8242">  621</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT (9U)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a91970cca325bb83c58ea3b8389f23a6c">  622</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT) &amp; MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8161419af3c93a3937adcfab4e4a5e44">  623</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK) &gt;&gt; MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> * RCAL_CTRL (RW)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> * resistor calibration control, reserved for test</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a07be4363e7c983694f5225830ecc2af7">  630</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK (0x1FEU)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a49d1a7dbcfb2063f7ba08562fc31ce26">  631</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT (1U)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab1327bf9ee51e4ff024b8822edb8b8ea">  632</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT) &amp; MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5b504927206c3674c153ef0bd4141fc9">  633</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK) &gt;&gt; MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> * RCAL_DONE (RO)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> * hs-tx output impedance trimming done indicator signal</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a24d8d5c68372407b23b212433f406a6a">  640</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_MASK (0x1U)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a54b2399d68f62294e5c298cf561b49f3">  641</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_SHIFT (0U)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afa7d970a15b7c2f121d9b88b2a75f0fc">  642</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_MASK) &gt;&gt; MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_SHIFT)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160; </div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/* Bitfield definition for register: TRIM_PARA */</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> * HSTX_AMP_TRIM (RW)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> * hs-tx output vod trimming for lane-0~4</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9909fab55e32587292c29147e91a4156">  650</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK (0x3800U)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab60cece7e7041c6ec6e82dcee6486aa5">  651</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT (11U)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aaa5f584335c327a2d4e4fa4ba45b51bc">  652</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT) &amp; MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1bd24f15268466b327f79a942a5949a0">  653</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK) &gt;&gt; MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> * LPTX_SR_TRIM (RW)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> * lp-tx output slew-rate trimming for lane0~4</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6ffadf1aceedddd70430f3f7d2ec1ece">  660</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK (0x700U)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aab0511e788cad9933a8611dd7143197d">  661</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT (8U)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab95c37263e953b5bcffa0e186a609fa1">  662</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT) &amp; MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5719b1efb6a3ae3f4d476524a9dd80f1">  663</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK) &gt;&gt; MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * LPRX_VREF_TRIM (RW)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> * lp-rx input threshold voltage trimming for lane0</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5222d83615faf605cfad037225b1e7a3">  670</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK (0xF0U)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab743b51066110e8ee24313577744f529">  671</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT (4U)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0536879304161c53a118d9ae14c6eb5d">  672</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT) &amp; MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5a56e3516b04308ea69ef390373e3c27">  673</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK) &gt;&gt; MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> * LPCD_VREF_TRIM (RW)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> * lp-cd input threshold voltage trimming for lane0</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3a0908b8e89f5228ab242d9009f38b09">  680</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK (0xFU)</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af309389ab33ab6d5b3f584838d79e6a7">  681</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT (0U)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a83dd86b29c50510e9bef3a8a548f82f4">  682</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT) &amp; MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5cd9203f74f3d6cdd43c3d6a73e0dd8e">  683</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK) &gt;&gt; MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160; </div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* Bitfield definition for register: TEST_PARA0 */</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"> * ERROR_NUM (RO)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> * the byte num of mismatch data of lane in bist mode</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af57de5ba4cd399463cedc4ee1cf5d376">  691</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_MASK (0x7E0000UL)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a354f40cda40d3df2260ace9cef46146b">  692</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_SHIFT (17U)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aff39e10780789734f95afadb8a973803">  693</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_SHIFT)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> * BIST_N_DONE (RO)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> * indicate prbs7 bist test is done</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7f769a6ccf16e2db4db2deaf35e6f86f">  700</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_MASK (0x1F000UL)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a32cf118ae4871cc28d9d7efee3a84461">  701</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_SHIFT (12U)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4d57d19b3dc17b422e628aeee459e69e">  702</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_SHIFT)</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160; </div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> * BIST_N_OK (RO)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> * indicate prbs7 bist test is ok</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#acfe6893dc9bf9ba0eef9e012fff419d2">  709</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_MASK (0xF80U)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a05dd4c0c95ee9cf856ddf8762333f16a">  710</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_SHIFT (7U)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#acbbaa4165c8a0912af5ce1a02854d451">  711</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_SHIFT)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> * ATEST_EN (RW)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> * analog test signal enable</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ae93672d3ac2276acae9c2cb8f786f06a">  718</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK (0x40U)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1464c1a2fcadb9c212d86707724e8d04">  719</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT (6U)</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#abf8482dd00668c71134d30044f538771">  720</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a482ef6a03dcef94a40f46c20a7502778">  721</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> * ATEST_SEL (RW)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"> * analog test signal select</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aff1d8983a71e0cf22a9852a2de6977a0">  728</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK (0x30U)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9e8b5d67f9f308c7f703421e031cf507">  729</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT (4U)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa5b11678d29af588d4fb62158ebfe104">  730</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac7b7ebc2d1766c319ba184d1524cc9d8">  731</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"> * FSET_EN (RW)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> * enable fast transmission between lp-tx and hs-tx</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a128beb6adb86fd3826f9a0ada1a62b98">  738</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK (0x8U)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1cd6782d396486843f53eb6c02ca0ef5">  739</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT (3U)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8aa7f0b1ec3f3c7f797f4ac0b5538835">  740</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac90eb28c077b321c4dbde497c7596592">  741</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FSET_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT)</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> * FT_SEL (RW)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> * pt/ft test mode select</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#add68e1a5896adb5ebec9edae1974f06d">  748</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK (0x7U)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2e88e571a95c4a0fbf0a9604b6ef84a5">  749</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aff55b04d64eb626cc622abc235a5310c">  750</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a26496b4becdb0aac9c63f3ad3ab30d89">  751</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA0_FT_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/* Bitfield definition for register: TEST_PARA1 */</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> * CHECK_NUM (RW)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"> * the byte num of prbs bist check num</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aca81cc624fa6de8248129c5234ab4ca8">  759</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK (0xFFFFFC00UL)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a91297f37b6b37a78821f25ebeefa7329">  760</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT (10U)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a298a397a0ff4a02e316a56c9f25a29d5">  761</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afe6e3a2d165374a0d00134a5bb8ae04f">  762</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> * ERR_THRESHOLD (RW)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> * the threshold of prbs bit error</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6cb834978766605525caacf53abe451e">  769</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK (0x3C0U)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5e733deae8fe0b2cbe52e4fa73a2195f">  770</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT (6U)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a664dc8a7309d322d6723f2865b7b5986">  771</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a305bf74ce94e682c4f2bdb71bff9af09">  772</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> * BIST_BIT_ERROR (RW)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"> * enable insert error in bist test pattern</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab181b768c961f585a7cd5ad84b0d6c34">  779</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK (0x20U)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa1323a41ee6fe634e62299bc0235451b">  780</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT (5U)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5e9dd822da40e6863440d722c4026115">  781</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a628e1e276a18afbe426a3dc7bd867daf">  782</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> * BIST_EN (RW)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"> * bist enable</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a46178d00bcde23ea6cd1782d9551e0e7">  789</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK (0x18U)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a055ebb3ab49b139a8d6613a5535057d0">  790</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT (3U)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a638f3884b25a847f99b6b91ed85cdb3d">  791</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad1986e467fa62f0bd85a95866bc93172">  792</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> * BIST_SEL (RW)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> * bist mode select</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#acea8b5b5c5a5507c6e5cb8f430e0b103">  799</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK (0x4U)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af49cd17ab4db2eff0c9c95e5d4afb634">  800</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT (2U)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0333d5f9f739839b398902fd79ef5376">  801</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ae07f829190a49c4a640262d944026347">  802</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> * PRBS_SEL (RW)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> * prbs generator and checker pattern select signal</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1a5f793b5aa4728cb5c654f33a93530d">  809</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK (0x3U)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6b1edaf8fb6861af028abc5611cf4843">  810</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aedc2790312ecc774343d7dadc5e7951a">  811</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT) &amp; MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac27bc9cd86193943f339518e783600ad">  812</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160; </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/* Bitfield definition for register: MISC_PARA */</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> * DLL_SEL (RW)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> * the phase select of clk_rxesc</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0e110802b165621cdbcf8cecf0262924">  820</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK (0x780U)</span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a82e2c1b5eb3ec92f0e65f5f823ecc11f">  821</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT (7U)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a6ac9faec9ae534d85565a10934a868d2">  822</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT) &amp; MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af29c922812f6517f2a4bc51c2404f0d3">  823</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_DLL_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT)</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160; </div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"> * LANE_NUM (RW)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"> * the number of active data lanes</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3c25fdd7a20befa7fd41c4c4da6d301a">  830</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK (0x60U)</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad0d66cf488f0244495b651dd721f713e">  831</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT (5U)</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7f996058b16a648679049c30c7a4146e">  832</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT) &amp; MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af638b5829e8dd1e6f6ac75b3413dfaf6">  833</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_LANE_NUM_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK) &gt;&gt; MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160; </div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"> * PHYERR_MASK (RW)</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> * mask the phy error</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af7044f38cbcf73617631678ca8ac41cd">  840</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK (0x1FU)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad0d9ef38554d71a9fe640aec6413497e">  841</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT (0U)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4f824489bd8e08a47caa5e2f75a69fb3">  842</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT) &amp; MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK)</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a69d7a68f3b8a815972e12c45512693f1">  843</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK) &gt;&gt; MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160; </div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/* Bitfield definition for register: CLANE_PARA4 */</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> * T_WAKEUP_C (RW)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"> * the number of byteclk cycles from exiting ultra low power state to enabling the low-power driver</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac8865170e42c49720a11b596b76ffb5f">  851</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1812b5c86dbc017d65522ffb1ab7591d">  852</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT (0U)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a46a713b2df6e6fdf273c8376fb786397">  853</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT) &amp; MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab4fb3749584a48fedd48b56427687eae">  854</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* Bitfield definition for register: INTERFACE_PARA */</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * TXREADYESC_EXTEND_VLD (RW)</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> * the extend length of txreadyesc</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7b6b74ff152a6bd06642e05452f8e105">  862</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac7054e4ab4de88f47a397c77134000ef">  863</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT (8U)</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac23282de28c6a145e50a5e02b09d1335">  864</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT) &amp; MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ad7778c7867fad835548b09ee5c55ab97">  865</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK) &gt;&gt; MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"> * RXVALIDESC_EXTEND_VLD (RW)</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> * the extend length of rxvalidesc</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#acd6661138832d3bc17273c49e3ce2b97">  872</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK (0xFFU)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4c919fa9699d40804e709704d0ed1ef0">  873</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT (0U)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aff7101246290522f596b5c83ceb6de06">  874</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT) &amp; MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a1bcc090470d0612ff9d1f1972f23f17a">  875</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK) &gt;&gt; MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/* Bitfield definition for register: PCS_RESERVED_PIN_PARA */</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> * CLK_TXHS_SEL_INNER (RW)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"> * select the clock source of clk_txhs in pcs</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aba0360ac023ac3bc8c42ea889893b970">  883</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK (0x10U)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab0ce6badc589dc202fc0e633beff9e57">  884</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT (4U)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a127c924fd2e85dcab92cd32258ec45b2">  885</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ac3e10fd54f8f22a78e933bc2bd115102">  886</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK) &gt;&gt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT)</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> * INV_CLK_TXHS (RW)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> * clk_txhs inverter signal</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ace53c103173ea4625aa2ca5585efc796">  893</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK (0x8U)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a93a52a736bd70f63254ee159ed2c6a57">  894</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT (3U)</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0c7eed7ca84a45e8151288cb51e9671a">  895</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK)</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab1cc8263cca628de37a731e8ae70f220">  896</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK) &gt;&gt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160; </div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> * INV_CLK_TXESC (RW)</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> * clk_txesc inverter signal</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afad2d7686683e6bdf55434b93142a7b1">  903</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK (0x4U)</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a928047635120a0db463d61502d1858d2">  904</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT (2U)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a4a87971c818caf83d9647cfdaabd184f">  905</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2ad9fdfb4548f664f330afab297026c4">  906</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK) &gt;&gt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160; </div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> * INV_PCLK (RW)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"> * pclk inverter signal</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9715311da67a1bc23c8a9c6880463fef">  913</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK (0x2U)</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0a92723094b538d21ce45ab94e462cf3">  914</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT (1U)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0768b2ea8946fb0433f64bf88feeea47">  915</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a156c45769213c1dc1cc1e3994e04eb98">  916</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK) &gt;&gt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> * INV_DSI_RCLK (RW)</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> * pma clock dsi_rclk_i inverter signal</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8e39a8d7a8b7f409b030cfc400d89c59">  923</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK (0x1U)</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a96431080ab0a5ad4bc9aabcadaa6f51f">  924</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT (0U)</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a364eeebe516dd92f7e7dcae8d039ce0d">  925</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK)</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a2d31cfb282cc75ba6ed6de01d31647e0">  926</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK) &gt;&gt; MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160; </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/* Bitfield definition for register: CLANE_DATA_PARA */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> * CLANE_DATA_SEL (RW)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"> * select the data about clock lane</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a0fab29ea1c6817324905e396d9a93c8f">  934</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK (0x100U)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab8fe6c45b7bc4ebaef06083b45b539c8">  935</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8ba09080867389eb6c4fe40af2fe0d69">  936</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT) &amp; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a75f764fd4b8af72d08f64b49cd131676">  937</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"> * CLANE_DATA (RW)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"> * the parallel data about clock lane</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab21ff00f2cd861935d7cc0b8a45f19ce">  944</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK (0xFFU)</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aab88e01b7998f90135b792c733ee8f95">  945</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT (0U)</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a5283c97542687ad739858f9a8f997808">  946</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT) &amp; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK)</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#afe91f45600c7bf95f2c848372464acb9">  947</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK) &gt;&gt; MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/* Bitfield definition for register: PMA_LANE_SEL_PARA */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> * PMA_DLANE4_SEL (RW)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> * select the channel 4 as the data lane</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a3595d402ee63a66113480035997df764">  955</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK (0x8U)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a76ee0a55e985d529b6f05a587fc2fe43">  956</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT (3U)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9c07a535e30b1dd7c79d4cbed7310a6f">  957</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK)</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ab4c4560f2997d3962882763078aec4d2">  958</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT)</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160; </div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"> * PMA_DLANE3_SEL (RW)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> * select the channel 3 as the data lane</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#af316dc59be83af98797c75d4757e0b51">  965</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK (0x4U)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#aa705f9b093fca668a9984a5c2eb00aed">  966</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT (2U)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a7944292c69be4f6f110e3b50c5191236">  967</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ace78490d3fa4ef645521a46f843f6339">  968</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160; </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"> * PMA_DLANE2_SEL (RW)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"> * select the channel 2 as the data lane</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8d4c4c7d265289a71014b66a2f31f98d">  975</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK (0x2U)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a621d2aa9a08b5b75017e123bc5dfffdb">  976</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT (1U)</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a105284c186317c1497ab4c7bffd99da1">  977</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a9786e17d2d0849d295c6c49fe7c9e920">  978</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT)</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"> * PMA_DLANE1_SEL (RW)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"> * select the channel 1 as the data lane</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a8ccc4008637c5543de67cc5161288d34">  985</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK (0x1U)</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a84c48c945f37f811e626295acf7c5e92">  986</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#ae43e4dad84e9b8d0ebc17773eec9d64b">  987</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__phy__regs_8h.html#a32faffedb2766d4fd3596619e50a1ad9">  988</a></span>&#160;<span class="preprocessor">#define MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK) &gt;&gt; MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT)</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160; </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160; </div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160; </div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160; </div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_MIPI_DSI_PHY_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructMIPI__DSI__PHY__Type_html"><div class="ttname"><a href="structMIPI__DSI__PHY__Type.html">MIPI_DSI_PHY_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_mipi_dsi_phy_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__mipi__dsi__phy__regs_8h.html">hpm_mipi_dsi_phy_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:10:33 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
