
// Generated by Cadence Genus(TM) Synthesis Solution 21.10-p002_1
// Generated on: Jul  2 2024 15:11:23 IST (Jul  2 2024 09:41:23 UTC)

// Verification Directory fv/sdrc_top 

module sdrc_top(cfg_sdr_width, cfg_colbits, wb_rst_i, wb_clk_i,
     wb_stb_i, wb_ack_o, wb_addr_i, wb_we_i, wb_dat_i, wb_sel_i,
     wb_dat_o, wb_cyc_i, wb_cti_i, sdram_clk, sdram_resetn, sdr_cs_n,
     sdr_cke, sdr_ras_n, sdr_cas_n, sdr_we_n, sdr_dqm, sdr_ba,
     sdr_addr, sdr_dq, sdr_init_done, cfg_req_depth, cfg_sdr_en,
     cfg_sdr_mode_reg, cfg_sdr_tras_d, cfg_sdr_trp_d, cfg_sdr_trcd_d,
     cfg_sdr_cas, cfg_sdr_trcar_d, cfg_sdr_twr_d, cfg_sdr_rfsh,
     cfg_sdr_rfmax);
  input [1:0] cfg_sdr_width, cfg_colbits, cfg_req_depth;
  input wb_rst_i, wb_clk_i, wb_stb_i, wb_we_i, wb_cyc_i, sdram_clk,
       sdram_resetn, cfg_sdr_en;
  input [25:0] wb_addr_i;
  input [31:0] wb_dat_i;
  input [3:0] wb_sel_i, cfg_sdr_tras_d, cfg_sdr_trp_d, cfg_sdr_trcd_d,
       cfg_sdr_trcar_d, cfg_sdr_twr_d;
  input [2:0] wb_cti_i, cfg_sdr_cas, cfg_sdr_rfmax;
  input [12:0] cfg_sdr_mode_reg;
  input [11:0] cfg_sdr_rfsh;
  output wb_ack_o, sdr_cs_n, sdr_cke, sdr_ras_n, sdr_cas_n, sdr_we_n,
       sdr_init_done;
  output [31:0] wb_dat_o;
  output [1:0] sdr_dqm, sdr_ba;
  output [12:0] sdr_addr;
  inout [15:0] sdr_dq;
  wire [1:0] cfg_sdr_width, cfg_colbits, cfg_req_depth;
  wire wb_rst_i, wb_clk_i, wb_stb_i, wb_we_i, wb_cyc_i, sdram_clk,
       sdram_resetn, cfg_sdr_en;
  wire [25:0] wb_addr_i;
  wire [31:0] wb_dat_i;
  wire [3:0] wb_sel_i, cfg_sdr_tras_d, cfg_sdr_trp_d, cfg_sdr_trcd_d,
       cfg_sdr_trcar_d, cfg_sdr_twr_d;
  wire [2:0] wb_cti_i, cfg_sdr_cas, cfg_sdr_rfmax;
  wire [12:0] cfg_sdr_mode_reg;
  wire [11:0] cfg_sdr_rfsh;
  wire wb_ack_o, sdr_cs_n, sdr_cke, sdr_ras_n, sdr_cas_n, sdr_we_n,
       sdr_init_done;
  wire [31:0] wb_dat_o;
  wire [1:0] sdr_dqm, sdr_ba;
  wire [12:0] sdr_addr;
  wire [15:0] sdr_dq;
  wire [2:0] u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st;
  wire [2:0] u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st;
  wire [2:0] u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st;
  wire [2:0] u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st;
  wire [1:0] u_sdrc_core_u_bs_convert_wr_xfr_count;
  wire [6:0] u_sdrc_core_u_xfr_ctl_l_rd_last;
  wire [7:0] u_sdrc_core_u_bank_ctl_rank_ba;
  wire [6:0] u_sdrc_core_u_xfr_ctl_l_len;
  wire [3:0] u_sdrc_core_u_xfr_ctl_l_id;
  wire [1:0] u_sdrc_core_r2b_ba;
  wire [1:0] u_sdrc_core_b2x_ba;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr;
  wire [12:0] u_sdrc_core_u_xfr_ctl_xfr_caddr;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank0_fsm_l_id;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank3_fsm_l_id;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank1_fsm_timer0;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank3_fsm_timer0;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr;
  wire [6:0] u_sdrc_core_u_bank_ctl_bank3_fsm_l_len;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr;
  wire [2:0] u_sdrc_core_u_bank_ctl_rank_cnt;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank2_fsm_timer0;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank0_fsm_timer0;
  wire [1:0] u_sdrc_core_u_xfr_ctl_l_ba;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank2_fsm_l_id;
  wire [3:0] u_sdrc_core_u_bank_ctl_bank1_fsm_l_id;
  wire [6:0] u_sdrc_core_u_bank_ctl_bank2_fsm_l_len;
  wire [6:0] u_sdrc_core_u_bank_ctl_bank1_fsm_l_len;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r;
  wire [15:0] sdr_dout;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r;
  wire [6:0] u_sdrc_core_u_bank_ctl_bank0_fsm_l_len;
  wire [1:0] u_sdrc_core_u_xfr_ctl_xfr_st;
  wire [6:0] u_sdrc_core_u_xfr_ctl_l_rd_start;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_grey_rd_ptr;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_rd_ptr;
  wire [1:0] u_sdrc_core_u_bank_ctl_i2x_cmd1;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_rd_ptr_inc;
  wire [1:0] u_sdrc_core_u_bank_ctl_i2x_cmd3;
  wire [1:0] u_sdrc_core_u_bank_ctl_i2x_cmd0;
  wire [1:0] u_sdrc_core_u_bank_ctl_i2x_cmd2;
  wire [1:0] sdr_den_n;
  wire [6:0] u_sdrc_core_u_xfr_ctl_l_rd_next;
  wire [12:0] u_sdrc_core_u_req_gen_max_r2b_len_r;
  wire [35:0] \u_wb2sdrc_u_cmdfifo_mem[0] ;
  wire [2:0] u_wb2sdrc_u_cmdfifo_grey_wr_ptr;
  wire [2:0] u_wb2sdrc_u_cmdfifo_wr_ptr;
  wire [12:0] u_sdrc_core_r2b_raddr;
  wire [35:0] \u_wb2sdrc_u_cmdfifo_mem[3] ;
  wire [35:0] \u_wb2sdrc_u_cmdfifo_mem[2] ;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[2] ;
  wire [35:0] \u_wb2sdrc_u_cmdfifo_mem[1] ;
  wire [23:0] u_sdrc_core_u_bs_convert_saved_rd_data;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[4] ;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[0] ;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[1] ;
  wire [2:0] u_wb2sdrc_u_cmdfifo_wr_cnt;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[6] ;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[3] ;
  wire [32:0] \u_wb2sdrc_u_rddatafifo_mem[3] ;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[5] ;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_wr_ptr;
  wire [35:0] \u_wb2sdrc_u_wrdatafifo_mem[7] ;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_grey_wr_ptr;
  wire [32:0] \u_wb2sdrc_u_rddatafifo_mem[1] ;
  wire [32:0] \u_wb2sdrc_u_rddatafifo_mem[2] ;
  wire [2:0] u_wb2sdrc_u_cmdfifo_wr_ptr_inc;
  wire [32:0] \u_wb2sdrc_u_rddatafifo_mem[0] ;
  wire [2:0] u_wb2sdrc_u_rddatafifo_rd_ptr;
  wire [2:0] u_wb2sdrc_u_rddatafifo_grey_wr_ptr;
  wire [2:0] u_wb2sdrc_u_rddatafifo_wr_ptr;
  wire [2:0] u_wb2sdrc_u_rddatafifo_grey_rd_ptr;
  wire [1:0] u_sdrc_core_u_bs_convert_rd_xfr_count;
  wire [2:0] u_sdrc_core_u_xfr_ctl_mgmt_st;
  wire [2:0] u_wb2sdrc_u_rddatafifo_wr_cnt;
  wire [15:0] u_sdrc_core_pad_sdr_din2;
  wire [3:0] u_sdrc_core_u_xfr_ctl_cntr1;
  wire [12:0] u_sdrc_core_r2b_caddr;
  wire [2:0] u_wb2sdrc_u_rddatafifo_wr_ptr_inc;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_wr_ptr_inc;
  wire [2:0] u_wb2sdrc_u_rddatafifo_rd_ptr_inc;
  wire [25:0] u_sdrc_core_u_req_gen_curr_sdr_addr;
  wire [1:0] u_sdrc_core_u_req_gen_req_st;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr;
  wire [6:0] u_sdrc_core_u_req_gen_lcl_req_len;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr;
  wire [6:0] u_sdrc_core_r2b_len;
  wire [3:0] u_sdrc_core_r2b_req_id;
  wire [25:0] app_req_addr;
  wire [2:0] u_wb2sdrc_u_cmdfifo_rd_cnt;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr;
  wire [12:0] u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr;
  wire [2:0] u_wb2sdrc_u_cmdfifo_rd_ptr;
  wire [2:0] u_wb2sdrc_u_cmdfifo_grey_rd_ptr;
  wire [3:0] u_sdrc_core_u_bank_ctl_rank_ba_last;
  wire [2:0] u_sdrc_core_u_xfr_ctl_rfsh_row_cnt;
  wire [11:0] u_sdrc_core_u_xfr_ctl_rfsh_timer;
  wire [3:0] u_sdrc_core_u_xfr_ctl_tmr0;
  wire [2:0] u_wb2sdrc_u_cmdfifo_rd_ptr_inc;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_wr_cnt;
  wire [2:0] u_wb2sdrc_u_rddatafifo_rd_cnt;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_rd_cnt;
  wire [35:0] u_wb2sdrc_u_wrdatafifo_rd_data_q;
  wire [32:0] u_wb2sdrc_u_rddatafifo_rd_data_q;
  wire [8:0] app_req_len;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_pre_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_pre_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_pre_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_pre_ok_r;
  wire [3:0] u_sdrc_core_u_bank_ctl_tras_ok;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_act_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_act_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_act_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_act_ok_r;
  wire [15:0] u_sdrc_core_pad_sdr_din1;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1;
  wire [2:0] u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1;
  wire [2:0] u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1;
  wire [2:0] u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1;
  wire [2:0] u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0;
  wire [2:0] u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0;
  wire [2:0] u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank3_fsm_tras_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank0_fsm_tras_ok_r;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank1_fsm_tras_ok_r;
  wire [2:0] u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0;
  wire [2:0] u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0;
  wire [3:0] u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0;
  wire [1:0] u_sdrc_core_u_bank_ctl_bank2_fsm_tras_ok_r;
  wire app_req_wr_n,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_0,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_1,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_2,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_3,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_4,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_5,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_6;
  wire csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_7,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_9,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_11,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_13,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_14,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_17,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_19,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_23;
  wire csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_24,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_25,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_26,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_27,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_28,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_29,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_30,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_31;
  wire csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_32,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_34,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_35,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_36,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_37,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_38,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_39,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_40;
  wire csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_41,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_42,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_43,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_44,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_45,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_46,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_47,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_49;
  wire csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_50,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_51,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_52,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_54,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_55,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_56,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_57,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_58;
  wire csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_59,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_60,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_61,
       csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_62,
       dec_SUB_UNS_OP1_n_1, dec_SUB_UNS_OP1_n_3, dec_SUB_UNS_OP1_n_5,
       dec_SUB_UNS_OP2_n_1;
  wire dec_SUB_UNS_OP2_n_3, dec_SUB_UNS_OP2_n_5, dec_SUB_UNS_OP3_n_1,
       dec_SUB_UNS_OP3_n_3, dec_SUB_UNS_OP3_n_5, dec_SUB_UNS_OP_n_1,
       dec_SUB_UNS_OP_n_3, dec_SUB_UNS_OP_n_5;
  wire dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_0,
       dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_2,
       dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_0,
       dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_2,
       dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_0,
       dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_2,
       dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_0,
       dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_2;
  wire dec_u_sdrc_core_u_bank_ctl_sub_341_50_n_0,
       dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_0,
       dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_2,
       dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_4,
       dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_6,
       dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_8,
       dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_0,
       dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_2;
  wire dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_0,
       dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_2,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_0,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_3,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_5,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_7,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_9,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_11;
  wire final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_13,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_15,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_17,
       final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_19,
       inc_u_sdrc_core_u_bank_ctl_add_340_57_n_0,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_0,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_2,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_4;
  wire inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_5,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_6,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_8,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_11,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_12,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_13,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_16,
       inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_20;
  wire inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_0,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_2,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_4,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_5,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_6,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_8,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_11,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_12;
  wire inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_14,
       inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_17,
       inc_u_sdrc_core_u_xfr_ctl_add_622_36_n_0,
       inc_u_wb2sdrc_u_cmdfifo_add_102_36_n_0,
       inc_u_wb2sdrc_u_cmdfifo_add_162_36_n_0,
       inc_u_wb2sdrc_u_rddatafifo_add_102_36_n_0,
       inc_u_wb2sdrc_u_rddatafifo_add_162_36_n_0,
       inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_0;
  wire inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_2,
       inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_0,
       inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_2, n_0, n_1, n_2, n_3,
       n_4;
  wire n_5, n_6, n_7, n_8, n_9, n_10, n_11, n_12;
  wire n_13, n_14, n_15, n_16, n_17, n_18, n_19, n_20;
  wire n_21, n_22, n_23, n_24, n_25, n_26, n_27, n_28;
  wire n_29, n_30, n_31, n_32, n_33, n_34, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire n_61, n_62, n_63, n_64, n_65, n_66, n_67, n_68;
  wire n_69, n_70, n_71, n_72, n_73, n_74, n_75, n_76;
  wire n_77, n_78, n_79, n_80, n_81, n_82, n_83, n_84;
  wire n_85, n_86, n_87, n_88, n_89, n_90, n_91, n_92;
  wire n_93, n_94, n_95, n_96, n_97, n_98, n_99, n_100;
  wire n_101, n_102, n_103, n_104, n_105, n_106, n_107, n_108;
  wire n_109, n_110, n_111, n_112, n_113, n_114, n_115, n_116;
  wire n_117, n_118, n_119, n_120, n_121, n_122, n_123, n_124;
  wire n_125, n_126, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, n_135, n_136, n_137, n_138, n_139, n_140, n_141;
  wire n_142, n_143, n_144, n_145, n_146, n_147, n_148, n_149;
  wire n_150, n_151, n_152, n_153, n_154, n_155, n_156, n_157;
  wire n_158, n_159, n_160, n_161, n_162, n_163, n_164, n_165;
  wire n_166, n_167, n_168, n_169, n_170, n_171, n_172, n_173;
  wire n_174, n_175, n_176, n_177, n_178, n_179, n_181, n_182;
  wire n_183, n_184, n_185, n_186, n_187, n_188, n_189, n_190;
  wire n_191, n_192, n_193, n_194, n_195, n_196, n_197, n_198;
  wire n_199, n_200, n_201, n_202, n_203, n_204, n_205, n_206;
  wire n_207, n_208, n_209, n_210, n_211, n_212, n_213, n_214;
  wire n_215, n_216, n_217, n_218, n_219, n_220, n_221, n_222;
  wire n_223, n_224, n_225, n_226, n_227, n_228, n_229, n_230;
  wire n_231, n_232, n_233, n_234, n_235, n_236, n_237, n_238;
  wire n_239, n_240, n_241, n_242, n_243, n_244, n_245, n_246;
  wire n_247, n_248, n_249, n_250, n_251, n_252, n_253, n_254;
  wire n_255, n_256, n_257, n_258, n_259, n_260, n_261, n_262;
  wire n_263, n_264, n_265, n_266, n_267, n_268, n_269, n_270;
  wire n_271, n_272, n_273, n_274, n_275, n_276, n_277, n_278;
  wire n_279, n_280, n_281, n_282, n_283, n_284, n_285, n_286;
  wire n_287, n_288, n_289, n_290, n_291, n_292, n_293, n_294;
  wire n_295, n_296, n_297, n_298, n_299, n_300, n_301, n_302;
  wire n_303, n_304, n_305, n_306, n_307, n_308, n_309, n_310;
  wire n_311, n_312, n_313, n_314, n_315, n_316, n_317, n_318;
  wire n_319, n_320, n_321, n_322, n_323, n_324, n_325, n_326;
  wire n_327, n_328, n_329, n_330, n_331, n_332, n_333, n_334;
  wire n_335, n_336, n_337, n_338, n_339, n_340, n_341, n_342;
  wire n_343, n_344, n_345, n_346, n_347, n_348, n_349, n_350;
  wire n_351, n_352, n_353, n_354, n_355, n_356, n_357, n_358;
  wire n_359, n_360, n_361, n_362, n_363, n_364, n_365, n_366;
  wire n_367, n_368, n_369, n_370, n_371, n_372, n_373, n_374;
  wire n_375, n_376, n_377, n_378, n_379, n_380, n_381, n_382;
  wire n_383, n_384, n_385, n_386, n_387, n_388, n_389, n_390;
  wire n_391, n_392, n_393, n_394, n_395, n_396, n_397, n_398;
  wire n_399, n_400, n_401, n_402, n_403, n_404, n_405, n_406;
  wire n_407, n_408, n_409, n_410, n_411, n_412, n_413, n_414;
  wire n_415, n_416, n_417, n_418, n_419, n_420, n_421, n_422;
  wire n_423, n_424, n_425, n_426, n_427, n_428, n_429, n_430;
  wire n_431, n_432, n_433, n_434, n_435, n_436, n_437, n_438;
  wire n_439, n_440, n_441, n_442, n_443, n_444, n_445, n_446;
  wire n_447, n_448, n_449, n_450, n_451, n_452, n_453, n_454;
  wire n_455, n_456, n_457, n_458, n_459, n_460, n_461, n_462;
  wire n_463, n_464, n_465, n_466, n_467, n_468, n_469, n_470;
  wire n_471, n_472, n_473, n_474, n_475, n_476, n_477, n_478;
  wire n_479, n_480, n_481, n_482, n_483, n_484, n_485, n_486;
  wire n_487, n_488, n_489, n_490, n_491, n_492, n_493, n_494;
  wire n_495, n_496, n_497, n_498, n_499, n_500, n_501, n_502;
  wire n_503, n_504, n_505, n_506, n_507, n_508, n_509, n_510;
  wire n_511, n_512, n_513, n_514, n_515, n_516, n_517, n_518;
  wire n_519, n_520, n_521, n_522, n_523, n_524, n_525, n_526;
  wire n_527, n_528, n_529, n_530, n_531, n_532, n_533, n_534;
  wire n_535, n_536, n_537, n_538, n_539, n_540, n_541, n_542;
  wire n_543, n_544, n_545, n_546, n_547, n_548, n_549, n_550;
  wire n_551, n_552, n_553, n_554, n_555, n_556, n_557, n_558;
  wire n_559, n_560, n_561, n_562, n_563, n_564, n_565, n_566;
  wire n_567, n_568, n_569, n_570, n_571, n_572, n_573, n_574;
  wire n_575, n_576, n_577, n_578, n_579, n_580, n_581, n_582;
  wire n_583, n_584, n_585, n_586, n_587, n_588, n_589, n_590;
  wire n_591, n_592, n_593, n_594, n_595, n_596, n_597, n_598;
  wire n_599, n_600, n_601, n_602, n_603, n_604, n_605, n_606;
  wire n_607, n_608, n_609, n_610, n_611, n_612, n_613, n_614;
  wire n_615, n_616, n_617, n_618, n_619, n_620, n_621, n_622;
  wire n_623, n_624, n_625, n_626, n_627, n_628, n_629, n_630;
  wire n_631, n_632, n_633, n_634, n_635, n_636, n_637, n_638;
  wire n_639, n_640, n_641, n_642, n_643, n_644, n_645, n_646;
  wire n_647, n_648, n_649, n_650, n_651, n_652, n_653, n_654;
  wire n_655, n_656, n_657, n_658, n_659, n_660, n_661, n_662;
  wire n_663, n_664, n_665, n_666, n_667, n_668, n_669, n_670;
  wire n_671, n_672, n_673, n_674, n_675, n_676, n_678, n_679;
  wire n_680, n_681, n_682, n_683, n_684, n_685, n_686, n_687;
  wire n_688, n_689, n_690, n_691, n_692, n_693, n_694, n_695;
  wire n_696, n_697, n_698, n_699, n_700, n_701, n_702, n_703;
  wire n_704, n_705, n_706, n_707, n_708, n_709, n_710, n_711;
  wire n_712, n_713, n_714, n_715, n_716, n_717, n_718, n_719;
  wire n_720, n_721, n_722, n_723, n_724, n_725, n_726, n_727;
  wire n_728, n_729, n_730, n_731, n_732, n_733, n_734, n_735;
  wire n_736, n_737, n_738, n_739, n_740, n_741, n_742, n_743;
  wire n_744, n_745, n_747, n_748, n_749, n_750, n_751, n_752;
  wire n_753, n_754, n_755, n_756, n_757, n_758, n_759, n_760;
  wire n_761, n_762, n_763, n_764, n_765, n_766, n_767, n_768;
  wire n_769, n_770, n_771, n_772, n_773, n_774, n_775, n_776;
  wire n_777, n_778, n_779, n_780, n_781, n_782, n_783, n_784;
  wire n_785, n_786, n_787, n_788, n_789, n_790, n_791, n_792;
  wire n_793, n_794, n_795, n_796, n_797, n_798, n_799, n_800;
  wire n_801, n_802, n_803, n_804, n_805, n_806, n_807, n_808;
  wire n_809, n_810, n_811, n_812, n_813, n_814, n_815, n_816;
  wire n_817, n_818, n_819, n_820, n_821, n_822, n_823, n_824;
  wire n_825, n_826, n_827, n_828, n_829, n_830, n_831, n_832;
  wire n_833, n_834, n_835, n_836, n_837, n_838, n_839, n_840;
  wire n_841, n_842, n_843, n_844, n_845, n_846, n_847, n_848;
  wire n_849, n_850, n_851, n_852, n_853, n_854, n_855, n_856;
  wire n_857, n_858, n_859, n_860, n_861, n_862, n_863, n_864;
  wire n_865, n_866, n_867, n_868, n_869, n_870, n_871, n_872;
  wire n_873, n_874, n_875, n_876, n_877, n_878, n_879, n_880;
  wire n_883, n_884, n_886, n_887, n_888, n_889, n_890, n_891;
  wire n_892, n_893, n_894, n_895, n_896, n_897, n_898, n_899;
  wire n_900, n_901, n_902, n_903, n_905, n_906, n_907, n_908;
  wire n_911, n_912, n_913, n_914, n_915, n_916, n_918, n_919;
  wire n_920, n_921, n_922, n_923, n_924, n_925, n_927, n_928;
  wire n_930, n_932, n_934, n_935, n_936, n_937, n_938, n_939;
  wire n_940, n_941, n_942, n_943, n_944, n_946, n_947, n_948;
  wire n_949, n_950, n_951, n_952, n_953, n_954, n_955, n_956;
  wire n_957, n_958, n_959, n_960, n_961, n_962, n_963, n_964;
  wire n_965, n_966, n_967, n_968, n_969, n_970, n_971, n_972;
  wire n_973, n_974, n_975, n_976, n_977, n_978, n_979, n_980;
  wire n_981, n_982, n_983, n_984, n_985, n_986, n_987, n_988;
  wire n_989, n_990, n_991, n_992, n_993, n_994, n_995, n_996;
  wire n_997, n_998, n_999, n_1000, n_1001, n_1002, n_1003, n_1004;
  wire n_1005, n_1006, n_1007, n_1008, n_1009, n_1010, n_1011, n_1012;
  wire n_1013, n_1014, n_1015, n_1016, n_1017, n_1019, n_1020, n_1021;
  wire n_1022, n_1023, n_1024, n_1025, n_1026, n_1027, n_1028, n_1029;
  wire n_1030, n_1031, n_1032, n_1033, n_1034, n_1035, n_1036, n_1037;
  wire n_1038, n_1039, n_1040, n_1041, n_1042, n_1043, n_1044, n_1045;
  wire n_1046, n_1047, n_1048, n_1049, n_1050, n_1051, n_1052, n_1053;
  wire n_1054, n_1055, n_1056, n_1057, n_1058, n_1059, n_1060, n_1061;
  wire n_1062, n_1063, n_1064, n_1065, n_1066, n_1067, n_1068, n_1069;
  wire n_1070, n_1071, n_1072, n_1073, n_1074, n_1075, n_1076, n_1077;
  wire n_1078, n_1079, n_1080, n_1081, n_1082, n_1083, n_1084, n_1085;
  wire n_1086, n_1087, n_1088, n_1089, n_1090, n_1091, n_1092, n_1093;
  wire n_1094, n_1095, n_1096, n_1097, n_1098, n_1099, n_1100, n_1101;
  wire n_1102, n_1103, n_1104, n_1105, n_1106, n_1107, n_1108, n_1109;
  wire n_1110, n_1111, n_1112, n_1113, n_1114, n_1115, n_1116, n_1117;
  wire n_1118, n_1119, n_1120, n_1121, n_1122, n_1123, n_1124, n_1125;
  wire n_1126, n_1127, n_1128, n_1129, n_1130, n_1131, n_1132, n_1133;
  wire n_1134, n_1135, n_1136, n_1137, n_1138, n_1139, n_1140, n_1141;
  wire n_1142, n_1143, n_1144, n_1145, n_1146, n_1147, n_1148, n_1149;
  wire n_1150, n_1151, n_1152, n_1153, n_1154, n_1155, n_1156, n_1157;
  wire n_1158, n_1159, n_1160, n_1161, n_1162, n_1163, n_1164, n_1165;
  wire n_1166, n_1167, n_1168, n_1169, n_1170, n_1171, n_1172, n_1173;
  wire n_1174, n_1175, n_1176, n_1177, n_1178, n_1179, n_1180, n_1181;
  wire n_1182, n_1183, n_1184, n_1185, n_1186, n_1187, n_1188, n_1189;
  wire n_1190, n_1191, n_1192, n_1193, n_1194, n_1195, n_1196, n_1197;
  wire n_1198, n_1199, n_1200, n_1201, n_1202, n_1203, n_1204, n_1205;
  wire n_1206, n_1207, n_1208, n_1209, n_1210, n_1211, n_1212, n_1213;
  wire n_1215, n_1216, n_1217, n_1218, n_1219, n_1220, n_1221, n_1222;
  wire n_1223, n_1224, n_1225, n_1226, n_1227, n_1228, n_1229, n_1230;
  wire n_1231, n_1232, n_1233, n_1234, n_1235, n_1236, n_1237, n_1238;
  wire n_1239, n_1240, n_1241, n_1242, n_1243, n_1244, n_1245, n_1246;
  wire n_1247, n_1248, n_1249, n_1250, n_1251, n_1252, n_1253, n_1254;
  wire n_1255, n_1256, n_1257, n_1258, n_1259, n_1260, n_1261, n_1262;
  wire n_1263, n_1264, n_1265, n_1266, n_1267, n_1268, n_1269, n_1270;
  wire n_1271, n_1272, n_1273, n_1275, n_1276, n_1277, n_1278, n_1279;
  wire n_1280, n_1281, n_1282, n_1283, n_1284, n_1285, n_1286, n_1287;
  wire n_1289, n_1290, n_1291, n_1292, n_1293, n_1294, n_1295, n_1296;
  wire n_1297, n_1298, n_1299, n_1300, n_1301, n_1302, n_1303, n_1304;
  wire n_1305, n_1306, n_1307, n_1308, n_1309, n_1310, n_1311, n_1312;
  wire n_1313, n_1314, n_1315, n_1316, n_1317, n_1318, n_1319, n_1320;
  wire n_1321, n_1322, n_1323, n_1324, n_1325, n_1326, n_1327, n_1328;
  wire n_1329, n_1330, n_1331, n_1332, n_1333, n_1334, n_1335, n_1336;
  wire n_1337, n_1338, n_1339, n_1340, n_1341, n_1342, n_1343, n_1344;
  wire n_1345, n_1346, n_1347, n_1348, n_1350, n_1351, n_1352, n_1353;
  wire n_1354, n_1355, n_1356, n_1357, n_1358, n_1359, n_1360, n_1361;
  wire n_1362, n_1363, n_1364, n_1365, n_1366, n_1367, n_1368, n_1369;
  wire n_1370, n_1371, n_1372, n_1373, n_1374, n_1375, n_1376, n_1377;
  wire n_1378, n_1379, n_1380, n_1382, n_1383, n_1384, n_1385, n_1386;
  wire n_1387, n_1388, n_1389, n_1390, n_1391, n_1392, n_1393, n_1394;
  wire n_1396, n_1397, n_1398, n_1399, n_1400, n_1401, n_1402, n_1403;
  wire n_1404, n_1405, n_1406, n_1407, n_1408, n_1409, n_1410, n_1411;
  wire n_1412, n_1413, n_1414, n_1415, n_1416, n_1417, n_1418, n_1419;
  wire n_1420, n_1421, n_1422, n_1423, n_1424, n_1425, n_1426, n_1427;
  wire n_1428, n_1429, n_1430, n_1431, n_1432, n_1433, n_1434, n_1435;
  wire n_1436, n_1438, n_1439, n_1440, n_1441, n_1442, n_1443, n_1444;
  wire n_1445, n_1446, n_1447, n_1448, n_1449, n_1450, n_1451, n_1452;
  wire n_1453, n_1455, n_1456, n_1457, n_1458, n_1460, n_1461, n_1462;
  wire n_1463, n_1464, n_1465, n_1466, n_1467, n_1468, n_1469, n_1470;
  wire n_1471, n_1472, n_1473, n_1475, n_1476, n_1477, n_1478, n_1479;
  wire n_1480, n_1481, n_1482, n_1483, n_1484, n_1485, n_1486, n_1487;
  wire n_1488, n_1489, n_1490, n_1491, n_1492, n_1493, n_1494, n_1495;
  wire n_1496, n_1497, n_1498, n_1499, n_1500, n_1501, n_1502, n_1503;
  wire n_1504, n_1505, n_1506, n_1507, n_1508, n_1509, n_1510, n_1511;
  wire n_1512, n_1513, n_1514, n_1515, n_1516, n_1517, n_1518, n_1519;
  wire n_1520, n_1521, n_1522, n_1523, n_1524, n_1525, n_1526, n_1527;
  wire n_1528, n_1529, n_1530, n_1531, n_1532, n_1533, n_1534, n_1535;
  wire n_1536, n_1537, n_1538, n_1539, n_1540, n_1541, n_1543, n_1544;
  wire n_1545, n_1546, n_1547, n_1548, n_1549, n_1550, n_1551, n_1552;
  wire n_1553, n_1554, n_1556, n_1559, n_1560, n_1561, n_1562, n_1563;
  wire n_1564, n_1565, n_1566, n_1567, n_1568, n_1569, n_1570, n_1571;
  wire n_1573, n_1574, n_1575, n_1576, n_1577, n_1578, n_1579, n_1580;
  wire n_1581, n_1582, n_1583, n_1584, n_1585, n_1587, n_1588, n_1589;
  wire n_1590, n_1591, n_1592, n_1593, n_1594, n_1595, n_1596, n_1597;
  wire n_1598, n_1599, n_1600, n_1601, n_1602, n_1603, n_1604, n_1605;
  wire n_1606, n_1607, n_1608, n_1609, n_1610, n_1612, n_1613, n_1614;
  wire n_1615, n_1616, n_1617, n_1618, n_1619, n_1620, n_1621, n_1622;
  wire n_1623, n_1624, n_1625, n_1626, n_1627, n_1628, n_1629, n_1630;
  wire n_1631, n_1634, n_1635, n_1636, n_1637, n_1638, n_1639, n_1640;
  wire n_1641, n_1642, n_1643, n_1644, n_1645, n_1646, n_1647, n_1648;
  wire n_1649, n_1650, n_1651, n_1652, n_1653, n_1654, n_1655, n_1656;
  wire n_1658, n_1659, n_1660, n_1661, n_1662, n_1663, n_1664, n_1665;
  wire n_1667, n_1668, n_1669, n_1670, n_1671, n_1673, n_1674, n_1675;
  wire n_1676, n_1678, n_1679, n_1680, n_1681, n_1682, n_1683, n_1684;
  wire n_1685, n_1686, n_1687, n_1689, n_1690, n_1691, n_1692, n_1693;
  wire n_1694, n_1695, n_1696, n_1697, n_1698, n_1699, n_1700, n_1701;
  wire n_1702, n_1703, n_1704, n_1705, n_1706, n_1708, n_1709, n_1710;
  wire n_1711, n_1712, n_1713, n_1714, n_1715, n_1716, n_1717, n_1718;
  wire n_1719, n_1720, n_1721, n_1722, n_1723, n_1724, n_1725, n_1726;
  wire n_1727, n_1728, n_1729, n_1730, n_1731, n_1732, n_1733, n_1734;
  wire n_1735, n_1736, n_1737, n_1738, n_1739, n_1740, n_1741, n_1742;
  wire n_1743, n_1744, n_1745, n_1746, n_1747, n_1748, n_1749, n_1750;
  wire n_1751, n_1752, n_1753, n_1754, n_1755, n_1756, n_1758, n_1760;
  wire n_1761, n_1762, n_1764, n_1765, n_1766, n_1767, n_1768, n_1769;
  wire n_1770, n_1771, n_1772, n_1773, n_1774, n_1775, n_1776, n_1777;
  wire n_1778, n_1779, n_1780, n_1781, n_1782, n_1783, n_1784, n_1785;
  wire n_1788, n_1790, n_1791, n_1792, n_1793, n_1794, n_1795, n_1796;
  wire n_1797, n_1798, n_1799, n_1800, n_1801, n_1802, n_1803, n_1804;
  wire n_1805, n_1806, n_1808, n_1809, n_1810, n_1811, n_1812, n_1815;
  wire n_1817, n_1818, n_1819, n_1820, n_1821, n_1822, n_1823, n_1824;
  wire n_1825, n_1826, n_1827, n_1828, n_1829, n_1830, n_1831, n_1832;
  wire n_1833, n_1834, n_1835, n_1836, n_1837, n_1838, n_1839, n_1840;
  wire n_1841, n_1842, n_1843, n_1844, n_1845, n_1846, n_1847, n_1848;
  wire n_1849, n_1850, n_1851, n_1852, n_1853, n_1854, n_1855, n_1856;
  wire n_1857, n_1858, n_1859, n_1860, n_1861, n_1862, n_1863, n_1864;
  wire n_1865, n_1866, n_1867, n_1868, n_1869, n_1870, n_1871, n_1872;
  wire n_1873, n_1874, n_1875, n_1876, n_1877, n_1878, n_1879, n_1881;
  wire n_1882, n_1883, n_1884, n_1885, n_1886, n_1887, n_1888, n_1889;
  wire n_1890, n_1891, n_1892, n_1893, n_1894, n_1895, n_1896, n_1897;
  wire n_1898, n_1899, n_1900, n_1901, n_1902, n_1903, n_1904, n_1905;
  wire n_1906, n_1907, n_1908, n_1909, n_1910, n_1911, n_1912, n_1913;
  wire n_1915, n_1916, n_1917, n_1918, n_1919, n_1920, n_1921, n_1922;
  wire n_1923, n_1924, n_1927, n_1928, n_1929, n_1930, n_1931, n_1932;
  wire n_1933, n_1934, n_1935, n_1936, n_1937, n_1938, n_1939, n_1940;
  wire n_1941, n_1942, n_1943, n_1944, n_1945, n_1946, n_1947, n_1948;
  wire n_1949, n_1950, n_1951, n_1952, n_1953, n_1954, n_1955, n_1956;
  wire n_1957, n_1958, n_1959, n_1960, n_1961, n_1962, n_1963, n_1964;
  wire n_1965, n_1966, n_1967, n_1968, n_1969, n_1970, n_1971, n_1972;
  wire n_1973, n_1974, n_1975, n_1976, n_1977, n_1978, n_1979, n_1980;
  wire n_1981, n_1982, n_1983, n_1984, n_1985, n_1986, n_1987, n_1988;
  wire n_1989, n_1990, n_1992, n_1993, n_1994, n_1995, n_1996, n_1997;
  wire n_1998, n_2000, n_2001, n_2002, n_2003, n_2004, n_2006, n_2007;
  wire n_2008, n_2009, n_2010, n_2011, n_2012, n_2013, n_2014, n_2015;
  wire n_2016, n_2017, n_2018, n_2019, n_2020, n_2021, n_2022, n_2023;
  wire n_2024, n_2025, n_2026, n_2027, n_2028, n_2029, n_2030, n_2031;
  wire n_2032, n_2033, n_2034, n_2035, n_2036, n_2037, n_2038, n_2039;
  wire n_2040, n_2041, n_2042, n_2043, n_2044, n_2045, n_2046, n_2047;
  wire n_2048, n_2049, n_2050, n_2051, n_2052, n_2053, n_2054, n_2055;
  wire n_2056, n_2057, n_2058, n_2059, n_2060, n_2061, n_2062, n_2063;
  wire n_2064, n_2065, n_2066, n_2067, n_2068, n_2069, n_2070, n_2071;
  wire n_2072, n_2073, n_2074, n_2075, n_2076, n_2077, n_2078, n_2079;
  wire n_2080, n_2081, n_2082, n_2083, n_2084, n_2085, n_2086, n_2087;
  wire n_2088, n_2089, n_2090, n_2091, n_2092, n_2093, n_2094, n_2095;
  wire n_2096, n_2097, n_2098, n_2099, n_2100, n_2101, n_2102, n_2103;
  wire n_2104, n_2105, n_2106, n_2107, n_2108, n_2109, n_2110, n_2111;
  wire n_2112, n_2113, n_2114, n_2115, n_2116, n_2117, n_2118, n_2119;
  wire n_2120, n_2121, n_2122, n_2124, n_2125, n_2126, n_2127, n_2128;
  wire n_2129, n_2130, n_2131, n_2132, n_2133, n_2134, n_2135, n_2136;
  wire n_2137, n_2138, n_2139, n_2140, n_2141, n_2142, n_2143, n_2145;
  wire n_2146, n_2147, n_2149, n_2150, n_2152, n_2153, n_2154, n_2155;
  wire n_2156, n_2157, n_2158, n_2159, n_2160, n_2162, n_2163, n_2164;
  wire n_2165, n_2166, n_2167, n_2168, n_2169, n_2170, n_2171, n_2172;
  wire n_2173, n_2174, n_2175, n_2176, n_2177, n_2178, n_2179, n_2180;
  wire n_2181, n_2182, n_2183, n_2184, n_2185, n_2186, n_2187, n_2190;
  wire n_2191, n_2192, n_2193, n_2194, n_2195, n_2196, n_2197, n_2198;
  wire n_2199, n_2200, n_2201, n_2204, n_2205, n_2206, n_2207, n_2208;
  wire n_2209, n_2210, n_2211, n_2212, n_2213, n_2214, n_2215, n_2216;
  wire n_2217, n_2218, n_2219, n_2220, n_2221, n_2222, n_2223, n_2224;
  wire n_2225, n_2226, n_2227, n_2228, n_2229, n_2230, n_2231, n_2232;
  wire n_2233, n_2234, n_2235, n_2236, n_2237, n_2238, n_2239, n_2240;
  wire n_2241, n_2242, n_2243, n_2244, n_2245, n_2246, n_2247, n_2248;
  wire n_2249, n_2250, n_2251, n_2252, n_2253, n_2254, n_2255, n_2256;
  wire n_2257, n_2258, n_2259, n_2260, n_2261, n_2262, n_2263, n_2264;
  wire n_2265, n_2266, n_2267, n_2268, n_2269, n_2270, n_2271, n_2272;
  wire n_2273, n_2274, n_2275, n_2276, n_2278, n_2279, n_2280, n_2281;
  wire n_2282, n_2283, n_2284, n_2285, n_2286, n_2287, n_2288, n_2307;
  wire n_2308, n_2309, n_2310, n_2311, n_2312, n_2314, n_2315, n_2320;
  wire n_2321, n_2322, n_2323, n_2324, n_2325, n_2326, n_2327, n_2328;
  wire n_2329, n_2330, n_2331, n_2332, n_2333, n_2334, n_2335, n_2336;
  wire n_2337, n_2338, n_2339, n_2340, n_2341, n_2342, n_2343, n_2344;
  wire n_2345, n_2346, n_2347, n_2348, n_2349, n_2350, n_2351, n_2352;
  wire n_2353, n_2354, n_2355, n_2356, n_2357, n_2358, n_2359, n_2362;
  wire n_2363, n_2364, n_2365, n_2366, n_2367, n_2368, n_2369, n_2370;
  wire n_2371, n_2372, n_2373, n_2374, n_2375, n_2376, n_2377, n_2378;
  wire n_2379, n_2380, n_2381, n_2382, n_2383, n_2384, n_2385, n_2386;
  wire n_2387, n_2388, n_2389, n_2390, n_2391, n_2464, n_2466, n_2468;
  wire n_2469, n_2470, n_2472, n_2474, n_2476, n_2479, n_2487, n_2489;
  wire n_2491, n_2492, n_2521, n_2522, n_2523, n_2524, n_2525, n_2526;
  wire n_2536, n_2537, n_2538, n_2539, n_2540, n_2541, n_2542, n_2552;
  wire n_2553, n_2554, n_2555, n_2556, n_2557, n_2558, n_2559, n_2567;
  wire n_2568, n_2569, n_2570, n_2571, n_2572, n_2573, n_2574, n_2584;
  wire n_2585, n_2586, n_2587, n_2588, n_2589, n_2590, n_2591, n_2592;
  wire n_2593, n_2594, n_2595, n_2596, n_2597, n_2598, n_2599, n_2600;
  wire n_2601, n_2602, n_2603, n_2604, n_2605, n_2607, n_2608, n_2609;
  wire n_2610, n_2611, n_2612, n_2613, n_2614, n_2615, n_2616, n_2617;
  wire n_2618, n_2619, n_2620, n_2622, n_2623, n_2624, n_2625, n_2626;
  wire n_2627, n_2628, n_2629, n_2630, n_2631, n_2632, n_2633, n_2634;
  wire n_2635, n_2637, n_2638, n_2639, n_2640, n_2641, n_2642, n_2643;
  wire n_2644, n_2645, n_2646, n_2647, n_2648, n_2649, n_2650, n_2651;
  wire n_2652, n_2653, n_2654, u_sdrc_core_r2b_start,
       u_sdrc_core_r2b_wrap, u_sdrc_core_r2b_write,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[0]_699 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[1]_700 ;
  wire \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[2]_701 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[3]_702 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[4]_703 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[5]_704 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[6]_705 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[7]_706 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[8]_707 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[9]_708 ;
  wire \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[10]_709 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[11]_710 ,
       \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[12]_711 ,
       u_sdrc_core_u_bank_ctl_bank0_fsm_bank_valid,
       u_sdrc_core_u_bank_ctl_bank0_fsm_l_last,
       u_sdrc_core_u_bank_ctl_bank0_fsm_l_sdr_dma_last,
       u_sdrc_core_u_bank_ctl_bank0_fsm_l_start,
       u_sdrc_core_u_bank_ctl_bank0_fsm_l_wrap;
  wire u_sdrc_core_u_bank_ctl_bank0_fsm_l_write,
       u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_t,
       u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_rdok_r,
       u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_wrok_r,
       u_sdrc_core_u_bank_ctl_bank0_fsm_xfr_ok_r,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[0]_699 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[1]_700 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[2]_701 ;
  wire \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[3]_702 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[4]_703 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[5]_704 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[6]_705 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[7]_706 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[8]_707 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[9]_708 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[10]_709 ;
  wire \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[11]_710 ,
       \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[12]_711 ,
       u_sdrc_core_u_bank_ctl_bank1_fsm_bank_valid,
       u_sdrc_core_u_bank_ctl_bank1_fsm_l_last,
       u_sdrc_core_u_bank_ctl_bank1_fsm_l_sdr_dma_last,
       u_sdrc_core_u_bank_ctl_bank1_fsm_l_start,
       u_sdrc_core_u_bank_ctl_bank1_fsm_l_wrap,
       u_sdrc_core_u_bank_ctl_bank1_fsm_l_write;
  wire u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_t,
       u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_rdok_r,
       u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_wrok_r,
       u_sdrc_core_u_bank_ctl_bank1_fsm_xfr_ok_r,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[0]_699 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[1]_700 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[2]_701 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[3]_702 ;
  wire \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[4]_703 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[5]_704 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[6]_705 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[7]_706 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[8]_707 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[9]_708 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[10]_709 ,
       \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[11]_710 ;
  wire \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[12]_711 ,
       u_sdrc_core_u_bank_ctl_bank2_fsm_bank_valid,
       u_sdrc_core_u_bank_ctl_bank2_fsm_l_last,
       u_sdrc_core_u_bank_ctl_bank2_fsm_l_sdr_dma_last,
       u_sdrc_core_u_bank_ctl_bank2_fsm_l_start,
       u_sdrc_core_u_bank_ctl_bank2_fsm_l_wrap,
       u_sdrc_core_u_bank_ctl_bank2_fsm_l_write,
       u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_t;
  wire u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_rdok_r,
       u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_wrok_r,
       u_sdrc_core_u_bank_ctl_bank2_fsm_xfr_ok_r,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[0]_699 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[1]_700 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[2]_701 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[3]_702 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[4]_703 ;
  wire \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[5]_704 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[6]_705 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[7]_706 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[8]_707 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[9]_708 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[10]_709 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[11]_710 ,
       \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[12]_711 ;
  wire u_sdrc_core_u_bank_ctl_bank3_fsm_bank_valid,
       u_sdrc_core_u_bank_ctl_bank3_fsm_l_last,
       u_sdrc_core_u_bank_ctl_bank3_fsm_l_sdr_dma_last,
       u_sdrc_core_u_bank_ctl_bank3_fsm_l_start,
       u_sdrc_core_u_bank_ctl_bank3_fsm_l_wrap,
       u_sdrc_core_u_bank_ctl_bank3_fsm_l_write,
       u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_t,
       u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_rdok_r;
  wire u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_wrok_r,
       u_sdrc_core_u_bank_ctl_bank3_fsm_xfr_ok_r,
       u_sdrc_core_u_req_gen_add_231_41_n_0,
       u_sdrc_core_u_req_gen_add_231_41_n_2,
       u_sdrc_core_u_req_gen_add_231_41_n_4,
       u_sdrc_core_u_req_gen_add_231_41_n_6,
       u_sdrc_core_u_req_gen_add_231_41_n_8,
       u_sdrc_core_u_req_gen_add_231_41_n_10;
  wire u_sdrc_core_u_req_gen_add_231_41_n_13,
       u_sdrc_core_u_req_gen_add_231_41_n_14,
       u_sdrc_core_u_req_gen_add_231_41_n_16,
       u_sdrc_core_u_req_gen_add_231_41_n_18,
       u_sdrc_core_u_req_gen_add_231_41_n_20,
       u_sdrc_core_u_req_gen_add_231_41_n_22,
       u_sdrc_core_u_req_gen_add_231_41_n_24,
       u_sdrc_core_u_req_gen_add_231_41_n_26;
  wire u_sdrc_core_u_req_gen_add_231_41_n_28,
       u_sdrc_core_u_req_gen_add_231_41_n_30,
       u_sdrc_core_u_req_gen_add_231_41_n_32,
       u_sdrc_core_u_req_gen_add_231_41_n_34,
       u_sdrc_core_u_req_gen_add_231_41_n_36,
       u_sdrc_core_u_req_gen_add_231_41_n_38,
       u_sdrc_core_u_req_gen_add_231_41_n_40,
       u_sdrc_core_u_req_gen_add_231_41_n_42;
  wire u_sdrc_core_u_req_gen_add_231_41_n_44,
       u_sdrc_core_u_req_gen_add_231_41_n_46,
       u_sdrc_core_u_req_gen_add_231_41_n_48,
       u_sdrc_core_u_req_gen_page_ovflw_r,
       u_sdrc_core_u_req_gen_sub_229_38_n_0,
       u_sdrc_core_u_req_gen_sub_229_38_n_1,
       u_sdrc_core_u_req_gen_sub_229_38_n_2,
       u_sdrc_core_u_req_gen_sub_229_38_n_3;
  wire u_sdrc_core_u_req_gen_sub_229_38_n_4,
       u_sdrc_core_u_req_gen_sub_229_38_n_5,
       u_sdrc_core_u_req_gen_sub_229_38_n_6,
       u_sdrc_core_u_req_gen_sub_229_38_n_7,
       u_sdrc_core_u_req_gen_sub_229_38_n_9,
       u_sdrc_core_u_req_gen_sub_229_38_n_11,
       u_sdrc_core_u_req_gen_sub_229_38_n_13,
       u_sdrc_core_u_req_gen_sub_229_38_n_15;
  wire u_sdrc_core_u_req_gen_sub_229_38_n_17,
       u_sdrc_core_u_xfr_ctl_act_cmd, u_sdrc_core_u_xfr_ctl_d_act_cmd,
       u_sdrc_core_u_xfr_ctl_gte_631_35_n_0,
       u_sdrc_core_u_xfr_ctl_gte_631_35_n_1,
       u_sdrc_core_u_xfr_ctl_gte_631_35_n_2,
       u_sdrc_core_u_xfr_ctl_gte_631_35_n_3,
       u_sdrc_core_u_xfr_ctl_gte_631_35_n_4;
  wire u_sdrc_core_u_xfr_ctl_l_last, u_sdrc_core_u_xfr_ctl_l_start,
       u_sdrc_core_u_xfr_ctl_l_wrap, u_sdrc_core_u_xfr_ctl_n_748,
       u_wb2sdrc_cmdfifo_empty, u_wb2sdrc_cmdfifo_full,
       u_wb2sdrc_pending_read,
       \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_0 ;
  wire \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_1 ,
       \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_2 ,
       \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_3 ,
       \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_5 ,
       \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_0 ,
       \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_1 ,
       \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_2 ,
       \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_3 ;
  wire \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_5 ,
       u_wb2sdrc_u_rddatafifo_empty_q,
       u_wb2sdrc_u_rddatafifo_full_q_781,
       \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_0 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_1 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_2 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_3 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_5 ;
  wire \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_0 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_1 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_2 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_3 ,
       \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_5 ,
       u_wb2sdrc_u_wrdatafifo_empty_q,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_0 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_1 ;
  wire \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_2 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_3 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_4 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_6 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_8 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_0 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_1 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_2 ;
  wire \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_3 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_4 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_6 ,
       \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_8 ,
       u_wb2sdrc_wrdatafifo_full;
  INVXL g18882(.A (n_2325), .Y (n_2201));
  INVXL g18883(.A (wb_rst_i), .Y (n_2200));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st_reg[0] (.CK
       (sdram_clk), .D (n_2199), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[0]));
  AOI31X1 g21045__2398(.A0 (n_2584), .A1 (n_822), .A2 (n_1125), .B0
       (n_2186), .Y (n_2199));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_bank_valid_reg(.CK
       (sdram_clk), .D (n_2190), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_valid));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_bank_valid_reg(.CK
       (sdram_clk), .D (n_2197), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_valid));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st_reg[1] (.CK
       (sdram_clk), .D (n_2198), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st_reg[1] (.CK
       (sdram_clk), .D (n_2196), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[1]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_bank_valid_reg(.CK
       (sdram_clk), .D (n_2193), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_valid));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_bank_valid_reg(.CK
       (sdram_clk), .D (n_2192), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_valid));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st_reg[0] (.CK
       (sdram_clk), .D (n_2195), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st_reg[1] (.CK
       (sdram_clk), .D (n_2194), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st_reg[0] (.CK
       (sdram_clk), .D (n_2191), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st_reg[1] (.CK
       (sdram_clk), .D (n_2187), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[1]));
  AND2XL g20947__5107(.A (sdram_resetn), .B (n_2175), .Y (n_2198));
  NAND2XL g20934__6260(.A (n_2179), .B (n_2178), .Y (n_2197));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st_reg[2] (.CK
       (sdram_clk), .D (n_2170), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st_reg[2] (.CK
       (sdram_clk), .D (n_2169), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st_reg[2] (.CK
       (sdram_clk), .D (n_2168), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st_reg[2] (.CK
       (sdram_clk), .D (n_2174), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st_reg[0] (.CK
       (sdram_clk), .D (n_2171), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[0]));
  AND2XL g21051__4319(.A (sdram_resetn), .B (n_2183), .Y (n_2196));
  AND2XL g20956__8428(.A (sdram_resetn), .B (n_2185), .Y (n_2195));
  AND2XL g20974__5526(.A (sdram_resetn), .B (n_2181), .Y (n_2194));
  NAND2XL g20988__6783(.A (n_2167), .B (n_2166), .Y (n_2193));
  NAND2XL g21010__3680(.A (n_2173), .B (n_2172), .Y (n_2192));
  AND2XL g21034__1617(.A (sdram_resetn), .B (n_2184), .Y (n_2191));
  NAND2XL g20948__2802(.A (n_2177), .B (n_2176), .Y (n_2190));
  AOI31X1 g21439__5122(.A0 (n_1010), .A1 (n_2133), .A2 (n_2142), .B0
       (n_2186), .Y (n_2187));
  OAI211X1 g21814__8246(.A0 (n_2180), .A1 (n_2160), .B0 (n_2586), .C0
       (n_2640), .Y (n_2185));
  OAI211X1 g21543__7098(.A0 (n_2182), .A1 (n_2147), .B0 (n_2588), .C0
       (n_2641), .Y (n_2184));
  OAI211X1 g21776__6131(.A0 (n_718), .A1 (n_2152), .B0 (n_2182), .C0
       (n_2143), .Y (n_2183));
  OAI211X1 g21781__1881(.A0 (n_721), .A1 (n_2162), .B0 (n_2180), .C0
       (n_2139), .Y (n_2181));
  NAND4XL g21812__5115(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_valid), .B (1'b1), .C
       (sdram_resetn), .D (n_2135), .Y (n_2179));
  NAND4XL g21813__7482(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_valid), .B (1'b1), .C
       (sdram_resetn), .D (n_2134), .Y (n_2177));
  OAI211X1 g21775__4733(.A0 (n_724), .A1 (n_2155), .B0 (n_1011), .C0
       (n_2138), .Y (n_2175));
  AOI21XL g21180__6161(.A0 (n_2592), .A1 (n_2156), .B0 (n_2186), .Y
       (n_2174));
  NAND4XL g21817__9315(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_valid), .B (1'b1), .C
       (sdram_resetn), .D (n_2137), .Y (n_2173));
  AOI31X1 g21035__9945(.A0 (n_2587), .A1 (n_2637), .A2 (n_1670), .B0
       (n_2186), .Y (n_2171));
  AOI21XL g21147__2883(.A0 (n_2596), .A1 (n_2154), .B0 (n_2186), .Y
       (n_2170));
  AOI21XL g21155__2346(.A0 (n_2598), .A1 (n_2163), .B0 (n_2186), .Y
       (n_2169));
  AOI21XL g21179__1666(.A0 (n_2597), .A1 (n_2153), .B0 (n_2186), .Y
       (n_2168));
  NAND4XL g21816__7410(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_valid), .B (1'b1), .C
       (sdram_resetn), .D (n_2136), .Y (n_2167));
  DFFQXL u_sdrc_core_u_xfr_ctl_act_cmd_reg(.CK (sdram_clk), .D
       (n_2589), .Q (u_sdrc_core_u_xfr_ctl_act_cmd));
  NAND4XL g21860__5477(.A (n_2157), .B (n_2162), .C
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_sdr_dma_last), .D (n_2158),
       .Y (n_2163));
  NAND4XL g21861__5107(.A (n_2149), .B (n_2155), .C
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_sdr_dma_last), .D (n_2158),
       .Y (n_2156));
  NAND4XL g21855__6260(.A (n_2141), .B (n_2165), .C
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_sdr_dma_last), .D (n_2158),
       .Y (n_2154));
  NAND4XL g21862__4319(.A (n_2145), .B (n_2152), .C
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_sdr_dma_last), .D (n_2158),
       .Y (n_2153));
  AOI221X1 g22153__3680(.A0 (n_936), .A1 (n_717), .B0 (n_2145), .B1
       (n_2140), .C0 (n_1735), .Y (n_2143));
  AOI221X1 g22156__1617(.A0 (n_1126), .A1 (n_726), .B0 (n_2141), .B1
       (n_2140), .C0 (n_1756), .Y (n_2142));
  AOI221X1 g22155__2802(.A0 (n_899), .A1 (n_720), .B0 (n_2157), .B1
       (n_2140), .C0 (n_1734), .Y (n_2139));
  AOI221X1 g22154__1705(.A0 (n_1012), .A1 (n_723), .B0 (n_2149), .B1
       (n_2140), .C0 (n_1733), .Y (n_2138));
  NAND2XL g22051__5122(.A (n_2065), .B (n_2137), .Y (n_2172));
  NAND2XL g22052__8246(.A (n_1984), .B (n_2136), .Y (n_2166));
  NAND2XL g22049__7098(.A (n_1996), .B (n_2135), .Y (n_2178));
  NAND2XL g22050__6131(.A (n_2008), .B (n_2134), .Y (n_2176));
  DFFHQX1 \u_sdrc_core_u_bs_convert_wr_xfr_count_reg[1] (.CK
       (sdram_clk), .D (n_2131), .Q
       (u_sdrc_core_u_bs_convert_wr_xfr_count[1]));
  DFFQXL u_sdrc_core_u_xfr_ctl_sdr_we_n_reg(.CK (sdram_clk), .D
       (n_2128), .Q (sdr_we_n));
  NOR2XL g22253__1881(.A (n_884), .B (n_2140), .Y (n_2137));
  SDFFQX1 \u_sdrc_core_u_bs_convert_wr_xfr_count_reg[0] (.CK
       (sdram_clk), .D (n_2129), .SI (n_2130), .SE
       (u_sdrc_core_u_bs_convert_wr_xfr_count[0]), .Q
       (u_sdrc_core_u_bs_convert_wr_xfr_count[0]));
  NOR2XL g22240__5115(.A (n_1815), .B (n_2140), .Y (n_2134));
  NOR2XL g22255__7482(.A (n_903), .B (n_2140), .Y (n_2135));
  NOR2XL g22254__4733(.A (n_908), .B (n_2140), .Y (n_2136));
  OR2XL g22560__6161(.A (n_2133), .B (n_2140), .Y (n_2164));
  NOR4X1 g21994__9315(.A (n_2126), .B (n_2067), .C (n_2045), .D
       (n_2127), .Y (n_2132));
  AO22XL g21342__9945(.A0 (u_sdrc_core_u_bs_convert_wr_xfr_count[1]),
       .A1 (n_2130), .B0 (n_2324), .B1 (n_2129), .Y (n_2131));
  INVX1 g22681(.A (n_2140), .Y (n_2158));
  NAND2X1 g21012__2883(.A (sdram_resetn), .B (n_2127), .Y (n_2128));
  NOR3X1 g22690__2346(.A (n_2127), .B (n_2126), .C (n_2046), .Y
       (n_2140));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_last_reg[0] (.CK (sdram_clk), .D
       (n_2125), .Q (u_sdrc_core_u_xfr_ctl_l_rd_last[0]));
  NOR3X1 g21901__1666(.A (n_2130), .B (n_2186), .C (n_2124), .Y
       (n_2129));
  AOI31X1 g22701__7410(.A0 (n_995), .A1 (n_987), .A2 (n_1692), .B0
       (n_2590), .Y (n_2127));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[4] (.CK (sdram_clk), .D
       (n_2114), .Q (u_sdrc_core_u_bank_ctl_rank_ba[4]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[5] (.CK (sdram_clk), .D
       (n_2117), .Q (u_sdrc_core_u_bank_ctl_rank_ba[5]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[2] (.CK (sdram_clk), .D
       (n_2119), .Q (u_sdrc_core_u_bank_ctl_rank_ba[2]));
  AND3XL g21171__6417(.A (sdram_resetn), .B (n_1801), .C (n_2124), .Y
       (n_2125));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[10] (.CK (sdram_clk), .D
       (n_2118), .Q (sdr_addr[10]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[3] (.CK (sdram_clk), .D
       (n_2116), .Q (u_sdrc_core_u_bank_ctl_rank_ba[3]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_len_reg[0] (.CK (sdram_clk), .D
       (n_2120), .Q (u_sdrc_core_u_xfr_ctl_l_len[0]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_id_reg[3] (.CK (sdram_clk), .D
       (n_2110), .Q (u_sdrc_core_u_xfr_ctl_l_id[3]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_id_reg[0] (.CK (sdram_clk), .D
       (n_2109), .Q (u_sdrc_core_u_xfr_ctl_l_id[0]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_id_reg[1] (.CK (sdram_clk), .D
       (n_2112), .Q (u_sdrc_core_u_xfr_ctl_l_id[1]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_id_reg[2] (.CK (sdram_clk), .D
       (n_2111), .Q (u_sdrc_core_u_xfr_ctl_l_id[2]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[0] (.CK (sdram_clk), .D
       (n_2106), .Q (sdr_addr[0]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_ba_reg[0] (.CK (sdram_clk), .D
       (n_2107), .Q (sdr_ba[0]));
  NOR2X1 g22090__2398(.A (n_1964), .B (n_2124), .Y (n_2130));
  DFFHQX1 u_sdrc_core_u_xfr_ctl_l_wrap_reg(.CK (sdram_clk), .D
       (n_2108), .Q (u_sdrc_core_u_xfr_ctl_l_wrap));
  DFFQXL u_sdrc_core_u_xfr_ctl_l_last_reg(.CK (sdram_clk), .D (n_2093),
       .Q (u_sdrc_core_u_xfr_ctl_l_last));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_ba_reg[1] (.CK (sdram_clk), .D
       (n_2094), .Q (sdr_ba[1]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[5] (.CK (sdram_clk), .D
       (n_2088), .Q (sdr_addr[5]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[4] (.CK (sdram_clk), .D
       (n_2086), .Q (sdr_addr[4]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[3] (.CK (sdram_clk), .D
       (n_2089), .Q (sdr_addr[3]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[2] (.CK (sdram_clk), .D
       (n_2090), .Q (sdr_addr[2]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[1] (.CK (sdram_clk), .D
       (n_2091), .Q (sdr_addr[1]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[12] (.CK (sdram_clk), .D
       (n_2082), .Q (sdr_addr[12]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[9] (.CK (sdram_clk), .D
       (n_2083), .Q (sdr_addr[9]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[6] (.CK (sdram_clk), .D
       (n_2087), .Q (sdr_addr[6]));
  NAND4XL g21130__5107(.A (n_2060), .B (n_2014), .C (n_1882), .D
       (n_1839), .Y (n_2120));
  OAI2BB1X1 g21117__6260(.A0N (u_sdrc_core_r2b_ba[0]), .A1N (n_2115),
       .B0 (n_2099), .Y (n_2119));
  OAI211X1 g21044__4319(.A0 (n_1992), .A1 (n_2105), .B0 (n_2069), .C0
       (n_663), .Y (n_2118));
  OAI2BB1X1 g21114__8428(.A0N (u_sdrc_core_r2b_ba[1]), .A1N (n_2113),
       .B0 (n_2103), .Y (n_2117));
  OAI2BB1X1 g21116__5526(.A0N (u_sdrc_core_r2b_ba[1]), .A1N (n_2115),
       .B0 (n_2104), .Y (n_2116));
  OAI2BB1X1 g21115__6783(.A0N (u_sdrc_core_r2b_ba[0]), .A1N (n_2113),
       .B0 (n_2102), .Y (n_2114));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[7] (.CK (sdram_clk), .D
       (n_2085), .Q (sdr_addr[7]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[8] (.CK (sdram_clk), .D
       (n_2084), .Q (sdr_addr[8]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[0] (.CK (sdram_clk), .D
       (n_2096), .Q (u_sdrc_core_b2x_ba[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[1] (.CK (sdram_clk), .D
       (n_2081), .Q (u_sdrc_core_b2x_ba[1]));
  NAND2X1 g21127__3680(.A (n_2022), .B (n_2076), .Y (n_2112));
  NAND2X1 g21128__1617(.A (n_2021), .B (n_2072), .Y (n_2111));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr_reg[3] (.CK
       (sdram_clk), .D (n_2064), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[3]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_addr_reg[11] (.CK (sdram_clk), .D
       (n_2062), .Q (sdr_addr[11]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr_reg[2] (.CK
       (sdram_clk), .D (n_2066), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr_reg[1] (.CK
       (sdram_clk), .D (n_2063), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[1]));
  NAND2X1 g21129__2802(.A (n_2018), .B (n_2071), .Y (n_2110));
  NAND2X1 g21126__1705(.A (n_2016), .B (n_2077), .Y (n_2109));
  NAND2X1 g21134__5122(.A (n_2017), .B (n_2070), .Y (n_2108));
  OAI211X1 g21471__8246(.A0 (n_2095), .A1 (n_1760), .B0 (n_2043), .C0
       (n_2061), .Y (n_2107));
  OAI211X1 g21470__7098(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[0]), .A1
       (n_2105), .B0 (n_2058), .C0 (n_1790), .Y (n_2106));
  NOR4X1 g22257__6131(.A (n_1824), .B (n_2092), .C (n_1827), .D
       (n_1830), .Y (n_2124));
  AOI22X1 g21652__1881(.A0 (u_sdrc_core_u_bank_ctl_rank_ba[5]), .A1
       (n_2098), .B0 (u_sdrc_core_u_bank_ctl_rank_ba[3]), .B1 (n_2097),
       .Y (n_2104));
  AOI22X1 g21647__5115(.A0 (u_sdrc_core_u_bank_ctl_rank_ba[7]), .A1
       (n_2101), .B0 (u_sdrc_core_u_bank_ctl_rank_ba[5]), .B1 (n_2100),
       .Y (n_2103));
  AOI22X1 g21646__7482(.A0 (u_sdrc_core_u_bank_ctl_rank_ba[6]), .A1
       (n_2101), .B0 (u_sdrc_core_u_bank_ctl_rank_ba[4]), .B1 (n_2100),
       .Y (n_2102));
  DFFQXL u_sdrc_core_u_xfr_ctl_l_start_reg(.CK (sdram_clk), .D
       (n_2038), .Q (u_sdrc_core_u_xfr_ctl_l_start));
  AOI22X1 g21643__4733(.A0 (u_sdrc_core_u_bank_ctl_rank_ba[4]), .A1
       (n_2098), .B0 (u_sdrc_core_u_bank_ctl_rank_ba[2]), .B1 (n_2097),
       .Y (n_2099));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[1] (.CK (sdram_clk), .D
       (n_2037), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[2] (.CK (sdram_clk), .D
       (n_2036), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[2]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[3] (.CK (sdram_clk), .D
       (n_2034), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[3]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[4] (.CK (sdram_clk), .D
       (n_2031), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[4]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[5] (.CK (sdram_clk), .D
       (n_2029), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[5]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[6] (.CK (sdram_clk), .D
       (n_2033), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[6]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[7] (.CK (sdram_clk), .D
       (n_2032), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[7]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[8] (.CK (sdram_clk), .D
       (n_2030), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[8]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[9] (.CK (sdram_clk), .D
       (n_2028), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[9]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[11] (.CK (sdram_clk), .D
       (n_2027), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[11]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[12] (.CK (sdram_clk), .D
       (n_2026), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[12]));
  OAI222X1 g21453__6161(.A0 (n_1979), .A1 (n_2080), .B0 (n_16), .B1
       (n_2079), .C0 (n_2095), .C1 (n_2078), .Y (n_2096));
  DFFQXL u_sdrc_core_u_xfr_ctl_sdr_cs_n_reg(.CK (sdram_clk), .D
       (n_2039), .Q (sdr_cs_n));
  OAI2BB1X1 g21054__9315(.A0N (u_sdrc_core_b2x_ba[1]), .A1N (n_2068),
       .B0 (n_2042), .Y (n_2094));
  NOR2X1 g21058__9945(.A (n_2186), .B (n_2092), .Y (n_2093));
  NAND2X1 g21140__2883(.A (n_1962), .B (n_2056), .Y (n_2091));
  NAND2X1 g21141__2346(.A (n_1961), .B (n_2053), .Y (n_2090));
  NAND2X1 g21143__1666(.A (n_1960), .B (n_2049), .Y (n_2089));
  NAND2X1 g21146__7410(.A (n_1944), .B (n_2047), .Y (n_2088));
  NAND2X1 g21148__6417(.A (n_1943), .B (n_2048), .Y (n_2087));
  NAND2X1 g21145__5477(.A (n_1947), .B (n_2050), .Y (n_2086));
  NAND2X1 g21149__2398(.A (n_1946), .B (n_2052), .Y (n_2085));
  NAND2X1 g21150__5107(.A (n_1948), .B (n_2051), .Y (n_2084));
  NAND2X1 g21151__6260(.A (n_1949), .B (n_2054), .Y (n_2083));
  NAND2X1 g21152__4319(.A (n_1951), .B (n_2055), .Y (n_2082));
  OAI222X1 g21452__8428(.A0 (n_1976), .A1 (n_2080), .B0 (n_12), .B1
       (n_2079), .C0 (n_1695), .C1 (n_2078), .Y (n_2081));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr_reg[0] (.CK
       (sdram_clk), .D (n_2040), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[0]));
  AOI222X1 g21544__5526(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[0]),
       .A1 (n_2075), .B0 (u_sdrc_core_u_xfr_ctl_l_id[0]), .B1 (n_2074),
       .C0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[0]), .C1 (n_2073), .Y
       (n_2077));
  AOI222X1 g21545__6783(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[1]),
       .A1 (n_2075), .B0 (u_sdrc_core_u_xfr_ctl_l_id[1]), .B1 (n_2074),
       .C0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[1]), .C1 (n_2073), .Y
       (n_2076));
  AOI222X1 g21546__3680(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[2]),
       .A1 (n_2075), .B0 (u_sdrc_core_u_xfr_ctl_l_id[2]), .B1 (n_2074),
       .C0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[2]), .C1 (n_2073), .Y
       (n_2072));
  AOI222X1 g21547__1617(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[3]),
       .A1 (n_2075), .B0 (u_sdrc_core_u_xfr_ctl_l_id[3]), .B1 (n_2074),
       .C0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[3]), .C1 (n_2073), .Y
       (n_2071));
  AOI222X1 g21548__2802(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_wrap),
       .A1 (n_2075), .B0 (u_sdrc_core_u_xfr_ctl_l_wrap), .B1 (n_2074),
       .C0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_wrap), .C1 (n_2073), .Y
       (n_2070));
  AOI222X1 g21549__1705(.A0 (cfg_sdr_mode_reg[10]), .A1 (n_2057), .B0
       (n_943), .B1 (n_2068), .C0 (sdr_addr[10]), .C1 (n_2067), .Y
       (n_2069));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr_reg[2] (.CK
       (sdram_clk), .D (n_1985), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr_reg[1] (.CK
       (sdram_clk), .D (n_1981), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[10] (.CK (sdram_clk), .D
       (n_1993), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[10]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_reg[1] (.CK
       (sdram_clk), .D (n_1989), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_reg[3] (.CK
       (sdram_clk), .D (n_1986), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_reg[2] (.CK
       (sdram_clk), .D (n_1988), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[6] (.CK (sdram_clk), .D
       (n_1980), .Q (u_sdrc_core_u_bank_ctl_rank_ba[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_reg[0] (.CK
       (sdram_clk), .D (n_1998), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_reg[3] (.CK
       (sdram_clk), .D (n_1968), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_reg[1] (.CK
       (sdram_clk), .D (n_2001), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_reg[2] (.CK
       (sdram_clk), .D (n_2000), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr_reg[1] (.CK
       (sdram_clk), .D (n_1994), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_ba_reg[7] (.CK (sdram_clk), .D
       (n_1978), .Q (u_sdrc_core_u_bank_ctl_rank_ba[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr_reg[3] (.CK
       (sdram_clk), .D (n_1983), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[3]));
  OAI2BB1X1 g21258__5122(.A0N (cfg_sdr_tras_d[2]), .A1N (n_2065), .B0
       (n_2025), .Y (n_2066));
  OAI2BB1X1 g21259__8246(.A0N (cfg_sdr_tras_d[3]), .A1N (n_2065), .B0
       (n_2015), .Y (n_2064));
  OAI2BB1X1 g21257__7098(.A0N (cfg_sdr_tras_d[1]), .A1N (n_2065), .B0
       (n_2023), .Y (n_2063));
  OAI211X1 g21060__6131(.A0 (n_1), .A1 (n_2044), .B0 (n_1950), .C0
       (n_2061), .Y (n_2062));
  AOI22XL g21694__1881(.A0 (u_sdrc_core_u_xfr_ctl_l_len[0]), .A1
       (n_1866), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[0]), .B1
       (n_2073), .Y (n_2060));
  DFFQXL u_sdrc_core_u_xfr_ctl_sdr_cas_n_reg(.CK (sdram_clk), .D
       (n_2013), .Q (sdr_cas_n));
  OAI211X1 g22855__5115(.A0 (n_1658), .A1 (n_1844), .B0 (n_2059), .C0
       (n_2591), .Y (n_2121));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr_reg[2] (.CK
       (sdram_clk), .D (n_1995), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[2]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr_reg[1] (.CK
       (sdram_clk), .D (n_2006), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr_reg[2] (.CK
       (sdram_clk), .D (n_2007), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr_reg[3] (.CK
       (sdram_clk), .D (n_2009), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr_reg[3] (.CK
       (sdram_clk), .D (n_1997), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[3]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_len_reg[2] (.CK (sdram_clk), .D
       (n_1973), .Q (u_sdrc_core_u_xfr_ctl_l_len[2]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_len_reg[3] (.CK (sdram_clk), .D
       (n_1972), .Q (u_sdrc_core_u_xfr_ctl_l_len[3]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_len_reg[4] (.CK (sdram_clk), .D
       (n_1971), .Q (u_sdrc_core_u_xfr_ctl_l_len[4]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_len_reg[1] (.CK (sdram_clk), .D
       (n_1974), .Q (u_sdrc_core_u_xfr_ctl_l_len[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_len_reg[6] (.CK (sdram_clk), .D
       (n_1970), .Q (u_sdrc_core_u_xfr_ctl_l_len[6]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_len_reg[5] (.CK (sdram_clk), .D
       (n_1969), .Q (u_sdrc_core_u_xfr_ctl_l_len[5]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_caddr_reg[0] (.CK (sdram_clk), .D
       (n_2002), .Q (u_sdrc_core_u_xfr_ctl_xfr_caddr[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_cnt_reg[1] (.CK (sdram_clk), .D
       (n_2012), .Q (u_sdrc_core_u_bank_ctl_rank_cnt[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_cnt_reg[2] (.CK (sdram_clk), .D
       (n_2011), .Q (u_sdrc_core_u_bank_ctl_rank_cnt[2]));
  AOI22X1 g21713__7482(.A0 (sdr_addr[0]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[0]), .B1 (n_2057), .Y (n_2058));
  AOI22X1 g21716__4733(.A0 (sdr_addr[1]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[1]), .B1 (n_2057), .Y (n_2056));
  AOI22X1 g21742__6161(.A0 (sdr_addr[12]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[12]), .B1 (n_2057), .Y (n_2055));
  AOI22X1 g21739__9315(.A0 (sdr_addr[9]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[9]), .B1 (n_2057), .Y (n_2054));
  AOI22X1 g21719__9945(.A0 (sdr_addr[2]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[2]), .B1 (n_2057), .Y (n_2053));
  AOI22X1 g21733__2883(.A0 (sdr_addr[7]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[7]), .B1 (n_2057), .Y (n_2052));
  AOI22X1 g21737__2346(.A0 (sdr_addr[8]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[8]), .B1 (n_2057), .Y (n_2051));
  AOI22X1 g21724__1666(.A0 (sdr_addr[4]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[4]), .B1 (n_2057), .Y (n_2050));
  AOI22X1 g21721__7410(.A0 (sdr_addr[3]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[3]), .B1 (n_2057), .Y (n_2049));
  AOI22X1 g21730__6417(.A0 (sdr_addr[6]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[6]), .B1 (n_2057), .Y (n_2048));
  AOI22X1 g21727__5477(.A0 (sdr_addr[5]), .A1 (n_2067), .B0
       (cfg_sdr_mode_reg[5]), .B1 (n_2057), .Y (n_2047));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_reg[0] (.CK
       (sdram_clk), .D (n_1921), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[0]));
  DFFSHQX1 u_wb2sdrc_u_wrdatafifo_empty_q_reg(.SN (sdram_resetn), .CK
       (sdram_clk), .D (n_1927), .Q (u_wb2sdrc_u_wrdatafifo_empty_q));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_reg[2] (.CK
       (sdram_clk), .D (n_1916), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_reg[1] (.CK
       (sdram_clk), .D (n_1912), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_reg[3] (.CK
       (sdram_clk), .D (n_1915), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_reg[0] (.CK
       (sdram_clk), .D (n_1911), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_reg[0] (.CK
       (sdram_clk), .D (n_1924), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr_reg[0] (.CK
       (sdram_clk), .D (n_1918), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr_reg[0] (.CK
       (sdram_clk), .D (n_1917), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[0]));
  NAND2X1 g22733__2398(.A (n_2045), .B (n_2044), .Y (n_2046));
  AOI22X1 g21744__5107(.A0 (sdr_ba[0]), .A1 (n_2067), .B0
       (u_sdrc_core_u_xfr_ctl_l_ba[0]), .B1 (n_2041), .Y (n_2043));
  AOI22X1 g21745__6260(.A0 (sdr_ba[1]), .A1 (n_2067), .B0
       (u_sdrc_core_u_xfr_ctl_l_ba[1]), .B1 (n_2041), .Y (n_2042));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_dqm_reg[0] (.CK (sdram_clk), .D
       (n_1923), .Q (sdr_dqm[0]));
  OAI21XL g21256__4319(.A0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[0]), .A1 (n_2024),
       .B0 (n_1967), .Y (n_2040));
  NAND2XL g21059__8428(.A (sdram_resetn), .B (n_2044), .Y (n_2039));
  OAI2BB1X1 g21061__5526(.A0N (n_1324), .A1N (n_1965), .B0 (n_1966), .Y
       (n_2038));
  OAI2BB1X1 g21240__6783(.A0N (n_2224), .A1N (n_2035), .B0 (n_1953), .Y
       (n_2037));
  OAI2BB1X1 g21241__3680(.A0N (n_2225), .A1N (n_2035), .B0 (n_1955), .Y
       (n_2036));
  OAI2BB1X1 g21242__1617(.A0N (n_2226), .A1N (n_2035), .B0 (n_1963), .Y
       (n_2034));
  OAI2BB1X1 g21245__2802(.A0N (n_2229), .A1N (n_2035), .B0 (n_1935), .Y
       (n_2033));
  OAI2BB1X1 g21246__1705(.A0N (n_2230), .A1N (n_2035), .B0 (n_1958), .Y
       (n_2032));
  OAI2BB1X1 g21243__5122(.A0N (n_2227), .A1N (n_2035), .B0 (n_1933), .Y
       (n_2031));
  OAI2BB1X1 g21247__8246(.A0N (n_2231), .A1N (n_2035), .B0 (n_1929), .Y
       (n_2030));
  OAI2BB1X1 g21244__7098(.A0N (n_2228), .A1N (n_2035), .B0 (n_1931), .Y
       (n_2029));
  OAI2BB1X1 g21248__6131(.A0N (n_2232), .A1N (n_2035), .B0 (n_1941), .Y
       (n_2028));
  OAI2BB1X1 g21250__1881(.A0N (n_2234), .A1N (n_2035), .B0 (n_1939), .Y
       (n_2027));
  OAI2BB1X1 g21251__5115(.A0N (n_2235), .A1N (n_2035), .B0 (n_1937), .Y
       (n_2026));
  AND2XL g22564__7482(.A (n_1825), .B (n_1922), .Y (n_2092));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr_reg[0] (.CK
       (sdram_clk), .D (n_1913), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_rank_cnt_reg[0] (.CK (sdram_clk), .D
       (n_1942), .Q (u_sdrc_core_u_bank_ctl_rank_cnt[0]));
  NAND2BXL g21538__4733(.AN (n_2024), .B (n_2345), .Y (n_2025));
  NAND2BXL g21536__6161(.AN (n_2024), .B (n_2344), .Y (n_2023));
  AOI22X1 g21688__9315(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[1]),
       .A1 (n_2020), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[1]),
       .B1 (n_2019), .Y (n_2022));
  AOI22X1 g21690__9945(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[2]),
       .A1 (n_2020), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[2]),
       .B1 (n_2019), .Y (n_2021));
  AOI22X1 g21692__2883(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[3]),
       .A1 (n_2020), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[3]),
       .B1 (n_2019), .Y (n_2018));
  AOI22X1 g21702__2346(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_wrap),
       .A1 (n_2020), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_wrap), .B1
       (n_2019), .Y (n_2017));
  AOI22X1 g21686__1666(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[0]),
       .A1 (n_2020), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[0]),
       .B1 (n_2019), .Y (n_2016));
  NAND2BXL g21539__7410(.AN (n_2024), .B (n_2346), .Y (n_2015));
  AOI22XL g21890__6417(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[0]),
       .A1 (n_2020), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[0]),
       .B1 (n_2019), .Y (n_2014));
  NAND2X1 g21040__5477(.A (sdram_resetn), .B (n_2045), .Y (n_2013));
  OAI2BB1X1 g21113__2398(.A0N (n_2244), .A1N (n_2010), .B0 (n_1899), .Y
       (n_2012));
  OAI2BB1X1 g21112__5107(.A0N (n_2245), .A1N (n_2010), .B0 (n_1900), .Y
       (n_2011));
  OAI2BB1X1 g21118__6260(.A0N (cfg_sdr_tras_d[3]), .A1N (n_2008), .B0
       (n_1906), .Y (n_2009));
  OAI2BB1X1 g21119__4319(.A0N (cfg_sdr_tras_d[2]), .A1N (n_2008), .B0
       (n_1907), .Y (n_2007));
  OAI2BB1X1 g21121__8428(.A0N (cfg_sdr_tras_d[1]), .A1N (n_2008), .B0
       (n_1909), .Y (n_2006));
  NOR3BX1 g22059__5526(.AN (n_2004), .B (n_2186), .C (n_2611), .Y
       (n_2101));
  AND3XL g22061__6783(.A (sdram_resetn), .B (n_2611), .C (n_2004), .Y
       (n_2100));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_reg[1] (.CK
       (sdram_clk), .D (n_1874), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_reg[2] (.CK
       (sdram_clk), .D (n_1881), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_reg[3] (.CK
       (sdram_clk), .D (n_1877), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[3]));
  NOR3BX1 g22085__3680(.AN (n_2003), .B (n_2186), .C (n_2611), .Y
       (n_2098));
  AND3XL g22053__1617(.A (sdram_resetn), .B (n_2611), .C (n_2003), .Y
       (n_2097));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r_reg[0] (.CK
       (sdram_clk), .D (n_1883), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r[0]));
  OAI221X1 g21472__2802(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[0]), .A1
       (n_2601), .B0 (n_1210), .B1 (n_1990), .C0 (n_1903), .Y (n_2002));
  OAI2BB1X1 g21125__1705(.A0N (cfg_sdr_trcd_d[1]), .A1N (n_2600), .B0
       (n_1886), .Y (n_2001));
  OAI2BB1X1 g21122__5122(.A0N (cfg_sdr_trcd_d[2]), .A1N (n_2600), .B0
       (n_1889), .Y (n_2000));
  OAI2BB1X1 g21131__8246(.A0N (cfg_sdr_trcd_d[0]), .A1N (n_2600), .B0
       (n_1884), .Y (n_1998));
  OAI2BB1X1 g21132__7098(.A0N (cfg_sdr_tras_d[3]), .A1N (n_1996), .B0
       (n_1905), .Y (n_1997));
  OAI2BB1X1 g21133__6131(.A0N (cfg_sdr_tras_d[2]), .A1N (n_1996), .B0
       (n_1901), .Y (n_1995));
  OAI2BB1X1 g21135__1881(.A0N (cfg_sdr_tras_d[1]), .A1N (n_1996), .B0
       (n_1902), .Y (n_1994));
  OAI221X1 g21249__5115(.A0 (n_1992), .A1 (n_2601), .B0 (n_942), .B1
       (n_1990), .C0 (n_1885), .Y (n_1993));
  OAI2BB1X1 g21253__7482(.A0N (cfg_sdr_trcd_d[1]), .A1N (n_1987), .B0
       (n_1892), .Y (n_1989));
  OAI2BB1X1 g21254__4733(.A0N (cfg_sdr_trcd_d[2]), .A1N (n_1987), .B0
       (n_1891), .Y (n_1988));
  OAI2BB1X1 g21255__6161(.A0N (cfg_sdr_trcd_d[3]), .A1N (n_1987), .B0
       (n_1895), .Y (n_1986));
  AO22XL g21381__9315(.A0 (n_2352), .A1 (n_1982), .B0
       (cfg_sdr_tras_d[2]), .B1 (n_1984), .Y (n_1985));
  AO22XL g21382__9945(.A0 (n_2353), .A1 (n_1982), .B0
       (cfg_sdr_tras_d[3]), .B1 (n_1984), .Y (n_1983));
  AO22XL g21380__2883(.A0 (n_2351), .A1 (n_1982), .B0
       (cfg_sdr_tras_d[1]), .B1 (n_1984), .Y (n_1981));
  OAI22XL g21437__2346(.A0 (n_10), .A1 (n_1977), .B0 (n_1979), .B1
       (n_1975), .Y (n_1980));
  OAI22XL g21438__1666(.A0 (n_14), .A1 (n_1977), .B0 (n_1976), .B1
       (n_1975), .Y (n_1978));
  OAI211X1 g21441__7410(.A0 (n_1340), .A1 (n_1990), .B0 (n_1867), .C0
       (n_1852), .Y (n_1974));
  OAI211X1 g21442__6417(.A0 (n_1823), .A1 (n_1990), .B0 (n_1865), .C0
       (n_1849), .Y (n_1973));
  OAI211X1 g21443__5477(.A0 (n_1344), .A1 (n_1990), .B0 (n_1864), .C0
       (n_1848), .Y (n_1972));
  OAI211X1 g21444__2398(.A0 (n_1826), .A1 (n_1990), .B0 (n_1863), .C0
       (n_1847), .Y (n_1971));
  OAI211X1 g21446__5107(.A0 (n_1829), .A1 (n_1990), .B0 (n_1861), .C0
       (n_1853), .Y (n_1970));
  OAI211X1 g21445__6260(.A0 (n_1342), .A1 (n_1990), .B0 (n_1860), .C0
       (n_1850), .Y (n_1969));
  OAI2BB1X1 g21124__4319(.A0N (cfg_sdr_trcd_d[3]), .A1N (n_2600), .B0
       (n_1890), .Y (n_1968));
  NAND2X1 g21534__8428(.A (cfg_sdr_tras_d[0]), .B (n_2065), .Y
       (n_1967));
  OR4X1 g21542__5526(.A (n_17), .B (n_1965), .C (n_1803), .D (n_1964),
       .Y (n_1966));
  AOI22X1 g21655__6783(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[3]), .A1
       (n_1957), .B0 (n_1959), .B1 (n_1956), .Y (n_1963));
  AOI22X1 g21714__3680(.A0 (n_1952), .A1 (n_2068), .B0 (n_2224), .B1
       (n_2041), .Y (n_1962));
  AOI22X1 g21717__1617(.A0 (n_1954), .A1 (n_2068), .B0 (n_2225), .B1
       (n_2041), .Y (n_1961));
  AOI22X1 g21720__2802(.A0 (n_1959), .A1 (n_2068), .B0 (n_2226), .B1
       (n_2041), .Y (n_1960));
  AOI22X1 g21766__1705(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[7]), .A1
       (n_1957), .B0 (n_1945), .B1 (n_1956), .Y (n_1958));
  AOI22X1 g21762__5122(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[2]), .A1
       (n_1957), .B0 (n_1954), .B1 (n_1956), .Y (n_1955));
  AOI22X1 g21761__8246(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[1]), .A1
       (n_1957), .B0 (n_1952), .B1 (n_1956), .Y (n_1953));
  AOI22X1 g21741__7098(.A0 (n_1936), .A1 (n_2068), .B0 (n_2235), .B1
       (n_2041), .Y (n_1951));
  AOI22X1 g21740__6131(.A0 (n_1938), .A1 (n_2068), .B0 (n_2234), .B1
       (n_2041), .Y (n_1950));
  AOI22X1 g21738__1881(.A0 (n_1940), .A1 (n_2068), .B0 (n_2232), .B1
       (n_2041), .Y (n_1949));
  AOI22X1 g21736__5115(.A0 (n_1928), .A1 (n_2068), .B0 (n_2231), .B1
       (n_2041), .Y (n_1948));
  AOI22X1 g21722__7482(.A0 (n_1932), .A1 (n_2068), .B0 (n_2227), .B1
       (n_2041), .Y (n_1947));
  AOI22X1 g21732__4733(.A0 (n_1945), .A1 (n_2068), .B0 (n_2230), .B1
       (n_2041), .Y (n_1946));
  AOI22X1 g21725__6161(.A0 (n_1930), .A1 (n_2068), .B0 (n_2228), .B1
       (n_2041), .Y (n_1944));
  AOI22X1 g21728__9315(.A0 (n_1934), .A1 (n_2068), .B0 (n_2229), .B1
       (n_2041), .Y (n_1943));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[4] (.CK (sdram_clk), .D
       (n_1834), .Q (sdr_dout[4]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[1] (.CK (sdram_clk), .D
       (n_1837), .Q (sdr_dout[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[2] (.CK (sdram_clk), .D
       (n_1836), .Q (sdr_dout[2]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[3] (.CK (sdram_clk), .D
       (n_1835), .Q (sdr_dout[3]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[0] (.CK (sdram_clk), .D
       (n_1838), .Q (sdr_dout[0]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[5] (.CK (sdram_clk), .D
       (n_1833), .Q (sdr_dout[5]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[6] (.CK (sdram_clk), .D
       (n_1831), .Q (sdr_dout[6]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[7] (.CK (sdram_clk), .D
       (n_1845), .Q (sdr_dout[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r_reg[0] (.CK
       (sdram_clk), .D (n_1840), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r_reg[0] (.CK
       (sdram_clk), .D (n_1843), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r[0]));
  OAI222X1 g21475__9945(.A0 (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .A1
       (n_1764), .B0 (n_177), .B1 (n_1808), .C0
       (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .C1 (n_1705), .Y (n_1942));
  AOI22X1 g21768__2883(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[9]), .A1
       (n_1957), .B0 (n_1940), .B1 (n_1956), .Y (n_1941));
  AOI22X1 g21769__2346(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[11]), .A1
       (n_1957), .B0 (n_1938), .B1 (n_1956), .Y (n_1939));
  AOI22X1 g21770__1666(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[12]), .A1
       (n_1957), .B0 (n_1936), .B1 (n_1956), .Y (n_1937));
  AOI22X1 g21765__7410(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[6]), .A1
       (n_1957), .B0 (n_1934), .B1 (n_1956), .Y (n_1935));
  AOI22X1 g21763__6417(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[4]), .A1
       (n_1957), .B0 (n_1932), .B1 (n_1956), .Y (n_1933));
  AOI22X1 g21764__5477(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[5]), .A1
       (n_1957), .B0 (n_1930), .B1 (n_1956), .Y (n_1931));
  AOI22X1 g21767__2398(.A0 (u_sdrc_core_u_xfr_ctl_xfr_caddr[8]), .A1
       (n_1957), .B0 (n_1928), .B1 (n_1956), .Y (n_1929));
  MX2XL g21474__5107(.A (n_1806), .B (u_wb2sdrc_u_wrdatafifo_empty_q),
       .S0 (n_2594), .Y (n_1927));
  OAI221X1 g20924__4319(.A0 (n_1920), .A1 (n_2605), .B0 (n_1919), .B1
       (n_1878), .C0 (n_1832), .Y (n_1924));
  NAND4XL g21052__8428(.A (n_2593), .B (n_2609), .C (sdram_resetn), .D
       (n_2607), .Y (n_1923));
  AOI222X1 g22657__5526(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_last),
       .A1 (n_1743), .B0 (u_sdrc_core_u_xfr_ctl_l_last), .B1 (n_1828),
       .C0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_last), .C1 (n_1841), .Y
       (n_1922));
  OAI222XL g21252__6783(.A0 (n_659), .A1 (n_1894), .B0 (n_1920), .B1
       (n_2599), .C0 (n_1919), .C1 (n_1893), .Y (n_1921));
  OAI21XL g21120__3680(.A0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[0]), .A1 (n_1908),
       .B0 (n_1868), .Y (n_1918));
  OAI21XL g21136__1617(.A0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[0]), .A1 (n_1904),
       .B0 (n_1869), .Y (n_1917));
  OAI2BB1X1 g21138__2802(.A0N (cfg_sdr_trcd_d[2]), .A1N (n_2603), .B0
       (n_1858), .Y (n_1916));
  OAI2BB1X1 g21139__1705(.A0N (cfg_sdr_trcd_d[3]), .A1N (n_2603), .B0
       (n_1859), .Y (n_1915));
  OAI21XL g21221__5122(.A0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[0]), .A1 (n_1846),
       .B0 (n_1862), .Y (n_1913));
  OAI2BB1X1 g21142__8246(.A0N (cfg_sdr_trcd_d[1]), .A1N (n_2603), .B0
       (n_1854), .Y (n_1912));
  OAI2BB1X1 g21144__7098(.A0N (cfg_sdr_trcd_d[0]), .A1N (n_2603), .B0
       (n_1855), .Y (n_1911));
  NOR2X1 g21895__6131(.A (n_2186), .B (n_2003), .Y (n_2115));
  NAND3BXL g22062__1881(.AN (n_1910), .B (sdram_resetn), .C (n_2611),
       .Y (n_2078));
  NOR2X1 g21898__5115(.A (n_2186), .B (n_2004), .Y (n_2113));
  NAND3BXL g22055__7482(.AN (n_1910), .B (sdram_resetn), .C (n_1727),
       .Y (n_2079));
  NAND2X1 g21902__4733(.A (sdram_resetn), .B (n_1910), .Y (n_2080));
  INVX1 g22783(.A (n_2067), .Y (n_2044));
  NOR2X1 g22125__6161(.A (n_2186), .B (n_1842), .Y (n_2073));
  NAND2BXL g21509__9315(.AN (n_1908), .B (n_2330), .Y (n_1909));
  NAND2BXL g21510__9945(.AN (n_1908), .B (n_2331), .Y (n_1907));
  NAND2BXL g21511__2883(.AN (n_1908), .B (n_2332), .Y (n_1906));
  NAND2BXL g21503__2346(.AN (n_1904), .B (n_2339), .Y (n_1905));
  NAND2X1 g21533__1666(.A (u_sdrc_core_u_xfr_ctl_xfr_caddr[0]), .B
       (n_1957), .Y (n_1903));
  NAND2BXL g21501__7410(.AN (n_1904), .B (n_2337), .Y (n_1902));
  NAND2BXL g21502__6417(.AN (n_1904), .B (n_2338), .Y (n_1901));
  AOI33XL g21636__5477(.A0 (u_sdrc_core_u_bank_ctl_rank_cnt[2]), .A1
       (n_1898), .A2 (n_1897), .B0 (n_2247), .B1 (n_1896), .B2
       (n_2611), .Y (n_1900));
  AOI33XL g21731__2398(.A0 (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .A1
       (n_1898), .A2 (n_1897), .B0 (n_2246), .B1 (n_1896), .B2
       (n_2611), .Y (n_1899));
  OA22X1 g21773__5107(.A0 (n_657), .A1 (n_1894), .B0 (n_1875), .B1
       (n_1893), .Y (n_1895));
  OA22X1 g21771__6260(.A0 (n_658), .A1 (n_1894), .B0 (n_1873), .B1
       (n_1893), .Y (n_1892));
  OA22X1 g21772__4319(.A0 (n_661), .A1 (n_1894), .B0 (n_1879), .B1
       (n_1893), .Y (n_1891));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r_reg[0] (.CK
       (sdram_clk), .D (n_1805), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r[0]));
  AOI22X1 g21783__8428(.A0 (n_2329), .A1 (n_1888), .B0
       (cfg_sdr_trp_d[3]), .B1 (n_1887), .Y (n_1890));
  AOI22X1 g21784__5526(.A0 (n_2328), .A1 (n_1888), .B0
       (cfg_sdr_trp_d[2]), .B1 (n_1887), .Y (n_1889));
  AOI22X1 g21785__6783(.A0 (n_2327), .A1 (n_1888), .B0
       (cfg_sdr_trp_d[1]), .B1 (n_1887), .Y (n_1886));
  NAND2X1 g21858__3680(.A (u_sdrc_core_u_xfr_ctl_xfr_caddr[10]), .B
       (n_1957), .Y (n_1885));
  AOI22X1 g21782__1617(.A0 (n_2326), .A1 (n_1888), .B0
       (cfg_sdr_trp_d[0]), .B1 (n_1887), .Y (n_1884));
  NOR2X1 g20950__2802(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_t), .B (n_1812), .Y
       (n_1883));
  NAND2XL g22029__1705(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[0]),
       .B (n_2075), .Y (n_1882));
  OAI222X1 g21219__5122(.A0 (n_30), .A1 (n_2605), .B0 (n_656), .B1
       (n_1876), .C0 (n_1879), .C1 (n_1878), .Y (n_1881));
  OAI222X1 g21220__8246(.A0 (n_31), .A1 (n_2605), .B0 (n_653), .B1
       (n_1876), .C0 (n_1875), .C1 (n_1878), .Y (n_1877));
  OAI222X1 g21365__7098(.A0 (n_29), .A1 (n_2605), .B0 (n_660), .B1
       (n_1876), .C0 (n_1873), .C1 (n_1878), .Y (n_1874));
  OAI211X1 g22856__6131(.A0 (n_1872), .A1 (n_1699), .B0 (n_2059), .C0
       (n_1782), .Y (n_2122));
  AOI31X1 g22793__1881(.A0 (n_1810), .A1 (n_1809), .A2 (n_1111), .B0
       (n_1811), .Y (n_2045));
  NAND3BXL g21917__5115(.AN (n_181), .B (sdram_resetn), .C (n_1817), .Y
       (n_2024));
  MXI4X1 g22794__7482(.A (n_1870), .B (n_1871), .C (n_1871), .D
       (n_1870), .S0 (u_sdrc_core_u_xfr_ctl_xfr_st[0]), .S1
       (u_sdrc_core_u_xfr_ctl_xfr_st[1]), .Y (n_2067));
  NAND2X1 g21500__4733(.A (cfg_sdr_tras_d[0]), .B (n_1996), .Y
       (n_1869));
  NAND2X1 g21508__6161(.A (cfg_sdr_tras_d[0]), .B (n_2008), .Y
       (n_1868));
  NAND2X1 g21525__9315(.A (u_sdrc_core_u_xfr_ctl_l_len[1]), .B
       (n_1866), .Y (n_1867));
  NAND2X1 g21526__9945(.A (u_sdrc_core_u_xfr_ctl_l_len[2]), .B
       (n_1866), .Y (n_1865));
  NAND2X1 g21527__2883(.A (u_sdrc_core_u_xfr_ctl_l_len[3]), .B
       (n_1866), .Y (n_1864));
  NAND2X1 g21528__2346(.A (u_sdrc_core_u_xfr_ctl_l_len[4]), .B
       (n_1866), .Y (n_1863));
  NAND2X1 g21532__1666(.A (cfg_sdr_tras_d[0]), .B (n_1984), .Y
       (n_1862));
  NAND2X1 g21530__7410(.A (u_sdrc_core_u_xfr_ctl_l_len[6]), .B
       (n_1866), .Y (n_1861));
  NAND2X1 g21529__6417(.A (u_sdrc_core_u_xfr_ctl_l_len[5]), .B
       (n_1866), .Y (n_1860));
  AOI22X1 g21634__5477(.A0 (n_2336), .A1 (n_1857), .B0
       (cfg_sdr_trp_d[3]), .B1 (n_1856), .Y (n_1859));
  AOI22X1 g21641__2398(.A0 (n_2335), .A1 (n_1857), .B0
       (cfg_sdr_trp_d[2]), .B1 (n_1856), .Y (n_1858));
  AOI22X1 g21632__5107(.A0 (n_2333), .A1 (n_1857), .B0
       (cfg_sdr_trp_d[0]), .B1 (n_1856), .Y (n_1855));
  AOI22X1 g21633__6260(.A0 (n_2334), .A1 (n_1857), .B0
       (cfg_sdr_trp_d[1]), .B1 (n_1856), .Y (n_1854));
  DFFQXL u_sdrc_core_u_xfr_ctl_sdr_ras_n_reg(.CK (sdram_clk), .D
       (n_1784), .Q (sdr_ras_n));
  DFFQXL \u_sdrc_core_u_xfr_ctl_sdr_dqm_reg[1] (.CK (sdram_clk), .D
       (n_1776), .Q (sdr_dqm[1]));
  NAND2X1 g21854__4319(.A (n_2654), .B (n_1851), .Y (n_1853));
  NAND2X1 g21849__8428(.A (n_2355), .B (n_1851), .Y (n_1852));
  NAND2X1 g21853__5526(.A (n_2359), .B (n_1851), .Y (n_1850));
  NAND2X1 g21850__6783(.A (n_2356), .B (n_1851), .Y (n_1849));
  NAND2X1 g21851__3680(.A (n_2357), .B (n_1851), .Y (n_1848));
  NAND2X1 g21852__1617(.A (n_2358), .B (n_1851), .Y (n_1847));
  INVX1 g21819(.A (n_1846), .Y (n_1982));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_ba_reg[1] (.CK (sdram_clk), .D
       (n_1778), .Q (u_sdrc_core_u_xfr_ctl_l_ba[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_ba_reg[0] (.CK (sdram_clk), .D
       (n_1777), .Q (u_sdrc_core_u_xfr_ctl_l_ba[0]));
  NAND2X1 g21161__2802(.A (n_1726), .B (n_1792), .Y (n_1845));
  INVX1 g22893(.A (n_2595), .Y (n_1844));
  NOR2X1 g20944__1705(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_t), .B (n_1783), .Y
       (n_1843));
  INVXL g22726(.A (n_1841), .Y (n_1842));
  NOR2X1 g21013__5122(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_t), .B (n_1894), .Y
       (n_1840));
  NAND2BXL g22033__8246(.AN (u_sdrc_core_u_xfr_ctl_l_len[0]), .B
       (n_1851), .Y (n_1839));
  NAND2X1 g21153__7098(.A (n_1709), .B (n_1785), .Y (n_1838));
  NAND2X1 g21154__6131(.A (n_1723), .B (n_1799), .Y (n_1837));
  NAND2X1 g21156__1881(.A (n_1719), .B (n_1796), .Y (n_1836));
  NAND2X1 g21157__5115(.A (n_1717), .B (n_1795), .Y (n_1835));
  NAND2X1 g21158__7482(.A (n_1715), .B (n_1794), .Y (n_1834));
  NAND2X1 g21159__4733(.A (n_1713), .B (n_1793), .Y (n_1833));
  NAND2X1 g21857__6161(.A (n_2347), .B (n_1800), .Y (n_1832));
  NAND2X1 g21160__9315(.A (n_1711), .B (n_1791), .Y (n_1831));
  OAI211X1 g22688__9945(.A0 (n_1829), .A1 (n_1828), .B0 (n_1742), .C0
       (n_1702), .Y (n_1830));
  OAI211X1 g22687__2883(.A0 (n_1826), .A1 (n_1828), .B0 (n_1728), .C0
       (n_1701), .Y (n_1827));
  AOI33XL g22684__2346(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_last),
       .A1 (n_1779), .A2 (n_1804), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_last), .B1 (n_1668), .B2
       (n_1741), .Y (n_1825));
  OAI211X1 g22467__1666(.A0 (n_1823), .A1 (n_1828), .B0 (n_1729), .C0
       (n_1700), .Y (n_1824));
  NAND2X1 g21903__7410(.A (sdram_resetn), .B (n_1822), .Y (n_1975));
  NAND3BXL g21907__6417(.AN (n_1822), .B (sdram_resetn), .C (n_2611),
       .Y (n_1977));
  OA22X1 g22474__5477(.A0 (n_1775), .A1 (n_1821), .B0 (n_1820), .B1
       (n_1818), .Y (n_2004));
  OAI22X1 g22475__2398(.A0 (n_1819), .A1 (n_1821), .B0 (n_178), .B1
       (n_1200), .Y (n_1910));
  OA22X1 g22476__5107(.A0 (n_1820), .A1 (n_1821), .B0 (n_1819), .B1
       (n_1818), .Y (n_2003));
  NOR2X1 g22261__6260(.A (n_2186), .B (n_1817), .Y (n_2065));
  NOR2X1 g22266__4319(.A (n_2186), .B (n_1780), .Y (n_2020));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_start_reg[0] (.CK (sdram_clk), .D
       (n_1753), .Q (u_sdrc_core_u_xfr_ctl_l_rd_start[0]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[11] (.CK (sdram_clk), .D
       (n_1736), .Q (sdr_dout[11]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[12] (.CK (sdram_clk), .D
       (n_1746), .Q (sdr_dout[12]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[13] (.CK (sdram_clk), .D
       (n_1732), .Q (sdr_dout[13]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[14] (.CK (sdram_clk), .D
       (n_1731), .Q (sdr_dout[14]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[8] (.CK (sdram_clk), .D
       (n_1740), .Q (sdr_dout[8]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_rd_ptr_reg[3] (.RN
       (sdram_resetn), .CK (sdram_clk), .D (n_1750), .Q
       (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[3]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_rd_ptr_reg[3] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (n_1754), .Q
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[3]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[15] (.CK (sdram_clk), .D
       (n_1730), .Q (sdr_dout[15]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[9] (.CK (sdram_clk), .D
       (n_1738), .Q (sdr_dout[9]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_dout_reg[10] (.CK (sdram_clk), .D
       (n_1737), .Q (sdr_dout[10]));
  INVXL g21820(.A (n_2599), .Y (n_1987));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_rd_ptr_reg[0] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (n_1752), .Q
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]));
  INVX1 g22016(.A (n_1888), .Y (n_1812));
  AOI33XL g22854__6783(.A0 (n_2059), .A1 (n_1664), .A2 (n_2610), .B0
       (n_1810), .B1 (n_1809), .B2 (n_681), .Y (n_1811));
  NAND2X1 g22175__3680(.A (n_1898), .B (n_1897), .Y (n_1808));
  NOR2X1 g21007__2802(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_t), .B (n_1876), .Y
       (n_1805));
  NOR3BX1 g22744__1705(.AN (n_1804), .B (n_2095), .C (n_687), .Y
       (n_1841));
  NOR3XL g22064__5122(.A (n_1774), .B (n_1803), .C (n_1990), .Y
       (n_1965));
  NAND3BXL g21914__8246(.AN (n_183), .B (sdram_resetn), .C (n_1773), .Y
       (n_1846));
  NAND3BXL g21935__6131(.AN (n_187), .B (sdram_resetn), .C (n_1772), .Y
       (n_1904));
  NAND3BXL g21912__1881(.AN (n_185), .B (sdram_resetn), .C (n_1771), .Y
       (n_1908));
  NOR2X1 g22265__5115(.A (n_2186), .B (n_1744), .Y (n_2075));
  INVX1 g22026(.A (n_2601), .Y (n_2035));
  INVX1 g22027(.A (n_2105), .Y (n_2041));
  NOR2X1 g22129__7482(.A (n_1801), .B (n_1745), .Y (n_1957));
  INVX1 g22018(.A (n_1876), .Y (n_1800));
  AOI22X1 g21747__4733(.A0 (n_803), .A1 (n_1798), .B0 (n_1682), .B1
       (n_1797), .Y (n_1799));
  AOI22X1 g21748__6161(.A0 (n_808), .A1 (n_1798), .B0 (n_1686), .B1
       (n_1797), .Y (n_1796));
  AOI22X1 g21750__9315(.A0 (n_804), .A1 (n_1798), .B0 (n_1678), .B1
       (n_1797), .Y (n_1795));
  AOI22X1 g21751__9945(.A0 (n_809), .A1 (n_1798), .B0 (n_1684), .B1
       (n_1797), .Y (n_1794));
  AOI22X1 g21752__2883(.A0 (n_805), .A1 (n_1798), .B0 (n_1673), .B1
       (n_1797), .Y (n_1793));
  AOI22X1 g21754__2346(.A0 (n_795), .A1 (n_1798), .B0 (n_1675), .B1
       (n_1797), .Y (n_1792));
  AOI22X1 g21753__1666(.A0 (n_796), .A1 (n_1798), .B0 (n_1690), .B1
       (n_1797), .Y (n_1791));
  NAND2XL g21856__7410(.A (n_1211), .B (n_2068), .Y (n_1790));
  AOI22X1 g21746__5107(.A0 (n_802), .A1 (n_1798), .B0 (n_1680), .B1
       (n_1797), .Y (n_1785));
  NAND2BX1 g21011__6260(.AN (n_2126), .B (sdram_resetn), .Y (n_1784));
  INVX1 g22020(.A (n_1857), .Y (n_1783));
  AOI32X1 g22876__5526(.A0 (n_1781), .A1 (n_1348), .A2 (n_1347), .B0
       (n_1810), .B1 (n_1781), .Y (n_1782));
  NAND2XL g22745__6783(.A (n_1779), .B (n_1804), .Y (n_1780));
  AO22XL g21344__3680(.A0 (u_sdrc_core_b2x_ba[1]), .A1 (n_1956), .B0
       (u_sdrc_core_u_xfr_ctl_l_ba[1]), .B1 (n_2074), .Y (n_1778));
  AO22XL g21343__1617(.A0 (u_sdrc_core_b2x_ba[0]), .A1 (n_1956), .B0
       (u_sdrc_core_u_xfr_ctl_l_ba[0]), .B1 (n_2074), .Y (n_1777));
  NAND2XL g21162__2802(.A (n_2608), .B (n_2604), .Y (n_1776));
  NAND3BXL g22384__1705(.AN (u_sdrc_core_u_bank_ctl_i2x_cmd1[1]), .B
       (n_2165), .C (u_sdrc_core_u_bank_ctl_i2x_cmd1[0]), .Y (n_1817));
  NOR2X1 g22251__5122(.A (n_1775), .B (n_1818), .Y (n_1822));
  OAI211X1 g22130__8246(.A0 (n_1766), .A1 (n_1653), .B0 (n_1665), .C0
       (n_1667), .Y (n_2105));
  NOR2X1 g22262__6131(.A (n_2186), .B (n_1773), .Y (n_1984));
  NOR2X1 g22260__1881(.A (n_2186), .B (n_1772), .Y (n_1996));
  NOR2X1 g22263__5115(.A (n_2186), .B (n_1771), .Y (n_2008));
  NOR3BX1 g22112__7482(.AN (n_1770), .B (n_2186), .C (n_1769), .Y
       (n_1888));
  NAND3X1 g22115__4733(.A (sdram_resetn), .B (n_1768), .C (n_1767), .Y
       (n_1894));
  NOR2X1 g22126__6161(.A (n_1696), .B (n_1765), .Y (n_1866));
  NOR2X1 g22267__9315(.A (n_1766), .B (n_1765), .Y (n_1851));
  INVX1 g22013(.A (n_2010), .Y (n_1764));
  INVX1 g22151(.A (n_2068), .Y (n_1760));
  OAI21X1 g22194__2346(.A0 (n_1755), .A1 (n_1788), .B0 (n_817), .Y
       (n_1756));
  OAI2BB1X1 g21170__1666(.A0N (u_wb2sdrc_u_wrdatafifo_rd_ptr[3]), .A1N
       (n_1751), .B0 (n_1749), .Y (n_1754));
  NOR4X1 g21481__7410(.A (n_2186), .B (n_1476), .C (n_1323), .D
       (n_1828), .Y (n_1753));
  OAI22X1 g21479__6417(.A0 (n_622), .A1 (n_1806), .B0
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .B1 (n_1751), .Y (n_1752));
  OAI2BB1X1 g21169__5477(.A0N (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[3]),
       .A1N (n_1751), .B0 (n_1749), .Y (n_1750));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_rd_ptr_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[2]), .SI (n_614), .SE
       (n_1806), .Q (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[2]));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_rd_ptr_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[1]), .SI (n_616), .SE
       (n_1806), .Q (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[1]));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_rd_ptr_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[0]), .SI (n_623), .SE
       (n_1806), .Q (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[0]));
  OR2XL g22107__2398(.A (n_2186), .B (n_1767), .Y (n_1893));
  OR3X1 g22117__6260(.A (n_2186), .B (n_1703), .C (n_1704), .Y
       (n_1876));
  NOR3BX1 g22119__4319(.AN (n_1748), .B (n_2186), .C (n_1747), .Y
       (n_1857));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_rd_ptr_reg[1] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .SI
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[1]), .SE (n_1806), .Q
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_rd_ptr_reg[2] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .SI
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[2]), .SE (n_1806), .Q
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]));
  OAI2BB1X1 g21226__8428(.A0N (n_1714), .A1N (n_1739), .B0 (n_1685), .Y
       (n_1746));
  NAND2XL g22218__5526(.A (n_1724), .B (n_2074), .Y (n_1745));
  INVXL g22782(.A (n_1743), .Y (n_1744));
  AOI22XL g22716__6783(.A0 (n_1343), .A1 (n_1741), .B0
       (u_sdrc_core_u_xfr_ctl_l_len[5]), .B1 (n_1828), .Y (n_1742));
  OAI2BB1X1 g21222__3680(.A0N (n_1708), .A1N (n_1739), .B0 (n_1681), .Y
       (n_1740));
  OAI2BB1X1 g21223__1617(.A0N (n_1722), .A1N (n_1739), .B0 (n_1683), .Y
       (n_1738));
  OAI2BB1X1 g21224__2802(.A0N (n_1718), .A1N (n_1739), .B0 (n_1687), .Y
       (n_1737));
  OAI2BB1X1 g21225__1705(.A0N (n_1716), .A1N (n_1739), .B0 (n_1679), .Y
       (n_1736));
  OAI21X1 g22288__5122(.A0 (n_1660), .A1 (n_2147), .B0 (n_820), .Y
       (n_1735));
  OAI21X1 g22195__8246(.A0 (n_1661), .A1 (n_2160), .B0 (n_818), .Y
       (n_1734));
  OAI21X1 g22289__7098(.A0 (n_1659), .A1 (n_1761), .B0 (n_819), .Y
       (n_1733));
  OAI2BB1X1 g21227__6131(.A0N (n_1712), .A1N (n_1739), .B0 (n_1674), .Y
       (n_1732));
  OAI2BB1X1 g21228__1881(.A0N (n_1710), .A1N (n_1739), .B0 (n_1691), .Y
       (n_1731));
  OAI2BB1X1 g21229__5115(.A0N (n_1725), .A1N (n_1739), .B0 (n_1676), .Y
       (n_1730));
  AOI22XL g22613__7482(.A0 (n_1341), .A1 (n_1741), .B0
       (u_sdrc_core_u_xfr_ctl_l_len[1]), .B1 (n_1828), .Y (n_1729));
  AOI22XL g22715__4733(.A0 (n_1345), .A1 (n_1741), .B0
       (u_sdrc_core_u_xfr_ctl_l_len[3]), .B1 (n_1828), .Y (n_1728));
  NAND2X1 g22676__6161(.A (n_1693), .B (n_1727), .Y (n_1821));
  NAND2BX1 g22220__9315(.AN (n_1896), .B (n_1727), .Y (n_1897));
  NOR2X1 g22264__9945(.A (n_2186), .B (n_1669), .Y (n_2019));
  AOI222X1 g21557__2883(.A0 (n_1725), .A1 (n_1721), .B0 (n_801), .B1
       (n_1720), .C0 (sdr_dout[7]), .C1 (n_1724), .Y (n_1726));
  AOI222X1 g21551__2346(.A0 (n_1722), .A1 (n_1721), .B0 (n_794), .B1
       (n_1720), .C0 (sdr_dout[1]), .C1 (n_1724), .Y (n_1723));
  AOI222X1 g21552__1666(.A0 (n_1718), .A1 (n_1721), .B0 (n_799), .B1
       (n_1720), .C0 (sdr_dout[2]), .C1 (n_1724), .Y (n_1719));
  AOI222X1 g21553__7410(.A0 (n_1716), .A1 (n_1721), .B0 (n_807), .B1
       (n_1720), .C0 (sdr_dout[3]), .C1 (n_1724), .Y (n_1717));
  AOI222X1 g21554__6417(.A0 (n_1714), .A1 (n_1721), .B0 (n_800), .B1
       (n_1720), .C0 (sdr_dout[4]), .C1 (n_1724), .Y (n_1715));
  AOI222X1 g21555__5477(.A0 (n_1712), .A1 (n_1721), .B0 (n_779), .B1
       (n_1720), .C0 (sdr_dout[5]), .C1 (n_1724), .Y (n_1713));
  AOI222X1 g21556__2398(.A0 (n_1710), .A1 (n_1721), .B0 (n_797), .B1
       (n_1720), .C0 (sdr_dout[6]), .C1 (n_1724), .Y (n_1711));
  AOI222X1 g21550__5107(.A0 (n_1708), .A1 (n_1721), .B0 (n_798), .B1
       (n_1720), .C0 (sdr_dout[0]), .C1 (n_1724), .Y (n_1709));
  NAND2X1 g22102__4319(.A (n_1896), .B (n_2611), .Y (n_1705));
  NOR2X1 g22103__8428(.A (n_1694), .B (n_2611), .Y (n_2010));
  NAND2X1 g22104__5526(.A (sdram_resetn), .B (n_1704), .Y (n_1878));
  AND2XL g22108__6783(.A (sdram_resetn), .B (n_1747), .Y (n_1856));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_st_reg[0] (.CK (sdram_clk), .D
       (n_1656), .Q (u_sdrc_core_u_xfr_ctl_xfr_st[0]));
  NAND2XL g22738__1617(.A (u_sdrc_core_u_xfr_ctl_l_len[6]), .B
       (n_1828), .Y (n_1702));
  NAND2XL g22730__2802(.A (u_sdrc_core_u_xfr_ctl_l_len[4]), .B
       (n_1828), .Y (n_1701));
  NAND2XL g22650__1705(.A (u_sdrc_core_u_xfr_ctl_l_len[2]), .B
       (n_1828), .Y (n_1700));
  INVX1 g22884(.A (n_1781), .Y (n_1699));
  NAND3BXL g22379__5122(.AN (u_sdrc_core_u_bank_ctl_i2x_cmd3[1]), .B
       (n_2155), .C (u_sdrc_core_u_bank_ctl_i2x_cmd3[0]), .Y (n_1771));
  NAND2X1 g22661__8246(.A (n_2141), .B (n_1788), .Y (n_2133));
  INVX1 g22308(.A (n_2074), .Y (n_1765));
  OAI22X1 g22919__7098(.A0 (n_1475), .A1 (n_1698), .B0 (n_1809), .B1
       (n_1697), .Y (n_1802));
  NAND3BXL g22376__6131(.AN (u_sdrc_core_u_bank_ctl_i2x_cmd0[1]), .B
       (n_2162), .C (u_sdrc_core_u_bank_ctl_i2x_cmd0[0]), .Y (n_1773));
  NOR3X1 g22792__1881(.A (n_1828), .B (n_1654), .C (n_686), .Y
       (n_1743));
  MX2XL g22874__5115(.A (n_1697), .B (n_1647), .S0 (n_1696), .Y
       (n_1871));
  NAND3BXL g22377__7482(.AN (u_sdrc_core_u_bank_ctl_i2x_cmd2[1]), .B
       (n_2152), .C (u_sdrc_core_u_bank_ctl_i2x_cmd2[0]), .Y (n_1772));
  NOR2X1 g22773__4733(.A (n_1695), .B (n_1828), .Y (n_1804));
  NAND2X1 g22221__6161(.A (n_1694), .B (n_2611), .Y (n_1898));
  NAND2X1 g22677__9315(.A (n_1693), .B (n_2611), .Y (n_1818));
  OAI32X1 g22763__9945(.A0 (n_1643), .A1 (n_1628), .A2 (n_563), .B0
       (n_1692), .B1 (n_1662), .Y (n_2126));
  INVX1 g22311(.A (n_1956), .Y (n_1990));
  AOI22X1 g21759__2883(.A0 (n_1690), .A1 (n_1689), .B0 (sdr_dout[14]),
       .B1 (n_1724), .Y (n_1691));
  AOI22X1 g21670__1666(.A0 (n_1686), .A1 (n_1689), .B0 (sdr_dout[10]),
       .B1 (n_1724), .Y (n_1687));
  AOI22X1 g21735__7410(.A0 (n_1684), .A1 (n_1689), .B0 (sdr_dout[12]),
       .B1 (n_1724), .Y (n_1685));
  AOI22X1 g21743__6417(.A0 (n_1682), .A1 (n_1689), .B0 (sdr_dout[9]),
       .B1 (n_1724), .Y (n_1683));
  AOI22X1 g21755__5477(.A0 (n_1680), .A1 (n_1689), .B0 (sdr_dout[8]),
       .B1 (n_1724), .Y (n_1681));
  AOI22X1 g21757__2398(.A0 (n_1678), .A1 (n_1689), .B0 (sdr_dout[11]),
       .B1 (n_1724), .Y (n_1679));
  AOI22X1 g21760__6260(.A0 (n_1675), .A1 (n_1689), .B0 (sdr_dout[15]),
       .B1 (n_1724), .Y (n_1676));
  AOI22X1 g21758__4319(.A0 (n_1673), .A1 (n_1689), .B0 (sdr_dout[13]),
       .B1 (n_1724), .Y (n_1674));
  NAND2X1 g22044__5526(.A (n_640), .B (n_2155), .Y (n_1670));
  NAND2X1 g21667__6783(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[3]), .B
       (n_1806), .Y (n_1749));
  AND2XL g22105__3680(.A (sdram_resetn), .B (n_1769), .Y (n_1887));
  OA21X1 g22306__1617(.A0 (n_810), .A1
       (u_sdrc_core_u_bs_convert_wr_xfr_count[1]), .B0 (n_1649), .Y
       (n_1798));
  NAND2X1 g22742__2802(.A (n_1668), .B (n_1741), .Y (n_1669));
  OAI21XL g22335__1705(.A0 (u_sdrc_core_u_xfr_ctl_l_wrap), .A1
       (n_1698), .B0 (n_1766), .Y (n_1667));
  AOI21XL g22871__8246(.A0 (n_1663), .A1 (n_1872), .B0 (n_1662), .Y
       (n_1664));
  NAND3BXL g22380__7098(.AN (n_1648), .B (n_1698), .C
       (u_sdrc_core_u_bank_ctl_i2x_cmd3[0]), .Y (n_1770));
  OAI2BB1X1 g22873__6131(.A0N (n_547), .A1N (n_1698), .B0 (n_637), .Y
       (n_1870));
  NAND3BXL g22477__1881(.AN (u_sdrc_core_u_bank_ctl_i2x_cmd1[0]), .B
       (n_1698), .C (n_1655), .Y (n_1767));
  NOR2X1 g22393__5115(.A (n_1661), .B (n_2162), .Y (n_2159));
  NOR2X1 g22394__7482(.A (n_1660), .B (n_2152), .Y (n_2146));
  INVX1 g22714(.A (n_2611), .Y (n_1727));
  NOR2X1 g22396__4733(.A (n_1659), .B (n_2155), .Y (n_2150));
  NAND2BX1 g22889__6161(.AN (n_1658), .B (n_1662), .Y (n_1781));
  INVX1 g22692(.A (n_1788), .Y (n_2165));
  NOR2X1 g22405__9315(.A (n_2186), .B (n_1741), .Y (n_2074));
  AND2X1 g22408__9945(.A (sdram_resetn), .B (n_1741), .Y (n_1956));
  NOR2X1 g21053__2883(.A (n_2186), .B (n_1644), .Y (n_1656));
  NAND3X1 g22382__2346(.A (n_1698), .B
       (u_sdrc_core_u_bank_ctl_i2x_cmd1[0]), .C (n_1655), .Y (n_1768));
  NAND3XL g22389__1666(.A (n_1698), .B
       (u_sdrc_core_u_bank_ctl_i2x_cmd2[0]), .C (n_213), .Y (n_1748));
  NOR4X1 g22473__7410(.A (n_1872), .B
       (u_sdrc_core_u_bank_ctl_i2x_cmd0[1]), .C
       (u_sdrc_core_u_bank_ctl_i2x_cmd0[0]), .D (n_1654), .Y (n_1704));
  NOR4X1 g22472__6417(.A (n_1872), .B
       (u_sdrc_core_u_bank_ctl_i2x_cmd2[0]), .C
       (u_sdrc_core_u_bank_ctl_i2x_cmd2[1]), .D (n_1646), .Y (n_1747));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_xfr_st_reg[1] (.CK (sdram_clk), .D
       (n_1645), .Q (u_sdrc_core_u_xfr_ctl_xfr_st[1]));
  NOR2X1 g22509__5477(.A (n_1652), .B (n_1698), .Y (n_1653));
  INVX1 g22501(.A (n_1806), .Y (n_1751));
  INVX1 g22498(.A (n_2155), .Y (n_1761));
  INVX1 g22499(.A (n_2162), .Y (n_2160));
  NAND2X1 g22704__2398(.A (n_1092), .B (n_1698), .Y (n_1788));
  INVX1 g22500(.A (n_2152), .Y (n_2147));
  INVX1 g22796(.A (n_1741), .Y (n_1828));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_den_n_reg[0] (.CK (sdram_clk), .D
       (n_1650), .Q (sdr_den_n[0]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_sdr_den_n_reg[1] (.CK (sdram_clk), .D
       (n_1650), .Q (sdr_den_n[1]));
  AOI22XL g22470__6260(.A0 (u_sdrc_core_u_bs_convert_wr_xfr_count[0]),
       .A1 (n_1640), .B0 (n_1641), .B1 (n_1642), .Y (n_1649));
  NOR3X1 g22375__4319(.A (n_1872), .B
       (u_sdrc_core_u_bank_ctl_i2x_cmd0[1]), .C (n_218), .Y (n_1703));
  NOR3X1 g22398__8428(.A (n_1872), .B
       (u_sdrc_core_u_bank_ctl_i2x_cmd3[0]), .C (n_1648), .Y (n_1769));
  NOR2X1 g22574__5526(.A (n_868), .B (n_1872), .Y (n_2155));
  NAND2XL g22888__6783(.A (n_1652), .B (n_1872), .Y (n_1647));
  NAND2X1 g22928__3680(.A (u_sdrc_core_u_xfr_ctl_l_wrap), .B (n_1872),
       .Y (n_1697));
  NOR2X1 g22905__1617(.A (n_716), .B (n_1872), .Y (n_1662));
  NOR2X1 g22576__2802(.A (n_1646), .B (n_1872), .Y (n_2152));
  NOR2X1 g22575__1705(.A (n_1654), .B (n_1872), .Y (n_2162));
  NOR2X1 g22826__5122(.A (n_1441), .B (n_1872), .Y (n_1741));
  AO21X1 g22578__8246(.A0 (cfg_sdr_width[1]), .A1 (n_1636), .B0
       (n_1639), .Y (n_1806));
  AOI31X1 g21163__7098(.A0 (n_1369), .A1 (n_1337), .A2 (n_1626), .B0
       (n_2186), .Y (n_1645));
  AOI221X1 g21786__6131(.A0 (n_1488), .A1 (n_1562), .B0 (n_1643), .B1
       (n_1382), .C0 (n_2612), .Y (n_1644));
  NOR2X1 g22268__1881(.A (n_1635), .B (n_1642), .Y (n_1721));
  NOR2X1 g22127__5115(.A (n_1641), .B (n_1640), .Y (n_1739));
  AOI21X1 g22479__7482(.A0 (u_sdrc_core_u_bs_convert_wr_xfr_count[1]),
       .A1 (cfg_sdr_width[1]), .B0 (n_1637), .Y (n_1720));
  NOR3X1 g22270__4733(.A (n_1642), .B (n_1641), .C
       (u_sdrc_core_u_bs_convert_wr_xfr_count[1]), .Y (n_1797));
  NOR2X1 g22269__6161(.A (cfg_sdr_width[1]), .B (n_1638), .Y (n_1689));
  INVX1 g22935(.A (n_1872), .Y (n_1698));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_rd_next_reg[0] (.CK (sdram_clk), .D
       (n_1634), .Q (u_sdrc_core_u_xfr_ctl_l_rd_next[0]));
  SDFFRHQX1 u_wb2sdrc_u_cmdfifo_full_q_reg(.RN (n_2200), .CK
       (wb_clk_i), .D (n_1602), .SI (u_wb2sdrc_cmdfifo_full), .SE
       (n_1616), .Q (u_wb2sdrc_cmdfifo_full));
  OAI32X1 g22682__9315(.A0 (n_1195), .A1 (n_1641), .A2 (n_1724), .B0
       (n_193), .B1 (n_1724), .Y (n_1639));
  NAND2X1 g21181__9945(.A (sdram_resetn), .B (n_1964), .Y (n_1650));
  AND2X1 g22936__2883(.A (n_1629), .B (n_2613), .Y (n_1872));
  OAI2BB1X1 g22338__2346(.A0N
       (u_sdrc_core_u_bs_convert_wr_xfr_count[0]), .A1N
       (cfg_sdr_width[0]), .B0 (n_1774), .Y (n_1638));
  OAI21X1 g22521__1666(.A0 (n_1641), .A1 (n_1060), .B0 (n_1774), .Y
       (n_1637));
  NAND2X1 g22662__7410(.A (n_1282), .B (n_1774), .Y (n_1640));
  NAND2X1 g22675__6417(.A (cfg_sdr_width[1]), .B (n_1774), .Y (n_1642));
  SDFFRHQX1 u_wb2sdrc_u_rddatafifo_full_q_reg(.RN (sdram_resetn), .CK
       (sdram_clk), .D (n_1462), .SI
       (u_wb2sdrc_u_rddatafifo_full_q_781), .SE (n_1506), .Q
       (u_wb2sdrc_u_rddatafifo_full_q_781));
  SDFFRHQX1 u_wb2sdrc_pending_read_reg(.RN (n_2200), .CK (wb_clk_i), .D
       (n_1500), .SI (u_wb2sdrc_pending_read), .SE (n_1501), .Q
       (u_wb2sdrc_pending_read));
  DFFSHQX1 u_wb2sdrc_u_rddatafifo_empty_q_reg(.SN (n_2200), .CK
       (wb_clk_i), .D (n_1625), .Q (u_wb2sdrc_u_rddatafifo_empty_q));
  DFFHQX1 u_sdrc_core_u_req_gen_page_ovflw_r_reg(.CK (sdram_clk), .D
       (n_1614), .Q (u_sdrc_core_u_req_gen_page_ovflw_r));
  NOR2XL g22694__5477(.A (n_1635), .B (n_1724), .Y (n_1636));
  AND2XL g20981__2398(.A (sdram_resetn), .B (n_1801), .Y (n_1634));
  NAND2X1 g22256__4319(.A (sdram_resetn), .B (n_1724), .Y (n_1964));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[0] (.CK (sdram_clk),
       .D (n_2616), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[0]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[2] (.CK (sdram_clk),
       .D (n_1582), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[2]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[3] (.CK (sdram_clk),
       .D (n_1581), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[3]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[4] (.CK (sdram_clk),
       .D (n_1580), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[4]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[5] (.CK (sdram_clk),
       .D (n_1579), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[5]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[6] (.CK (sdram_clk),
       .D (n_1576), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[6]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[1] (.CK (sdram_clk),
       .D (n_1584), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[1]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][22] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [22]), .SI (wb_addr_i[22]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [22]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_grey_wr_ptr_reg[2] (.RN (n_2200), .CK
       (wb_clk_i), .D (n_1560), .Q
       (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[2]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][27] (.CK (wb_clk_i), .D
       (n_1571), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [27]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][28] (.CK (wb_clk_i), .D
       (n_1570), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [28]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][29] (.CK (wb_clk_i), .D
       (n_1568), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [29]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][30] (.CK (wb_clk_i), .D
       (n_1569), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [30]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][31] (.CK (wb_clk_i), .D
       (n_1567), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [31]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][33] (.CK (wb_clk_i), .D
       (n_1565), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [33]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][34] (.CK (wb_clk_i), .D
       (n_1564), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [34]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][35] (.CK (wb_clk_i), .D
       (n_1563), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [35]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][24] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [24]), .SI (wb_addr_i[24]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [24]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_wr_ptr_reg[2] (.RN (n_2200), .CK
       (wb_clk_i), .D (n_1561), .Q (u_wb2sdrc_u_cmdfifo_wr_ptr[2]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][26] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [26]), .SI (n_1621), .SE (n_1630),
       .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [26]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][0] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [0]), .SI (wb_addr_i[0]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [0]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][1] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [1]), .SI (wb_addr_i[1]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [1]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][3] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [3]), .SI (wb_addr_i[3]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [3]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][4] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [4]), .SI (wb_addr_i[4]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [4]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][5] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [5]), .SI (wb_addr_i[5]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [5]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][7] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [7]), .SI (wb_addr_i[7]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [7]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][11] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [11]), .SI (wb_addr_i[11]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [11]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][12] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [12]), .SI (wb_addr_i[12]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [12]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][13] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [13]), .SI (wb_addr_i[13]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [13]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][15] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [15]), .SI (wb_addr_i[15]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [15]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][16] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [16]), .SI (wb_addr_i[16]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [16]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][17] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [17]), .SI (wb_addr_i[17]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [17]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[9] (.CK (sdram_clk),
       .D (n_1575), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[9]));
  DFFHQX1 \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[12] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_req_gen_max_r2b_len_r[12]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[11] (.CK (sdram_clk),
       .D (n_1573), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[11]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[10] (.CK (sdram_clk),
       .D (n_1574), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[10]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[8] (.CK (sdram_clk),
       .D (n_1577), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[8]));
  DFFQXL \u_sdrc_core_u_req_gen_max_r2b_len_r_reg[7] (.CK (sdram_clk),
       .D (n_1578), .Q (u_sdrc_core_u_req_gen_max_r2b_len_r[7]));
  OAI221X1 g22938__8428(.A0 (n_1627), .A1 (n_1554), .B0 (n_1628), .B1
       (n_1627), .C0 (n_2615), .Y (n_1629));
  AOI211XL g22040__5526(.A0 (n_1612), .A1 (n_1309), .B0 (n_1477), .C0
       (n_1371), .Y (n_1626));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][8] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [8]), .SI (wb_addr_i[8]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [8]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][6] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [6]), .SI (wb_addr_i[6]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [6]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][2] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [2]), .SI (wb_addr_i[2]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [2]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][14] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [14]), .SI (wb_addr_i[14]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [14]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][20] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [20]), .SI (wb_addr_i[20]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [20]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][10] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [10]), .SI (wb_addr_i[10]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [10]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][18] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [18]), .SI (wb_addr_i[18]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [18]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][19] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [19]), .SI (wb_addr_i[19]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [19]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][32] (.CK (wb_clk_i), .D
       (n_1566), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [32]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][25] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [25]), .SI (wb_addr_i[25]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [25]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][23] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [23]), .SI (wb_addr_i[23]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [23]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][21] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [21]), .SI (wb_addr_i[21]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [21]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[0][9] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_cmdfifo_mem[0] [9]), .SI (wb_addr_i[9]), .SE
       (n_1630), .Q (\u_wb2sdrc_u_cmdfifo_mem[0] [9]));
  INVX1 g22769(.A (n_1724), .Y (n_1774));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[4] (.CK (sdram_clk), .D
       (n_1548), .Q (u_sdrc_core_r2b_raddr[4]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[3] (.CK (sdram_clk), .D
       (n_1546), .Q (u_sdrc_core_r2b_raddr[3]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[2] (.CK (sdram_clk), .D
       (n_1549), .Q (u_sdrc_core_r2b_raddr[2]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[6] (.CK (sdram_clk), .D
       (n_1545), .Q (u_sdrc_core_r2b_raddr[6]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[1] (.CK (sdram_clk), .D
       (n_1551), .Q (u_sdrc_core_r2b_raddr[1]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[7] (.CK (sdram_clk), .D
       (n_1544), .Q (u_sdrc_core_r2b_raddr[7]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[9] (.CK (sdram_clk), .D
       (n_1585), .Q (u_sdrc_core_r2b_raddr[9]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[5] (.CK (sdram_clk), .D
       (n_1547), .Q (u_sdrc_core_r2b_raddr[5]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[8] (.CK (sdram_clk), .D
       (n_1543), .Q (u_sdrc_core_r2b_raddr[8]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[0] (.CK (sdram_clk), .D
       (n_1552), .Q (u_sdrc_core_r2b_raddr[0]));
  MX2X1 g21478__6783(.A (n_1453), .B (u_wb2sdrc_u_rddatafifo_empty_q),
       .S0 (n_2619), .Y (n_1625));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][35] (.CK (wb_clk_i), .D
       (n_1498), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [35]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][1] (.CK (wb_clk_i), .D
       (wb_addr_i[1]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [1]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][16] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [16]), .SI (wb_dat_i[16]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [16]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][22] (.CK (wb_clk_i), .D
       (wb_addr_i[22]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [22]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [22]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][28] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [28]), .SI (wb_dat_i[28]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [28]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][32] (.CK (wb_clk_i), .D
       (n_1514), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [32]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][28] (.CK (wb_clk_i), .D
       (n_1516), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [28]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][29] (.CK (wb_clk_i), .D
       (n_1493), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [29]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][30] (.CK (wb_clk_i), .D
       (n_1517), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [30]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][31] (.CK (wb_clk_i), .D
       (n_1515), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [31]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][33] (.CK (wb_clk_i), .D
       (n_1513), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [33]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][34] (.CK (wb_clk_i), .D
       (n_1511), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [34]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][35] (.CK (wb_clk_i), .D
       (n_1512), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [35]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][28] (.CK (wb_clk_i), .D
       (n_1509), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [28]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][29] (.CK (wb_clk_i), .D
       (n_1508), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [29]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][30] (.CK (wb_clk_i), .D
       (n_1504), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [30]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][31] (.CK (wb_clk_i), .D
       (n_1507), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [31]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][32] (.CK (wb_clk_i), .D
       (n_1502), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [32]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][33] (.CK (wb_clk_i), .D
       (n_1503), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [33]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][34] (.CK (wb_clk_i), .D
       (n_1499), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [34]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][24] (.CK (wb_clk_i), .D
       (wb_addr_i[24]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [24]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][32] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [32]), .SI (n_1607), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [32]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][16] (.CK (wb_clk_i), .D
       (wb_addr_i[16]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [16]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [16]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][18] (.CK (wb_clk_i), .D
       (wb_addr_i[18]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [18]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [18]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][20] (.CK (wb_clk_i), .D
       (wb_addr_i[20]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [20]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [20]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][9] (.CK (wb_clk_i), .D
       (wb_addr_i[9]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [9]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [9]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][28] (.CK (wb_clk_i), .D
       (n_1496), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [28]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][29] (.CK (wb_clk_i), .D
       (n_1495), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [29]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][30] (.CK (wb_clk_i), .D
       (n_1494), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [30]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][32] (.CK (wb_clk_i), .D
       (n_1492), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [32]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][33] (.CK (wb_clk_i), .D
       (n_1491), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [33]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][34] (.CK (wb_clk_i), .D
       (n_1490), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [34]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][5] (.CK (wb_clk_i), .D
       (wb_addr_i[5]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [5]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [5]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][27] (.CK (wb_clk_i), .D
       (n_1497), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [27]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][3] (.CK (wb_clk_i), .D
       (wb_addr_i[3]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [3]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [3]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][27] (.CK (wb_clk_i), .D
       (n_1520), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [27]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][27] (.CK (wb_clk_i), .D
       (n_1510), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [27]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[8] (.CK
       (sdram_clk), .D (n_1479), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[8]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[9] (.CK
       (sdram_clk), .D (n_1478), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[9]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[10] (.CK
       (sdram_clk), .D (n_1480), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[10]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[11] (.CK
       (sdram_clk), .D (n_1482), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[11]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[12] (.CK
       (sdram_clk), .D (n_1485), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[12]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[13] (.CK
       (sdram_clk), .D (n_1486), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[13]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[14] (.CK
       (sdram_clk), .D (n_1481), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[14]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][21] (.CK (wb_clk_i), .D
       (wb_addr_i[21]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [21]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [21]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][7] (.CK (wb_clk_i), .D
       (wb_addr_i[7]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [7]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [7]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][13] (.CK (wb_clk_i), .D
       (wb_addr_i[13]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [13]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [13]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][9] (.CK (wb_clk_i), .D
       (wb_addr_i[9]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [9]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [9]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][9] (.CK (wb_clk_i), .D
       (wb_addr_i[9]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [9]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][24] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [24]), .SI (wb_dat_i[24]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [24]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][11] (.CK (wb_clk_i), .D
       (wb_addr_i[11]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [11]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][20] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [20]), .SI (wb_dat_i[20]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [20]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][19] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [19]), .SI (wb_dat_i[19]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][18] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [18]), .SI (wb_dat_i[18]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [18]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][17] (.CK (wb_clk_i), .D
       (wb_addr_i[17]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [17]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][22] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [22]), .SI (wb_dat_i[22]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [22]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][23] (.CK (wb_clk_i), .D
       (wb_addr_i[23]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [23]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [23]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][20] (.CK (wb_clk_i), .D
       (wb_addr_i[20]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [20]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [20]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][19] (.CK (wb_clk_i), .D
       (wb_addr_i[19]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [19]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [19]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][18] (.CK (wb_clk_i), .D
       (wb_addr_i[18]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [18]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [18]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][16] (.CK (wb_clk_i), .D
       (wb_addr_i[16]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [16]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [16]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][15] (.CK (wb_clk_i), .D
       (wb_addr_i[15]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [15]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [15]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][14] (.CK (wb_clk_i), .D
       (wb_addr_i[14]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [14]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [14]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][12] (.CK (wb_clk_i), .D
       (wb_addr_i[12]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [12]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [12]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][10] (.CK (wb_clk_i), .D
       (wb_addr_i[10]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [10]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [10]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][8] (.CK (wb_clk_i), .D
       (wb_addr_i[8]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [8]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [8]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][6] (.CK (wb_clk_i), .D
       (wb_addr_i[6]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [6]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [6]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][4] (.CK (wb_clk_i), .D
       (wb_addr_i[4]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [4]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [4]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][3] (.CK (wb_clk_i), .D
       (wb_addr_i[3]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [3]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [3]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][2] (.CK (wb_clk_i), .D
       (wb_addr_i[2]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [2]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [2]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][0] (.CK (wb_clk_i), .D
       (wb_addr_i[0]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [0]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [0]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][25] (.CK (wb_clk_i), .D
       (wb_addr_i[25]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [25]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [25]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][26] (.CK (wb_clk_i), .D
       (n_1621), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [26]), .SE (n_1622),
       .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [26]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][23] (.CK (wb_clk_i), .D
       (wb_addr_i[23]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [23]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [23]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][22] (.CK (wb_clk_i), .D
       (wb_addr_i[22]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [22]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [22]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][21] (.CK (wb_clk_i), .D
       (wb_addr_i[21]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [21]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [21]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][19] (.CK (wb_clk_i), .D
       (wb_addr_i[19]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [19]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [19]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][17] (.CK (wb_clk_i), .D
       (wb_addr_i[17]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [17]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [17]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][15] (.CK (wb_clk_i), .D
       (wb_addr_i[15]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [15]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [15]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][14] (.CK (wb_clk_i), .D
       (wb_addr_i[14]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [14]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [14]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][13] (.CK (wb_clk_i), .D
       (wb_addr_i[13]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [13]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][0] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [0]), .SI (wb_dat_i[0]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [0]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][1] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [1]), .SI (wb_dat_i[1]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][2] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [2]), .SI (wb_dat_i[2]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][3] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [3]), .SI (wb_dat_i[3]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][5] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [5]), .SI (wb_dat_i[5]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][7] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [7]), .SI (wb_dat_i[7]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][9] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [9]), .SI (wb_dat_i[9]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][11] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [11]), .SI (wb_dat_i[11]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][13] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [13]), .SI (wb_dat_i[13]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][14] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [14]), .SI (wb_dat_i[14]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [14]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][15] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [15]), .SI (wb_dat_i[15]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][17] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [17]), .SI (wb_dat_i[17]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][18] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [18]), .SI (wb_dat_i[18]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][19] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [19]), .SI (wb_dat_i[19]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][21] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [21]), .SI (wb_dat_i[21]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][22] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [22]), .SI (wb_dat_i[22]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [22]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][23] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [23]), .SI (wb_dat_i[23]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][25] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [25]), .SI (wb_dat_i[25]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][27] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [27]), .SI (wb_dat_i[27]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][29] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [29]), .SI (wb_dat_i[29]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [29]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][30] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [30]), .SI (wb_dat_i[30]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][31] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [31]), .SI (wb_dat_i[31]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][33] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [33]), .SI (n_1618), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [33]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][34] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [34]), .SI (n_1610), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][35] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [35]), .SI (n_1617), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [35]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][1] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [1]), .SI (wb_dat_i[1]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][3] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [3]), .SI (wb_dat_i[3]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][5] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [5]), .SI (wb_dat_i[5]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][7] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [7]), .SI (wb_dat_i[7]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][9] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [9]), .SI (wb_dat_i[9]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][10] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [10]), .SI (wb_dat_i[10]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [10]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][11] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [11]), .SI (wb_dat_i[11]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][13] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [13]), .SI (wb_dat_i[13]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][17] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [17]), .SI (wb_dat_i[17]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][18] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [18]), .SI (wb_dat_i[18]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][19] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [19]), .SI (wb_dat_i[19]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][21] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [21]), .SI (wb_dat_i[21]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][25] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [25]), .SI (wb_dat_i[25]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][26] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [26]), .SI (wb_dat_i[26]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [26]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][27] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [27]), .SI (wb_dat_i[27]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][29] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [29]), .SI (wb_dat_i[29]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [29]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][30] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [30]), .SI (wb_dat_i[30]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][31] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [31]), .SI (wb_dat_i[31]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][33] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [33]), .SI (n_1618), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [33]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][35] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [35]), .SI (n_1617), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [35]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][1] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [1]), .SI (wb_dat_i[1]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][3] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [3]), .SI (wb_dat_i[3]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][5] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [5]), .SI (wb_dat_i[5]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][6] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [6]), .SI (wb_dat_i[6]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][7] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [7]), .SI (wb_dat_i[7]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][9] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [9]), .SI (wb_dat_i[9]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][13] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [13]), .SI (wb_dat_i[13]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][14] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [14]), .SI (wb_dat_i[14]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [14]));
  SDFFRHQX1 u_wb2sdrc_u_wrdatafifo_full_q_reg(.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_wrdatafifo_full), .SI (n_1394), .SE
       (n_2622), .Q (u_wb2sdrc_wrdatafifo_full));
  AOI33XL g21900__3680(.A0 (n_1447), .A1
       (u_wb2sdrc_u_cmdfifo_wr_cnt[1]), .A2 (n_1615), .B0 (n_2626), .B1
       (u_wb2sdrc_cmdfifo_full), .B2 (n_1615), .Y (n_1616));
  NOR3BX1 g21176__1617(.AN (n_2243), .B (u_sdrc_core_r2b_wrap), .C
       (n_1583), .Y (n_1614));
  OA22X1 g22940__2802(.A0 (n_1612), .A1 (n_2620), .B0 (n_1612), .B1
       (n_1643), .Y (n_1613));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][22] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [22]), .SI (wb_dat_i[22]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [22]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][23] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [23]), .SI (wb_dat_i[23]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][25] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [25]), .SI (wb_dat_i[25]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][26] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [26]), .SI (wb_dat_i[26]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [26]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][27] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [27]), .SI (wb_dat_i[27]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][29] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [29]), .SI (wb_dat_i[29]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [29]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][30] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [30]), .SI (wb_dat_i[30]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][31] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [31]), .SI (wb_dat_i[31]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][33] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [33]), .SI (n_1618), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [33]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][34] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [34]), .SI (n_1610), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][35] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [35]), .SI (n_1617), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [35]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][0] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [0]), .SI (wb_dat_i[0]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [0]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][1] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [1]), .SI (wb_dat_i[1]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][3] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [3]), .SI (wb_dat_i[3]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][5] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [5]), .SI (wb_dat_i[5]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][7] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [7]), .SI (wb_dat_i[7]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][9] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [9]), .SI (wb_dat_i[9]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][13] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [13]), .SI (wb_dat_i[13]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][14] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [14]), .SI (wb_dat_i[14]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [14]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][15] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [15]), .SI (wb_dat_i[15]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][17] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [17]), .SI (wb_dat_i[17]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][18] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [18]), .SI (wb_dat_i[18]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][19] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [19]), .SI (wb_dat_i[19]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][21] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [21]), .SI (wb_dat_i[21]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][23] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [23]), .SI (wb_dat_i[23]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][25] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [25]), .SI (wb_dat_i[25]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][27] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [27]), .SI (wb_dat_i[27]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][29] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [29]), .SI (wb_dat_i[29]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [29]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][30] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [30]), .SI (wb_dat_i[30]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][31] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [31]), .SI (wb_dat_i[31]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][33] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [33]), .SI (n_1618), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [33]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][35] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [35]), .SI (n_1617), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [35]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[15] (.CK
       (sdram_clk), .D (n_1483), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[15]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][25] (.CK (wb_clk_i), .D
       (wb_addr_i[25]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [25]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [25]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][26] (.CK (wb_clk_i), .D
       (n_1621), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [26]), .SE (n_1624),
       .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [26]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[2][24] (.CK (wb_clk_i), .D
       (wb_addr_i[24]), .SI (\u_wb2sdrc_u_cmdfifo_mem[2] [24]), .SE
       (n_1624), .Q (\u_wb2sdrc_u_cmdfifo_mem[2] [24]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][0] (.CK (wb_clk_i), .D
       (wb_addr_i[0]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [0]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [0]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][2] (.CK (wb_clk_i), .D
       (wb_addr_i[2]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [2]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [2]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][3] (.CK (wb_clk_i), .D
       (wb_addr_i[3]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [3]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [3]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][4] (.CK (wb_clk_i), .D
       (wb_addr_i[4]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [4]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [4]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][6] (.CK (wb_clk_i), .D
       (wb_addr_i[6]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [6]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [6]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][7] (.CK (wb_clk_i), .D
       (wb_addr_i[7]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [7]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [7]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][8] (.CK (wb_clk_i), .D
       (wb_addr_i[8]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [8]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [8]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][10] (.CK (wb_clk_i), .D
       (wb_addr_i[10]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [10]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [10]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][12] (.CK (wb_clk_i), .D
       (wb_addr_i[12]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [12]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [12]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][14] (.CK (wb_clk_i), .D
       (wb_addr_i[14]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [14]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [14]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][15] (.CK (wb_clk_i), .D
       (wb_addr_i[15]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [15]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [15]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][16] (.CK (wb_clk_i), .D
       (wb_addr_i[16]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [16]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [16]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][18] (.CK (wb_clk_i), .D
       (wb_addr_i[18]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [18]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [18]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][19] (.CK (wb_clk_i), .D
       (wb_addr_i[19]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [19]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [19]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][20] (.CK (wb_clk_i), .D
       (wb_addr_i[20]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [20]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [20]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][22] (.CK (wb_clk_i), .D
       (wb_addr_i[22]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [22]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [22]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][23] (.CK (wb_clk_i), .D
       (wb_addr_i[23]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [23]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [23]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][24] (.CK (wb_clk_i), .D
       (wb_addr_i[24]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [24]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [24]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][26] (.CK (wb_clk_i), .D
       (n_1621), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [26]), .SE (n_1608),
       .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [26]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][0] (.CK (wb_clk_i), .D
       (wb_addr_i[0]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [0]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [0]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][1] (.CK (wb_clk_i), .D
       (wb_addr_i[1]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [1]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [1]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][2] (.CK (wb_clk_i), .D
       (wb_addr_i[2]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [2]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [2]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][4] (.CK (wb_clk_i), .D
       (wb_addr_i[4]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [4]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [4]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][5] (.CK (wb_clk_i), .D
       (wb_addr_i[5]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [5]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [5]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][6] (.CK (wb_clk_i), .D
       (wb_addr_i[6]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [6]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [6]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][8] (.CK (wb_clk_i), .D
       (wb_addr_i[8]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [8]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [8]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][10] (.CK (wb_clk_i), .D
       (wb_addr_i[10]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [10]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [10]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][12] (.CK (wb_clk_i), .D
       (wb_addr_i[12]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [12]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][8] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [8]), .SI (wb_dat_i[8]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [8]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][6] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [6]), .SI (wb_dat_i[6]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][10] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [10]), .SI (wb_dat_i[10]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [10]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][4] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [4]), .SI (wb_dat_i[4]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [4]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][12] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [12]), .SI (wb_dat_i[12]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][15] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [15]), .SI (wb_dat_i[15]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][12] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [12]), .SI (wb_dat_i[12]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][8] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [8]), .SI (wb_dat_i[8]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [8]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][16] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [16]), .SI (wb_dat_i[16]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [16]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][25] (.CK (wb_clk_i), .D
       (wb_addr_i[25]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [25]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][10] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [10]), .SI (wb_dat_i[10]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [10]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][11] (.CK (wb_clk_i), .D
       (wb_addr_i[11]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [11]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][11] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [11]), .SI (wb_dat_i[11]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [11]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][11] (.CK (wb_clk_i), .D
       (wb_addr_i[11]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [11]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][14] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [14]), .SI (wb_dat_i[14]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [14]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][16] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [16]), .SI (wb_dat_i[16]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [16]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][32] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [32]), .SI (n_1607), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][32] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [32]), .SI (n_1607), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][4] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [4]), .SI (wb_dat_i[4]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [4]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][2] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [2]), .SI (wb_dat_i[2]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][34] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [34]), .SI (n_1610), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][34] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [34]), .SI (n_1610), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][0] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [0]), .SI (wb_dat_i[0]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [0]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][28] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [28]), .SI (wb_dat_i[28]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [28]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][15] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [15]), .SI (wb_dat_i[15]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][26] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [26]), .SI (wb_dat_i[26]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [26]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][21] (.CK (wb_clk_i), .D
       (wb_addr_i[21]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [21]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [21]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][13] (.CK (wb_clk_i), .D
       (wb_addr_i[13]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [13]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][28] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [28]), .SI (wb_dat_i[28]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [28]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][24] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [24]), .SI (wb_dat_i[24]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][20] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [20]), .SI (wb_dat_i[20]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [20]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][16] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [16]), .SI (wb_dat_i[16]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [16]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][23] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [23]), .SI (wb_dat_i[23]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][24] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [24]), .SI (wb_dat_i[24]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][20] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [20]), .SI (wb_dat_i[20]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [20]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][22] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [22]), .SI (wb_dat_i[22]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [22]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][17] (.CK (wb_clk_i), .D
       (wb_addr_i[17]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [17]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [17]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][5] (.CK (wb_clk_i), .D
       (wb_addr_i[5]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [5]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][12] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [12]), .SI (wb_dat_i[12]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][8] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [8]), .SI (wb_dat_i[8]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [8]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][7] (.CK (wb_clk_i), .D
       (wb_addr_i[7]), .SI (\u_wb2sdrc_u_cmdfifo_mem[1] [7]), .SE
       (n_1622), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][6] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [6]), .SI (wb_dat_i[6]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [6]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][35] (.CK (wb_clk_i), .D
       (n_1489), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [35]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][17] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [17]), .SI (wb_dat_i[17]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][2] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [2]), .SI (wb_dat_i[2]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [2]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[1][31] (.CK (wb_clk_i), .D
       (n_1518), .Q (\u_wb2sdrc_u_cmdfifo_mem[1] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][4] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [4]), .SI (wb_dat_i[4]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [4]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][6] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [6]), .SI (wb_dat_i[6]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[1][0] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[1] [0]), .SI (wb_dat_i[0]), .SE
       (n_1619), .Q (\u_wb2sdrc_u_wrdatafifo_mem[1] [0]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][10] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [10]), .SI (wb_dat_i[10]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [10]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][11] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [11]), .SI (wb_dat_i[11]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][24] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [24]), .SI (wb_dat_i[24]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][32] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [32]), .SI (n_1607), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][8] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [8]), .SI (wb_dat_i[8]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [8]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][26] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [26]), .SI (wb_dat_i[26]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [26]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][2] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [2]), .SI (wb_dat_i[2]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[4][4] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[4] [4]), .SI (wb_dat_i[4]), .SE
       (n_1609), .Q (\u_wb2sdrc_u_wrdatafifo_mem[4] [4]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][28] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [28]), .SI (wb_dat_i[28]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [28]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[2][21] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[2] [21]), .SI (wb_dat_i[21]), .SE
       (n_1623), .Q (\u_wb2sdrc_u_wrdatafifo_mem[2] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][20] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [20]), .SI (wb_dat_i[20]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [20]));
  SDFFQX1 \u_wb2sdrc_u_cmdfifo_mem_reg[3][1] (.CK (wb_clk_i), .D
       (wb_addr_i[1]), .SI (\u_wb2sdrc_u_cmdfifo_mem[3] [1]), .SE
       (n_1608), .Q (\u_wb2sdrc_u_cmdfifo_mem[3] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[0][12] (.CK (wb_clk_i), .D
       (\u_wb2sdrc_u_wrdatafifo_mem[0] [12]), .SI (wb_dat_i[12]), .SE
       (n_1620), .Q (\u_wb2sdrc_u_wrdatafifo_mem[0] [12]));
  OAI211X1 g22478__1705(.A0 (n_1810), .A1 (n_1283), .B0 (n_2618), .C0
       (n_1370), .Y (n_1801));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_ba_reg[0] (.CK (sdram_clk), .D
       (n_1472), .Q (u_sdrc_core_r2b_ba[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_ba_reg[1] (.CK (sdram_clk), .D
       (n_1467), .Q (u_sdrc_core_r2b_ba[1]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[10] (.CK (sdram_clk), .D
       (n_1468), .Q (u_sdrc_core_r2b_raddr[10]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[11] (.CK (sdram_clk), .D
       (n_1469), .Q (u_sdrc_core_r2b_raddr[11]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_raddr_reg[12] (.CK (sdram_clk), .D
       (n_1470), .Q (u_sdrc_core_r2b_raddr[12]));
  OA21X1 g22781__5122(.A0 (n_1810), .A1 (n_1285), .B0 (n_2617), .Y
       (n_1724));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][35] (.CK (wb_clk_i), .D
       (n_1617), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [35]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [35]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][4] (.CK (wb_clk_i), .D
       (wb_dat_i[4]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [4]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [4]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][6] (.CK (wb_clk_i), .D
       (wb_dat_i[6]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [6]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [6]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][13] (.CK (sdram_clk), .D
       (n_1541), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [13]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][32] (.CK (wb_clk_i), .D
       (n_1607), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [32]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][8] (.CK (wb_clk_i), .D
       (wb_dat_i[8]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [8]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [8]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][3] (.CK (wb_clk_i), .D
       (wb_dat_i[3]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [3]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][4] (.CK (wb_clk_i), .D
       (wb_dat_i[4]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [4]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [4]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][2] (.CK (wb_clk_i), .D
       (wb_dat_i[2]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [2]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][0] (.CK (wb_clk_i), .D
       (wb_dat_i[0]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [0]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [0]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][6] (.CK (wb_clk_i), .D
       (wb_dat_i[6]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [6]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][8] (.CK (wb_clk_i), .D
       (wb_dat_i[8]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [8]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [8]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][5] (.CK (sdram_clk), .D
       (n_1539), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [5]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [5]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][9] (.CK (sdram_clk), .D
       (n_1538), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [9]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [9]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][1] (.CK (sdram_clk), .D
       (n_1540), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [1]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [1]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_wr_ptr_reg[3] (.RN (n_2200), .CK
       (wb_clk_i), .D (n_1450), .Q (u_wb2sdrc_u_wrdatafifo_wr_ptr[3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][0] (.CK (wb_clk_i), .D
       (wb_dat_i[0]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [0]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [0]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][24] (.CK (wb_clk_i), .D
       (wb_dat_i[24]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [24]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][28] (.CK (wb_clk_i), .D
       (wb_dat_i[28]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [28]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [28]));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_grey_wr_ptr_reg[0] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[0]), .SI
       (n_619), .SE (n_1602), .Q (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[0]));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_grey_wr_ptr_reg[1] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[1]), .SI
       (n_615), .SE (n_1602), .Q (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][28] (.CK (wb_clk_i), .D
       (wb_dat_i[28]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [28]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [28]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][30] (.CK (wb_clk_i), .D
       (wb_dat_i[30]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [30]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][32] (.CK (wb_clk_i), .D
       (n_1607), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [32]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][16] (.CK (wb_clk_i), .D
       (wb_dat_i[16]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [16]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [16]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[0] (.CK
       (sdram_clk), .D (n_1460), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[0]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[2] (.CK
       (sdram_clk), .D (n_1444), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[2]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[3] (.CK
       (sdram_clk), .D (n_1443), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[3]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[1] (.CK
       (sdram_clk), .D (n_1446), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[1]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[5] (.CK
       (sdram_clk), .D (n_1442), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[5]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[4] (.CK
       (sdram_clk), .D (n_1445), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[4]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[7] (.CK
       (sdram_clk), .D (n_1457), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[7]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_wr_ptr_reg[3] (.RN (n_2200),
       .CK (wb_clk_i), .D (n_1451), .Q
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][24] (.CK (wb_clk_i), .D
       (wb_dat_i[24]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [24]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][20] (.CK (wb_clk_i), .D
       (wb_dat_i[20]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [20]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [20]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][18] (.CK (wb_clk_i), .D
       (wb_dat_i[18]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [18]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][16] (.CK (wb_clk_i), .D
       (wb_dat_i[16]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [16]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [16]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][20] (.CK (wb_clk_i), .D
       (wb_dat_i[20]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [20]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [20]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][23] (.CK (sdram_clk), .D
       (n_1525), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [23]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][12] (.CK (wb_clk_i), .D
       (wb_dat_i[12]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [12]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][33] (.CK (wb_clk_i), .D
       (n_1618), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [33]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [33]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][16] (.CK (sdram_clk), .D
       (n_1599), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [16]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [16]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][17] (.CK (sdram_clk), .D
       (n_1589), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [17]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [17]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][19] (.CK (sdram_clk), .D
       (n_1526), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [19]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [19]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][21] (.CK (sdram_clk), .D
       (n_1597), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [21]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [21]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][22] (.CK (sdram_clk), .D
       (n_1596), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [22]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [22]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][24] (.CK (sdram_clk), .D
       (n_1595), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [24]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [24]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][25] (.CK (sdram_clk), .D
       (n_1594), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [25]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [25]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][26] (.CK (sdram_clk), .D
       (n_1593), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [26]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [26]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][27] (.CK (sdram_clk), .D
       (n_1587), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [27]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [27]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][28] (.CK (sdram_clk), .D
       (n_1592), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [28]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [28]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][29] (.CK (sdram_clk), .D
       (n_1591), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [29]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [29]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][30] (.CK (sdram_clk), .D
       (n_1590), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [30]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [30]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][31] (.CK (sdram_clk), .D
       (n_1523), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [31]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [31]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][16] (.CK (sdram_clk), .D
       (n_1599), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [16]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [16]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][20] (.CK (sdram_clk), .D
       (n_1588), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [20]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [20]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][21] (.CK (sdram_clk), .D
       (n_1597), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [21]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [21]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][22] (.CK (sdram_clk), .D
       (n_1596), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [22]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [22]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][24] (.CK (sdram_clk), .D
       (n_1595), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [24]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [24]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][25] (.CK (sdram_clk), .D
       (n_1594), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [25]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [25]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][26] (.CK (sdram_clk), .D
       (n_1593), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [26]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [26]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][28] (.CK (sdram_clk), .D
       (n_1592), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [28]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [28]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][29] (.CK (sdram_clk), .D
       (n_1591), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [29]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [29]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][30] (.CK (sdram_clk), .D
       (n_1590), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [30]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [30]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][16] (.CK (sdram_clk), .D
       (n_1599), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [16]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [16]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][17] (.CK (sdram_clk), .D
       (n_1589), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [17]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [17]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][18] (.CK (sdram_clk), .D
       (n_1522), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [18]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [18]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][20] (.CK (sdram_clk), .D
       (n_1588), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [20]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [20]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][21] (.CK (sdram_clk), .D
       (n_1597), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [21]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [21]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][22] (.CK (sdram_clk), .D
       (n_1596), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [22]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [22]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][24] (.CK (sdram_clk), .D
       (n_1595), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [24]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [24]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][25] (.CK (sdram_clk), .D
       (n_1594), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [25]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [25]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][26] (.CK (sdram_clk), .D
       (n_1593), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [26]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [26]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][28] (.CK (sdram_clk), .D
       (n_1592), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [28]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [28]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][29] (.CK (sdram_clk), .D
       (n_1591), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [29]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [29]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][30] (.CK (sdram_clk), .D
       (n_1590), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [30]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][1] (.CK (wb_clk_i), .D
       (wb_dat_i[1]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [1]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][2] (.CK (wb_clk_i), .D
       (wb_dat_i[2]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [2]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][3] (.CK (wb_clk_i), .D
       (wb_dat_i[3]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [3]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][5] (.CK (wb_clk_i), .D
       (wb_dat_i[5]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [5]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][7] (.CK (wb_clk_i), .D
       (wb_dat_i[7]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [7]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][9] (.CK (wb_clk_i), .D
       (wb_dat_i[9]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [9]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][11] (.CK (wb_clk_i), .D
       (wb_dat_i[11]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [11]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][13] (.CK (wb_clk_i), .D
       (wb_dat_i[13]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [13]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][15] (.CK (wb_clk_i), .D
       (wb_dat_i[15]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [15]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][17] (.CK (wb_clk_i), .D
       (wb_dat_i[17]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [17]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][18] (.CK (wb_clk_i), .D
       (wb_dat_i[18]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [18]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][19] (.CK (wb_clk_i), .D
       (wb_dat_i[19]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [19]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][12] (.CK (wb_clk_i), .D
       (wb_dat_i[12]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [12]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][21] (.CK (wb_clk_i), .D
       (wb_dat_i[21]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [21]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][23] (.CK (wb_clk_i), .D
       (wb_dat_i[23]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [23]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][25] (.CK (wb_clk_i), .D
       (wb_dat_i[25]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [25]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][26] (.CK (wb_clk_i), .D
       (wb_dat_i[26]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [26]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [26]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][27] (.CK (wb_clk_i), .D
       (wb_dat_i[27]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [27]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][29] (.CK (wb_clk_i), .D
       (wb_dat_i[29]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [29]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [29]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][31] (.CK (wb_clk_i), .D
       (wb_dat_i[31]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [31]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][34] (.CK (wb_clk_i), .D
       (n_1610), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [34]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][33] (.CK (wb_clk_i), .D
       (n_1618), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [33]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [33]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][27] (.CK (sdram_clk), .D
       (n_1587), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [27]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][1] (.CK (wb_clk_i), .D
       (wb_dat_i[1]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [1]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][2] (.CK (wb_clk_i), .D
       (wb_dat_i[2]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [2]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][3] (.CK (wb_clk_i), .D
       (wb_dat_i[3]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [3]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][5] (.CK (wb_clk_i), .D
       (wb_dat_i[5]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [5]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][9] (.CK (wb_clk_i), .D
       (wb_dat_i[9]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [9]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][10] (.CK (wb_clk_i), .D
       (wb_dat_i[10]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [10]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [10]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][11] (.CK (wb_clk_i), .D
       (wb_dat_i[11]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [11]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][13] (.CK (wb_clk_i), .D
       (wb_dat_i[13]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [13]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][14] (.CK (wb_clk_i), .D
       (wb_dat_i[14]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [14]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [14]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][15] (.CK (wb_clk_i), .D
       (wb_dat_i[15]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [15]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][17] (.CK (wb_clk_i), .D
       (wb_dat_i[17]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [17]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][19] (.CK (wb_clk_i), .D
       (wb_dat_i[19]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [19]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][21] (.CK (wb_clk_i), .D
       (wb_dat_i[21]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [21]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][23] (.CK (wb_clk_i), .D
       (wb_dat_i[23]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [23]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [23]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[6] (.CK
       (sdram_clk), .D (n_1452), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][22] (.CK (wb_clk_i), .D
       (wb_dat_i[22]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [22]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [22]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][25] (.CK (wb_clk_i), .D
       (wb_dat_i[25]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [25]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][26] (.CK (wb_clk_i), .D
       (wb_dat_i[26]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [26]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [26]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][27] (.CK (wb_clk_i), .D
       (wb_dat_i[27]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [27]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][29] (.CK (wb_clk_i), .D
       (wb_dat_i[29]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [29]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [29]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][31] (.CK (wb_clk_i), .D
       (wb_dat_i[31]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [31]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][33] (.CK (wb_clk_i), .D
       (n_1618), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [33]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [33]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][34] (.CK (wb_clk_i), .D
       (n_1610), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [34]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][35] (.CK (wb_clk_i), .D
       (n_1617), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [35]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [35]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][1] (.CK (wb_clk_i), .D
       (wb_dat_i[1]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [1]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][5] (.CK (wb_clk_i), .D
       (wb_dat_i[5]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [5]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][6] (.CK (wb_clk_i), .D
       (wb_dat_i[6]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [6]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][7] (.CK (wb_clk_i), .D
       (wb_dat_i[7]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [7]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][9] (.CK (wb_clk_i), .D
       (wb_dat_i[9]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [9]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][10] (.CK (wb_clk_i), .D
       (wb_dat_i[10]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [10]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [10]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][11] (.CK (wb_clk_i), .D
       (wb_dat_i[11]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [11]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][13] (.CK (wb_clk_i), .D
       (wb_dat_i[13]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [13]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][14] (.CK (wb_clk_i), .D
       (wb_dat_i[14]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [14]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [14]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][15] (.CK (wb_clk_i), .D
       (wb_dat_i[15]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [15]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][17] (.CK (wb_clk_i), .D
       (wb_dat_i[17]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [17]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][18] (.CK (wb_clk_i), .D
       (wb_dat_i[18]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [18]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][19] (.CK (wb_clk_i), .D
       (wb_dat_i[19]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [19]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][21] (.CK (wb_clk_i), .D
       (wb_dat_i[21]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [21]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][22] (.CK (wb_clk_i), .D
       (wb_dat_i[22]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [22]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [22]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][23] (.CK (wb_clk_i), .D
       (wb_dat_i[23]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [23]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][25] (.CK (wb_clk_i), .D
       (wb_dat_i[25]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [25]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][26] (.CK (wb_clk_i), .D
       (wb_dat_i[26]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [26]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [26]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][27] (.CK (wb_clk_i), .D
       (wb_dat_i[27]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [27]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][29] (.CK (wb_clk_i), .D
       (wb_dat_i[29]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [29]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [29]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][30] (.CK (wb_clk_i), .D
       (wb_dat_i[30]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [30]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][31] (.CK (wb_clk_i), .D
       (wb_dat_i[31]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [31]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [31]));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_wr_ptr_reg[1] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_wr_ptr[1]), .SI
       (u_wb2sdrc_u_cmdfifo_wr_ptr_inc[1]), .SE (n_1602), .Q
       (u_wb2sdrc_u_cmdfifo_wr_ptr[1]));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_wr_ptr_reg[0] (.RN (n_2200), .CK
       (wb_clk_i), .D (n_1602), .SI (n_2626), .SE
       (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .Q
       (u_wb2sdrc_u_cmdfifo_wr_ptr[0]));
  OAI211X1 g21466__8246(.A0 (n_1550), .A1 (n_1321), .B0 (n_1406), .C0
       (n_1350), .Y (n_1585));
  NOR2BX1 g20958__7098(.AN (n_2278), .B (n_1583), .Y (n_1584));
  NOR2BX1 g20959__6131(.AN (n_2279), .B (n_1583), .Y (n_1582));
  NOR2BX1 g20960__1881(.AN (n_2280), .B (n_1583), .Y (n_1581));
  NOR2BX1 g20961__5115(.AN (n_2281), .B (n_1583), .Y (n_1580));
  NOR2BX1 g20962__7482(.AN (n_2282), .B (n_1583), .Y (n_1579));
  NOR2BX1 g20963__4733(.AN (n_2284), .B (n_1583), .Y (n_1578));
  NOR2BX1 g20964__6161(.AN (n_2285), .B (n_1583), .Y (n_1577));
  NOR2BX1 g20965__9315(.AN (n_2283), .B (n_1583), .Y (n_1576));
  NOR2BX1 g20966__9945(.AN (n_2286), .B (n_1583), .Y (n_1575));
  NOR2BX1 g20967__2883(.AN (n_2287), .B (n_1583), .Y (n_1574));
  NOR2BX1 g20968__2346(.AN (n_2288), .B (n_1583), .Y (n_1573));
  OR2X1 g21016__1666(.A (\u_wb2sdrc_u_cmdfifo_mem[0] [27]), .B
       (n_1630), .Y (n_1571));
  NOR2BX1 g21017__7410(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [28]), .B
       (n_1630), .Y (n_1570));
  NOR2BX1 g21019__6417(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [30]), .B
       (n_1630), .Y (n_1569));
  NOR2BX1 g21018__5477(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [29]), .B
       (n_1630), .Y (n_1568));
  NOR2BX1 g21020__2398(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [31]), .B
       (n_1630), .Y (n_1567));
  NOR2BX1 g21021__5107(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [32]), .B
       (n_1630), .Y (n_1566));
  NOR2BX1 g21022__6260(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [33]), .B
       (n_1630), .Y (n_1565));
  NOR2BX1 g21023__4319(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [34]), .B
       (n_1630), .Y (n_1564));
  NOR2BX1 g21024__8428(.AN (\u_wb2sdrc_u_cmdfifo_mem[0] [35]), .B
       (n_1630), .Y (n_1563));
  OAI211X1 g22038__5526(.A0 (n_835), .A1 (n_1368), .B0 (n_1487), .C0
       (n_2625), .Y (n_1562));
  OAI2BB1X1 g21164__6783(.A0N (u_wb2sdrc_u_cmdfifo_wr_ptr[2]), .A1N
       (n_2626), .B0 (n_1559), .Y (n_1561));
  OAI2BB1X1 g21172__3680(.A0N (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[2]),
       .A1N (n_2626), .B0 (n_1559), .Y (n_1560));
  OAI211X1 g21457__1705(.A0 (n_1471), .A1 (n_1464), .B0 (n_1422), .C0
       (n_1356), .Y (n_1552));
  OAI211X1 g21458__5122(.A0 (n_1550), .A1 (n_1322), .B0 (n_1424), .C0
       (n_1357), .Y (n_1551));
  OAI211X1 g21459__8246(.A0 (n_1550), .A1 (n_1320), .B0 (n_1425), .C0
       (n_1360), .Y (n_1549));
  OAI211X1 g21461__7098(.A0 (n_1550), .A1 (n_1327), .B0 (n_1416), .C0
       (n_1358), .Y (n_1548));
  OAI211X1 g21462__6131(.A0 (n_1550), .A1 (n_1328), .B0 (n_1427), .C0
       (n_1354), .Y (n_1547));
  OAI211X1 g21460__1881(.A0 (n_1550), .A1 (n_1326), .B0 (n_1414), .C0
       (n_1359), .Y (n_1546));
  OAI211X1 g21463__5115(.A0 (n_1550), .A1 (n_1330), .B0 (n_1429), .C0
       (n_1353), .Y (n_1545));
  OAI211X1 g21464__7482(.A0 (n_1550), .A1 (n_1329), .B0 (n_1430), .C0
       (n_1352), .Y (n_1544));
  OAI211X1 g21465__4733(.A0 (n_1550), .A1 (n_1325), .B0 (n_1400), .C0
       (n_1351), .Y (n_1543));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][10] (.CK (sdram_clk), .D
       (n_1527), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [10]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [10]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][12] (.CK (sdram_clk), .D
       (n_1537), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [12]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [12]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][13] (.CK (sdram_clk), .D
       (n_1541), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [13]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [13]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][14] (.CK (sdram_clk), .D
       (n_1536), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [14]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [14]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][15] (.CK (sdram_clk), .D
       (n_1535), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [15]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [15]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][32] (.CK (sdram_clk), .D
       (n_1534), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [32]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [32]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][0] (.CK (sdram_clk), .D
       (n_1533), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [0]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [0]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][1] (.CK (sdram_clk), .D
       (n_1540), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [1]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [1]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][3] (.CK (sdram_clk), .D
       (n_1532), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [3]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [3]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][4] (.CK (sdram_clk), .D
       (n_1531), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [4]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [4]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][5] (.CK (sdram_clk), .D
       (n_1539), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [5]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [5]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][7] (.CK (sdram_clk), .D
       (n_1530), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [7]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [7]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][8] (.CK (sdram_clk), .D
       (n_1529), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [8]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [8]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][9] (.CK (sdram_clk), .D
       (n_1538), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [9]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [9]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][12] (.CK (sdram_clk), .D
       (n_1537), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [12]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [12]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][13] (.CK (sdram_clk), .D
       (n_1541), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [13]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [13]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][14] (.CK (sdram_clk), .D
       (n_1536), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [14]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [14]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][15] (.CK (sdram_clk), .D
       (n_1535), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [15]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [15]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][11] (.CK (sdram_clk), .D
       (n_1528), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [11]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [11]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][32] (.CK (sdram_clk), .D
       (n_1534), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [32]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [32]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][0] (.CK (sdram_clk), .D
       (n_1533), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [0]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [0]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][2] (.CK (sdram_clk), .D
       (n_1524), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [2]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [2]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][3] (.CK (sdram_clk), .D
       (n_1532), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [3]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [3]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][4] (.CK (sdram_clk), .D
       (n_1531), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [4]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [4]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][6] (.CK (sdram_clk), .D
       (n_1521), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [6]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [6]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][7] (.CK (sdram_clk), .D
       (n_1530), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [7]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [7]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][8] (.CK (sdram_clk), .D
       (n_1529), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [8]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [8]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][11] (.CK (sdram_clk), .D
       (n_1528), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [11]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [11]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][12] (.CK (sdram_clk), .D
       (n_1537), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [12]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [12]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][10] (.CK (sdram_clk), .D
       (n_1527), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [10]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [10]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][15] (.CK (sdram_clk), .D
       (n_1535), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [15]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [15]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][14] (.CK (sdram_clk), .D
       (n_1536), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [14]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [14]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][19] (.CK (sdram_clk), .D
       (n_1526), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [19]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [19]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][23] (.CK (sdram_clk), .D
       (n_1525), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [23]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][12] (.CK (wb_clk_i), .D
       (wb_dat_i[12]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [12]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][1] (.CK (wb_clk_i), .D
       (wb_dat_i[1]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [1]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [1]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][2] (.CK (wb_clk_i), .D
       (wb_dat_i[2]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [2]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][3] (.CK (wb_clk_i), .D
       (wb_dat_i[3]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [3]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [3]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][5] (.CK (wb_clk_i), .D
       (wb_dat_i[5]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [5]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [5]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][6] (.CK (wb_clk_i), .D
       (wb_dat_i[6]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [6]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][7] (.CK (wb_clk_i), .D
       (wb_dat_i[7]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [7]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][9] (.CK (wb_clk_i), .D
       (wb_dat_i[9]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [9]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [9]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][10] (.CK (wb_clk_i), .D
       (wb_dat_i[10]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [10]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [10]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][11] (.CK (wb_clk_i), .D
       (wb_dat_i[11]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [11]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][13] (.CK (wb_clk_i), .D
       (wb_dat_i[13]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [13]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [13]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][14] (.CK (wb_clk_i), .D
       (wb_dat_i[14]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [14]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [14]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][15] (.CK (wb_clk_i), .D
       (wb_dat_i[15]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [15]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [15]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][17] (.CK (wb_clk_i), .D
       (wb_dat_i[17]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [17]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [17]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][18] (.CK (wb_clk_i), .D
       (wb_dat_i[18]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [18]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][19] (.CK (wb_clk_i), .D
       (wb_dat_i[19]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [19]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [19]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][21] (.CK (wb_clk_i), .D
       (wb_dat_i[21]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [21]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [21]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][22] (.CK (wb_clk_i), .D
       (wb_dat_i[22]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [22]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [22]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][23] (.CK (wb_clk_i), .D
       (wb_dat_i[23]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [23]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [23]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][25] (.CK (wb_clk_i), .D
       (wb_dat_i[25]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [25]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [25]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][26] (.CK (wb_clk_i), .D
       (wb_dat_i[26]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [26]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [26]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][27] (.CK (wb_clk_i), .D
       (wb_dat_i[27]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [27]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][8] (.CK (wb_clk_i), .D
       (wb_dat_i[8]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [8]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [8]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][4] (.CK (wb_clk_i), .D
       (wb_dat_i[4]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [4]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [4]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][2] (.CK (sdram_clk), .D
       (n_1524), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [2]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [2]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][29] (.CK (wb_clk_i), .D
       (wb_dat_i[29]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [29]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [29]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][31] (.CK (sdram_clk), .D
       (n_1523), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [31]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][4] (.CK (wb_clk_i), .D
       (wb_dat_i[4]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [4]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [4]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][0] (.CK (wb_clk_i), .D
       (wb_dat_i[0]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [0]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [0]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][23] (.CK (sdram_clk), .D
       (n_1525), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [23]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [23]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][27] (.CK (sdram_clk), .D
       (n_1587), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [27]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [27]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[5][7] (.CK (wb_clk_i), .D
       (wb_dat_i[7]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[5] [7]), .SE
       (n_1604), .Q (\u_wb2sdrc_u_wrdatafifo_mem[5] [7]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][10] (.CK (sdram_clk), .D
       (n_1527), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [10]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [10]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][17] (.CK (sdram_clk), .D
       (n_1589), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [17]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [17]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][18] (.CK (sdram_clk), .D
       (n_1522), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [18]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [18]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][19] (.CK (sdram_clk), .D
       (n_1526), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [19]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [19]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[2][6] (.CK (sdram_clk), .D
       (n_1521), .SI (\u_wb2sdrc_u_rddatafifo_mem[2] [6]), .SE
       (n_1598), .Q (\u_wb2sdrc_u_rddatafifo_mem[2] [6]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][34] (.CK (wb_clk_i), .D
       (n_1610), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [34]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][0] (.CK (wb_clk_i), .D
       (wb_dat_i[0]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [0]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [0]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][30] (.CK (wb_clk_i), .D
       (wb_dat_i[30]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [30]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][31] (.CK (wb_clk_i), .D
       (wb_dat_i[31]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [31]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [31]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][32] (.CK (wb_clk_i), .D
       (n_1607), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [32]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][33] (.CK (wb_clk_i), .D
       (n_1618), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [33]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [33]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][8] (.CK (wb_clk_i), .D
       (wb_dat_i[8]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [8]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [8]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][11] (.CK (sdram_clk), .D
       (n_1528), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [11]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [11]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][32] (.CK (wb_clk_i), .D
       (n_1607), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [32]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][16] (.CK (wb_clk_i), .D
       (wb_dat_i[16]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [16]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [16]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][28] (.CK (wb_clk_i), .D
       (wb_dat_i[28]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [28]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [28]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][20] (.CK (sdram_clk), .D
       (n_1588), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [20]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [20]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][18] (.CK (sdram_clk), .D
       (n_1522), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [18]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [18]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][35] (.CK (wb_clk_i), .D
       (n_1617), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [35]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [35]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][24] (.CK (wb_clk_i), .D
       (wb_dat_i[24]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [24]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[6][20] (.CK (wb_clk_i), .D
       (wb_dat_i[20]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[6] [20]), .SE
       (n_1605), .Q (\u_wb2sdrc_u_wrdatafifo_mem[6] [20]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][7] (.CK (sdram_clk), .D
       (n_1530), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [7]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [7]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][30] (.CK (wb_clk_i), .D
       (wb_dat_i[30]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [30]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [30]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][28] (.CK (wb_clk_i), .D
       (wb_dat_i[28]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [28]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [28]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][10] (.CK (wb_clk_i), .D
       (wb_dat_i[10]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [10]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [10]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][22] (.CK (wb_clk_i), .D
       (wb_dat_i[22]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [22]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [22]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][34] (.CK (wb_clk_i), .D
       (n_1610), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [34]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [34]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][24] (.CK (wb_clk_i), .D
       (wb_dat_i[24]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [24]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [24]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][12] (.CK (wb_clk_i), .D
       (wb_dat_i[12]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [12]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [12]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][14] (.CK (wb_clk_i), .D
       (wb_dat_i[14]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [14]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [14]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][20] (.CK (wb_clk_i), .D
       (wb_dat_i[20]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [20]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [20]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[3][16] (.CK (wb_clk_i), .D
       (wb_dat_i[16]), .SI (\u_wb2sdrc_u_wrdatafifo_mem[3] [16]), .SE
       (n_1606), .Q (\u_wb2sdrc_u_wrdatafifo_mem[3] [16]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][32] (.CK (sdram_clk), .D
       (n_1534), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [32]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [32]));
  SDFFQX1 \u_wb2sdrc_u_wrdatafifo_mem_reg[7][35] (.CK (wb_clk_i), .D
       (n_1617), .SI (\u_wb2sdrc_u_wrdatafifo_mem[7] [35]), .SE
       (n_1601), .Q (\u_wb2sdrc_u_wrdatafifo_mem[7] [35]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][0] (.CK (sdram_clk), .D
       (n_1533), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [0]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [0]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][1] (.CK (sdram_clk), .D
       (n_1540), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [1]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [1]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][2] (.CK (sdram_clk), .D
       (n_1524), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [2]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [2]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][3] (.CK (sdram_clk), .D
       (n_1532), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [3]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [3]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][4] (.CK (sdram_clk), .D
       (n_1531), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [4]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [4]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][5] (.CK (sdram_clk), .D
       (n_1539), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [5]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [5]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][6] (.CK (sdram_clk), .D
       (n_1521), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [6]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [6]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][8] (.CK (sdram_clk), .D
       (n_1529), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [8]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [8]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[1][9] (.CK (sdram_clk), .D
       (n_1538), .SI (\u_wb2sdrc_u_rddatafifo_mem[1] [9]), .SE
       (n_1600), .Q (\u_wb2sdrc_u_rddatafifo_mem[1] [9]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[3][31] (.CK (sdram_clk), .D
       (n_1523), .SI (\u_wb2sdrc_u_rddatafifo_mem[3] [31]), .SE
       (n_1603), .Q (\u_wb2sdrc_u_rddatafifo_mem[3] [31]));
  NAND2BXL g20925__9315(.AN (\u_wb2sdrc_u_cmdfifo_mem[2] [27]), .B
       (n_1624), .Y (n_1520));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][28] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [28]), .SI (n_1592), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [28]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][26] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [26]), .SI (n_1593), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [26]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][9] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [9]), .SI (n_1538), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [9]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][13] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [13]), .SI (n_1541), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [13]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][20] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [20]), .SI (n_1588), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [20]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][18] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [18]), .SI (n_1522), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [18]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][5] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [5]), .SI (n_1539), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [5]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_rd_ptr_reg[2] (.RN (n_2200), .CK
       (wb_clk_i), .D (n_1384), .Q (u_wb2sdrc_u_rddatafifo_rd_ptr[2]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_grey_wr_ptr_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D (n_1387), .Q
       (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[2]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_wr_ptr_reg[2] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (n_1386), .Q
       (u_wb2sdrc_u_rddatafifo_wr_ptr[2]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][16] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [16]), .SI (n_1599), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [16]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[16] (.CK
       (sdram_clk), .D (n_1380), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[16]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[17] (.CK
       (sdram_clk), .D (n_1396), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[17]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[18] (.CK
       (sdram_clk), .D (n_1377), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[18]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[19] (.CK
       (sdram_clk), .D (n_1376), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[19]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[20] (.CK
       (sdram_clk), .D (n_1375), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[20]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[21] (.CK
       (sdram_clk), .D (n_1374), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[21]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[23] (.CK
       (sdram_clk), .D (n_1372), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[23]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_grey_rd_ptr_reg[2] (.RN (n_2200),
       .CK (wb_clk_i), .D (n_1388), .Q
       (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[2]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][17] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [17]), .SI (n_1589), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [17]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][15] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [15]), .SI (n_1535), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [15]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][24] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [24]), .SI (n_1595), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [24]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][27] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [27]), .SI (n_1587), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [27]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][19] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [19]), .SI (n_1526), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [19]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][21] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [21]), .SI (n_1597), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [21]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][22] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [22]), .SI (n_1596), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [22]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][23] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [23]), .SI (n_1525), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [23]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][25] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [25]), .SI (n_1594), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [25]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][30] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [30]), .SI (n_1590), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [30]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][29] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [29]), .SI (n_1591), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [29]));
  DFFQXL \u_sdrc_core_u_bs_convert_saved_rd_data_reg[22] (.CK
       (sdram_clk), .D (n_1373), .Q
       (u_sdrc_core_u_bs_convert_saved_rd_data[22]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][0] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [0]), .SI (n_1533), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [0]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][1] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [1]), .SI (n_1540), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [1]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][2] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [2]), .SI (n_1524), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [2]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][3] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [3]), .SI (n_1532), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [3]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][6] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [6]), .SI (n_1521), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [6]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][7] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [7]), .SI (n_1530), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [7]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][8] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [8]), .SI (n_1529), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [8]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][10] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [10]), .SI (n_1527), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [10]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][11] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [11]), .SI (n_1528), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [11]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][12] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [12]), .SI (n_1537), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [12]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][4] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [4]), .SI (n_1531), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [4]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][32] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [32]), .SI (n_1534), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [32]));
  DFFHQX1 \u_sdrc_core_u_bs_convert_rd_xfr_count_reg[1] (.CK
       (sdram_clk), .D (n_1392), .Q
       (u_sdrc_core_u_bs_convert_rd_xfr_count[1]));
  DFFHQX1 \u_sdrc_core_u_bs_convert_rd_xfr_count_reg[0] (.CK
       (sdram_clk), .D (n_1408), .Q
       (u_sdrc_core_u_bs_convert_rd_xfr_count[0]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_mgmt_st_reg[0] (.CK (sdram_clk), .D
       (n_1389), .Q (u_sdrc_core_u_xfr_ctl_mgmt_st[0]));
  AND2X1 g21028__9945(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [31]), .B
       (n_1622), .Y (n_1518));
  AND2X1 g20928__2883(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [30]), .B
       (n_1624), .Y (n_1517));
  AND2X1 g20927__2346(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [28]), .B
       (n_1624), .Y (n_1516));
  AND2X1 g20929__1666(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [31]), .B
       (n_1624), .Y (n_1515));
  AND2X1 g20930__7410(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [32]), .B
       (n_1624), .Y (n_1514));
  AND2X1 g20931__6417(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [33]), .B
       (n_1624), .Y (n_1513));
  AND2X1 g20932__5477(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [35]), .B
       (n_1624), .Y (n_1512));
  AND2X1 g20933__2398(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [34]), .B
       (n_1624), .Y (n_1511));
  NAND2BXL g20935__5107(.AN (\u_wb2sdrc_u_cmdfifo_mem[3] [27]), .B
       (n_1608), .Y (n_1510));
  AND2X1 g20936__6260(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [28]), .B
       (n_1608), .Y (n_1509));
  AND2X1 g20937__4319(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [29]), .B
       (n_1608), .Y (n_1508));
  AND2X1 g20939__8428(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [31]), .B
       (n_1608), .Y (n_1507));
  AOI33XL g21904__5526(.A0 (n_1339), .A1
       (u_wb2sdrc_u_rddatafifo_wr_cnt[1]), .A2 (n_1505), .B0 (n_1461),
       .B1 (u_wb2sdrc_u_rddatafifo_full_q_781), .B2 (n_1505), .Y
       (n_1506));
  AND2X1 g20938__6783(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [30]), .B
       (n_1608), .Y (n_1504));
  AND2X1 g20940__3680(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [33]), .B
       (n_1608), .Y (n_1503));
  AND2X1 g20941__1617(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [32]), .B
       (n_1608), .Y (n_1502));
  AOI21XL g21906__2802(.A0 (n_1049), .A1 (wb_ack_o), .B0 (n_1500), .Y
       (n_1501));
  AND2X1 g20942__1705(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [34]), .B
       (n_1608), .Y (n_1499));
  AND2X1 g20943__5122(.A (\u_wb2sdrc_u_cmdfifo_mem[3] [35]), .B
       (n_1608), .Y (n_1498));
  NAND2BXL g21025__8246(.AN (\u_wb2sdrc_u_cmdfifo_mem[1] [27]), .B
       (n_1622), .Y (n_1497));
  AND2X1 g21026__7098(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [28]), .B
       (n_1622), .Y (n_1496));
  AND2X1 g21027__6131(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [29]), .B
       (n_1622), .Y (n_1495));
  AND2X1 g21029__1881(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [30]), .B
       (n_1622), .Y (n_1494));
  AND2X1 g20926__5115(.A (\u_wb2sdrc_u_cmdfifo_mem[2] [29]), .B
       (n_1624), .Y (n_1493));
  AND2X1 g21030__7482(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [32]), .B
       (n_1622), .Y (n_1492));
  AND2X1 g21031__4733(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [33]), .B
       (n_1622), .Y (n_1491));
  AND2X1 g21032__6161(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [34]), .B
       (n_1622), .Y (n_1490));
  AND2X1 g21033__9315(.A (\u_wb2sdrc_u_cmdfifo_mem[1] [35]), .B
       (n_1622), .Y (n_1489));
  NAND2XL g22043__9945(.A (n_1311), .B (n_1487), .Y (n_1488));
  OAI2BB1X1 g21106__2883(.A0N (u_sdrc_core_pad_sdr_din2[13]), .A1N
       (n_1484), .B0 (n_1431), .Y (n_1486));
  OAI2BB1X1 g21107__2346(.A0N (u_sdrc_core_pad_sdr_din2[12]), .A1N
       (n_1484), .B0 (n_1435), .Y (n_1485));
  OAI2BB1X1 g21104__1666(.A0N (u_sdrc_core_pad_sdr_din2[15]), .A1N
       (n_1484), .B0 (n_1438), .Y (n_1483));
  OAI2BB1X1 g21108__7410(.A0N (u_sdrc_core_pad_sdr_din2[11]), .A1N
       (n_1484), .B0 (n_1433), .Y (n_1482));
  OAI2BB1X1 g21105__6417(.A0N (u_sdrc_core_pad_sdr_din2[14]), .A1N
       (n_1484), .B0 (n_1439), .Y (n_1481));
  OAI2BB1X1 g21109__5477(.A0N (u_sdrc_core_pad_sdr_din2[10]), .A1N
       (n_1484), .B0 (n_1409), .Y (n_1480));
  OAI2BB1X1 g21111__2398(.A0N (u_sdrc_core_pad_sdr_din2[8]), .A1N
       (n_1484), .B0 (n_1434), .Y (n_1479));
  OAI2BB1X1 g21110__5107(.A0N (u_sdrc_core_pad_sdr_din2[9]), .A1N
       (n_1484), .B0 (n_1432), .Y (n_1478));
  OAI31X1 g22198__6260(.A0 (n_1556), .A1 (n_1476), .A2 (n_1367), .B0
       (n_1475), .Y (n_1477));
  OAI221X1 g21440__8428(.A0 (n_1471), .A1 (n_1295), .B0 (n_1465), .B1
       (n_1466), .C0 (n_1404), .Y (n_1472));
  NAND2XL g21469__5526(.A (n_1402), .B (n_1419), .Y (n_1470));
  NAND2X1 g21468__6783(.A (n_1407), .B (n_1412), .Y (n_1469));
  NAND2X1 g21467__3680(.A (n_1420), .B (n_1411), .Y (n_1468));
  OAI221X1 g21456__1617(.A0 (n_1471), .A1 (n_1466), .B0 (n_1465), .B1
       (n_1464), .C0 (n_1397), .Y (n_1467));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][14] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [14]), .SI (n_1536), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [14]));
  SDFFQX1 \u_wb2sdrc_u_rddatafifo_mem_reg[0][31] (.CK (sdram_clk), .D
       (\u_wb2sdrc_u_rddatafifo_mem[0] [31]), .SI (n_1523), .SE
       (n_1519), .Q (\u_wb2sdrc_u_rddatafifo_mem[0] [31]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_wr_ptr_reg[0] (.RN (n_2200), .CK
       (wb_clk_i), .D (n_1393), .Q (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_wrok_r_reg(.CK
       (sdram_clk), .D (n_1463), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_wrok_r));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_wrok_r_reg(.CK
       (sdram_clk), .D (n_1463), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_wrok_r));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_wrok_r_reg(.CK
       (sdram_clk), .D (n_1463), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_wrok_r));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_wrok_r_reg(.CK
       (sdram_clk), .D (n_1463), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_wrok_r));
  NAND2XL g21665__2802(.A (u_wb2sdrc_u_cmdfifo_wr_ptr_inc[2]), .B
       (n_1602), .Y (n_1559));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_wr_ptr_reg[0] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (n_1462), .SI (n_1461), .SE
       (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .Q
       (u_wb2sdrc_u_rddatafifo_wr_ptr[0]));
  AO22XL g21326__1705(.A0 (u_sdrc_core_pad_sdr_din2[0]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[0]), .B1 (n_1455),
       .Y (n_1460));
  AO22XL g21333__8246(.A0 (u_sdrc_core_pad_sdr_din2[7]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[7]), .B1 (n_1455),
       .Y (n_1457));
  AO22XL g21332__6131(.A0 (u_sdrc_core_pad_sdr_din2[6]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[6]), .B1 (n_1455),
       .Y (n_1452));
  OAI2BB1X1 g21173__1881(.A0N (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[3]),
       .A1N (n_1449), .B0 (n_1448), .Y (n_1451));
  OAI2BB1X1 g21174__5115(.A0N (u_wb2sdrc_u_wrdatafifo_wr_ptr[3]), .A1N
       (n_1449), .B0 (n_1448), .Y (n_1450));
  AND2X1 g22196__7482(.A (u_wb2sdrc_u_cmdfifo_wr_cnt[0]), .B (n_1602),
       .Y (n_1447));
  AO22XL g21327__4733(.A0 (u_sdrc_core_pad_sdr_din2[1]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[1]), .B1 (n_1455),
       .Y (n_1446));
  AO22XL g21330__6161(.A0 (u_sdrc_core_pad_sdr_din2[4]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[4]), .B1 (n_1455),
       .Y (n_1445));
  AO22XL g21328__9315(.A0 (u_sdrc_core_pad_sdr_din2[2]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[2]), .B1 (n_1455),
       .Y (n_1444));
  AO22XL g21329__9945(.A0 (u_sdrc_core_pad_sdr_din2[3]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[3]), .B1 (n_1455),
       .Y (n_1443));
  AO22XL g21331__2883(.A0 (u_sdrc_core_pad_sdr_din2[5]), .A1 (n_1456),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[5]), .B1 (n_1455),
       .Y (n_1442));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_cntr1_reg[0] (.CK (sdram_clk), .D
       (n_1338), .Q (u_sdrc_core_u_xfr_ctl_cntr1[0]));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_rd_ptr_reg[0] (.RN (n_2200), .CK
       (wb_clk_i), .D (n_1453), .SI (n_1440), .SE
       (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .Q
       (u_wb2sdrc_u_rddatafifo_rd_ptr[0]));
  AND2X2 g21970__1666(.A (n_25), .B (n_1602), .Y (n_1630));
  AOI22X1 g21559__7410(.A0
       (u_sdrc_core_u_bs_convert_saved_rd_data[14]), .A1 (n_2629), .B0
       (u_sdrc_core_pad_sdr_din2[6]), .B1 (n_1436), .Y (n_1439));
  AOI22X1 g21568__6417(.A0
       (u_sdrc_core_u_bs_convert_saved_rd_data[15]), .A1 (n_2629), .B0
       (u_sdrc_core_pad_sdr_din2[7]), .B1 (n_1436), .Y (n_1438));
  AOI22X1 g21606__5477(.A0
       (u_sdrc_core_u_bs_convert_saved_rd_data[12]), .A1 (n_2629), .B0
       (u_sdrc_core_pad_sdr_din2[4]), .B1 (n_1436), .Y (n_1435));
  AOI22X1 g21635__2398(.A0 (u_sdrc_core_u_bs_convert_saved_rd_data[8]),
       .A1 (n_2629), .B0 (u_sdrc_core_pad_sdr_din2[0]), .B1 (n_1436),
       .Y (n_1434));
  AOI22X1 g21637__5107(.A0
       (u_sdrc_core_u_bs_convert_saved_rd_data[11]), .A1 (n_2629), .B0
       (u_sdrc_core_pad_sdr_din2[3]), .B1 (n_1436), .Y (n_1433));
  AOI22X1 g21653__6260(.A0 (u_sdrc_core_u_bs_convert_saved_rd_data[9]),
       .A1 (n_2629), .B0 (u_sdrc_core_pad_sdr_din2[1]), .B1 (n_1436),
       .Y (n_1432));
  AOI22X1 g21654__4319(.A0
       (u_sdrc_core_u_bs_convert_saved_rd_data[13]), .A1 (n_2629), .B0
       (u_sdrc_core_pad_sdr_din2[5]), .B1 (n_1436), .Y (n_1431));
  AOI22X1 g21805__8428(.A0 (n_2323), .A1 (n_1428), .B0 (n_2322), .B1
       (n_1399), .Y (n_1430));
  AOI22X1 g21804__5526(.A0 (n_2323), .A1 (n_1426), .B0 (n_2322), .B1
       (n_1428), .Y (n_1429));
  AOI22X1 g21803__6783(.A0 (n_2323), .A1 (n_1415), .B0 (n_2322), .B1
       (n_1426), .Y (n_1427));
  AOI22X1 g21800__3680(.A0 (n_2323), .A1 (n_1423), .B0 (n_2322), .B1
       (n_1421), .Y (n_1425));
  AOI22X1 g21799__1617(.A0 (n_2323), .A1 (n_1403), .B0 (n_2322), .B1
       (n_1423), .Y (n_1424));
  AOI22X1 g21798__2802(.A0 (n_2320), .A1 (n_1423), .B0 (n_2321), .B1
       (n_1421), .Y (n_1422));
  AOI22X1 g21796__1705(.A0 (n_2320), .A1 (n_1418), .B0 (n_2321), .B1
       (n_1417), .Y (n_1420));
  AOI22X1 g21810__5122(.A0 (n_2323), .A1 (n_1418), .B0 (n_2322), .B1
       (n_1417), .Y (n_1419));
  AOI22X1 g21802__8246(.A0 (n_2323), .A1 (n_1413), .B0 (n_2322), .B1
       (n_1415), .Y (n_1416));
  AOI22X1 g21801__7098(.A0 (n_2323), .A1 (n_1421), .B0 (n_2322), .B1
       (n_1413), .Y (n_1414));
  AOI22X1 g21809__6131(.A0 (n_2323), .A1 (n_1410), .B0 (n_2322), .B1
       (n_1418), .Y (n_1412));
  AOI22X1 g21808__1881(.A0 (n_2323), .A1 (n_1405), .B0 (n_2322), .B1
       (n_1410), .Y (n_1411));
  AOI22X1 g21749__5115(.A0
       (u_sdrc_core_u_bs_convert_saved_rd_data[10]), .A1 (n_2629), .B0
       (u_sdrc_core_pad_sdr_din2[2]), .B1 (n_1436), .Y (n_1409));
  OAI22XL g21480__7482(.A0 (n_1221), .A1 (n_1391), .B0
       (u_sdrc_core_u_bs_convert_rd_xfr_count[0]), .B1 (n_1390), .Y
       (n_1408));
  AOI22X1 g21794__4733(.A0 (n_2320), .A1 (n_1417), .B0 (n_2321), .B1
       (n_1401), .Y (n_1407));
  AOI22X1 g21807__6161(.A0 (n_2323), .A1 (n_1398), .B0 (n_2322), .B1
       (n_1405), .Y (n_1406));
  AOI22X1 g21793__9315(.A0 (n_2321), .A1 (n_1403), .B0 (n_2320), .B1
       (n_1315), .Y (n_1404));
  AOI22X1 g21795__9945(.A0 (n_2320), .A1 (n_1401), .B0 (n_2321), .B1
       (n_1355), .Y (n_1402));
  AOI22X1 g21806__2883(.A0 (n_2323), .A1 (n_1399), .B0 (n_2322), .B1
       (n_1398), .Y (n_1400));
  AOI22X1 g21797__2346(.A0 (n_2320), .A1 (n_1403), .B0 (n_2321), .B1
       (n_1423), .Y (n_1397));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_wr_ptr_reg[0] (.RN (n_2200),
       .CK (wb_clk_i), .D (n_621), .SI
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[0]), .SE (n_1449), .Q
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[0]));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_grey_wr_ptr_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[0]), .SI (n_618), .SE
       (n_1462), .Q (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[0]));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_grey_rd_ptr_reg[1] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[1]), .SI
       (n_610), .SE (n_1453), .Q
       (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[1]));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_grey_rd_ptr_reg[0] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[0]), .SI
       (n_617), .SE (n_1453), .Q
       (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[0]));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_wr_ptr_reg[2] (.RN (n_2200),
       .CK (wb_clk_i), .D (n_612), .SI
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[2]), .SE (n_1449), .Q
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[2]));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_grey_wr_ptr_reg[1] (.RN (n_2200),
       .CK (wb_clk_i), .D (n_611), .SI
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[1]), .SE (n_1449), .Q
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[1]));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_grey_wr_ptr_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[1]), .SI (n_609), .SE
       (n_1462), .Q (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_cntr1_reg[2] (.CK (sdram_clk), .D
       (n_1317), .Q (u_sdrc_core_u_xfr_ctl_cntr1[2]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_cntr1_reg[1] (.CK (sdram_clk), .D
       (n_1319), .Q (u_sdrc_core_u_xfr_ctl_cntr1[1]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[9] (.CK (sdram_clk), .D
       (n_1316), .Q (u_sdrc_core_r2b_caddr[9]));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_wr_ptr_reg[1] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (u_wb2sdrc_u_rddatafifo_wr_ptr[1]), .SI
       (u_wb2sdrc_u_rddatafifo_wr_ptr_inc[1]), .SE (n_1462), .Q
       (u_wb2sdrc_u_rddatafifo_wr_ptr[1]));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_wr_ptr_reg[2] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[2]), .SI
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]), .SE (n_1449), .Q
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]));
  SDFFRHQX1 \u_wb2sdrc_u_rddatafifo_rd_ptr_reg[1] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_rd_ptr[1]), .SI
       (u_wb2sdrc_u_rddatafifo_rd_ptr_inc[1]), .SE (n_1453), .Q
       (u_wb2sdrc_u_rddatafifo_rd_ptr[1]));
  DFFSHQX1 u_wb2sdrc_u_cmdfifo_empty_q_reg(.SN (sdram_resetn), .CK
       (sdram_clk), .D (n_1334), .Q (u_wb2sdrc_cmdfifo_empty));
  SDFFRHQX1 \u_wb2sdrc_u_wrdatafifo_wr_ptr_reg[1] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[1]), .SI
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .SE (n_1449), .Q
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_mgmt_st_reg[1] (.CK (sdram_clk), .D
       (n_1331), .Q (u_sdrc_core_u_xfr_ctl_mgmt_st[1]));
  AO22XL g21335__1666(.A0 (u_sdrc_core_pad_sdr_din2[1]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[17]), .B1 (n_1378),
       .Y (n_1396));
  OAI22XL g21477__6417(.A0 (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .A1
       (n_1449), .B0 (n_1365), .B1 (n_1394), .Y (n_1393));
  OAI22XL g21455__5477(.A0 (n_18), .A1 (n_1391), .B0 (n_2201), .B1
       (n_1390), .Y (n_1392));
  AOI31X1 g21064__2398(.A0 (n_671), .A1 (n_2639), .A2 (n_1267), .B0
       (n_2186), .Y (n_1389));
  OAI2BB1X1 g21165__5107(.A0N (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[2]),
       .A1N (n_1440), .B0 (n_1383), .Y (n_1388));
  OAI2BB1X1 g21166__6260(.A0N (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[2]),
       .A1N (n_1461), .B0 (n_1385), .Y (n_1387));
  OAI2BB1X1 g21168__4319(.A0N (u_wb2sdrc_u_rddatafifo_wr_ptr[2]), .A1N
       (n_1461), .B0 (n_1385), .Y (n_1386));
  OAI2BB1X1 g21167__8428(.A0N (u_wb2sdrc_u_rddatafifo_rd_ptr[2]), .A1N
       (n_1440), .B0 (n_1383), .Y (n_1384));
  INVXL g22307(.A (n_2625), .Y (n_1382));
  AO22XL g21334__5526(.A0 (u_sdrc_core_pad_sdr_din2[0]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[16]), .B1 (n_1378),
       .Y (n_1380));
  AO22XL g21336__6783(.A0 (u_sdrc_core_pad_sdr_din2[2]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[18]), .B1 (n_1378),
       .Y (n_1377));
  AO22XL g21337__3680(.A0 (u_sdrc_core_pad_sdr_din2[3]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[19]), .B1 (n_1378),
       .Y (n_1376));
  AO22XL g21338__1617(.A0 (u_sdrc_core_pad_sdr_din2[4]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[20]), .B1 (n_1378),
       .Y (n_1375));
  AO22XL g21339__2802(.A0 (u_sdrc_core_pad_sdr_din2[5]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[21]), .B1 (n_1378),
       .Y (n_1374));
  AO22XL g21340__1705(.A0 (u_sdrc_core_pad_sdr_din2[6]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[22]), .B1 (n_1378),
       .Y (n_1373));
  AO22XL g21341__5122(.A0 (u_sdrc_core_pad_sdr_din2[7]), .A1 (n_1379),
       .B0 (u_sdrc_core_u_bs_convert_saved_rd_data[23]), .B1 (n_1378),
       .Y (n_1372));
  INVXL g22642(.A (n_1370), .Y (n_1371));
  NAND2XL g22949__8246(.A (n_1287), .B (n_1332), .Y (n_1554));
  NOR2XL g22054__7098(.A (wb_we_i), .B (n_2626), .Y (n_1500));
  OR3XL g22242__6131(.A (n_1696), .B (n_1369), .C (n_1368), .Y
       (n_1487));
  AND4X2 g22003__5115(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .B
       (n_1363), .C (n_1364), .D (n_1394), .Y (n_1619));
  AND4X2 g22005__7482(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .B
       (n_1365), .C (n_1364), .D (n_1394), .Y (n_1623));
  AND4X2 g22002__4733(.A (n_1365), .B (n_1363), .C
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]), .D (n_1394), .Y (n_1609));
  AND4X2 g22001__6161(.A (n_1365), .B (n_1363), .C (n_1364), .D
       (n_1394), .Y (n_1620));
  OR3X2 g21971__9315(.A (n_2626), .B (n_1362), .C
       (u_wb2sdrc_u_cmdfifo_wr_ptr[1]), .Y (n_1622));
  OR3X2 g21969__9945(.A (n_2626), .B (n_1361), .C
       (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .Y (n_1624));
  OR3X2 g21968__2883(.A (n_2626), .B (n_1362), .C (n_1361), .Y
       (n_1608));
  NAND2X1 g21877__2346(.A (n_2320), .B (n_1413), .Y (n_1360));
  NAND2X1 g21878__1666(.A (n_2320), .B (n_1415), .Y (n_1359));
  NAND2X1 g21879__7410(.A (n_2320), .B (n_1426), .Y (n_1358));
  NAND2X1 g21876__6417(.A (n_2320), .B (n_1421), .Y (n_1357));
  NAND2X1 g21875__5477(.A (n_2322), .B (n_1403), .Y (n_1356));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[12] (.CK (sdram_clk),
       .D (n_1423), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[12]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[11] (.CK (sdram_clk),
       .D (n_1403), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[11]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[13] (.CK (sdram_clk),
       .D (n_1421), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[13]));
  NAND2XL g21666__2398(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[3]), .B
       (n_1394), .Y (n_1448));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[14] (.CK (sdram_clk),
       .D (n_1413), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[14]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[24] (.CK
       (sdram_clk), .D (n_1401), .Q
       (u_sdrc_core_u_req_gen_curr_sdr_addr[24]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[23] (.CK (sdram_clk),
       .D (n_1417), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[23]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_l_write_reg(.CK (sdram_clk),
       .D (n_1293), .Q (u_sdrc_core_u_bank_ctl_bank1_fsm_l_write));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[21] (.CK (sdram_clk),
       .D (n_1410), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[21]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[16] (.CK (sdram_clk),
       .D (n_1426), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[16]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[18] (.CK (sdram_clk),
       .D (n_1399), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[18]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[20] (.CK (sdram_clk),
       .D (n_1405), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[20]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[25] (.CK (sdram_clk),
       .D (n_1355), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[25]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_cntr1_reg[3] (.CK (sdram_clk), .D
       (n_2627), .Q (u_sdrc_core_u_xfr_ctl_cntr1[3]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_b2x_cmd_r_reg[0] (.CK
       (sdram_clk), .D (n_1297), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd0[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_req_st_reg[1] (.CK (sdram_clk), .D
       (n_1294), .Q (u_sdrc_core_u_req_gen_req_st[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_b2x_cmd_r_reg[0] (.CK
       (sdram_clk), .D (n_1292), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd1[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_req_st_reg[0] (.CK (sdram_clk), .D
       (n_1289), .Q (u_sdrc_core_u_req_gen_req_st[0]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_b2x_cmd_r_reg[0] (.CK
       (sdram_clk), .D (n_1298), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd3[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[10] (.CK (sdram_clk), .D
       (n_1290), .Q (u_sdrc_core_r2b_caddr[10]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[8] (.CK (sdram_clk), .D
       (n_1296), .Q (u_sdrc_core_r2b_caddr[8]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_b2x_cmd_r_reg[0] (.CK
       (sdram_clk), .D (n_1291), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd2[0]));
  NAND2X1 g21880__5107(.A (n_2320), .B (n_1428), .Y (n_1354));
  NAND2X1 g21881__6260(.A (n_2320), .B (n_1399), .Y (n_1353));
  NAND2X1 g21882__4319(.A (n_2320), .B (n_1398), .Y (n_1352));
  NAND2X1 g21883__8428(.A (n_2320), .B (n_1405), .Y (n_1351));
  NAND2X1 g21884__5526(.A (n_2320), .B (n_1410), .Y (n_1350));
  INVXL g22765(.A (n_1344), .Y (n_1345));
  INVXL g22766(.A (n_1342), .Y (n_1343));
  INVXL g22691(.A (n_1340), .Y (n_1341));
  NOR2BX1 g22193__3680(.AN (u_wb2sdrc_u_rddatafifo_wr_cnt[0]), .B
       (n_1461), .Y (n_1339));
  NAND3BXL g21123__1617(.AN (n_1299), .B (n_784), .C (n_1318), .Y
       (n_1338));
  NAND3X1 g22045__2802(.A (n_1368), .B (n_1643), .C (n_1766), .Y
       (n_1337));
  NAND2X1 g22660__1705(.A (n_1612), .B (n_1368), .Y (n_1370));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[17] (.CK (sdram_clk),
       .D (n_1428), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[17]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[19] (.CK (sdram_clk),
       .D (n_1398), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[19]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[22] (.CK (sdram_clk),
       .D (n_1418), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[22]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[15] (.CK (sdram_clk),
       .D (n_1415), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[15]));
  AOI21X1 g21217__8246(.A0 (n_940), .A1 (n_2630), .B0 (n_2186), .Y
       (n_1463));
  INVXL g22414(.A (n_2626), .Y (n_1602));
  OR3X2 g21974__7098(.A (n_1461), .B (n_1335), .C
       (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .Y (n_1598));
  OR3X2 g21973__6131(.A (n_1461), .B (n_1336), .C
       (u_wb2sdrc_u_rddatafifo_wr_ptr[1]), .Y (n_1600));
  OR3X2 g21972__1881(.A (n_1461), .B (n_1336), .C (n_1335), .Y
       (n_1603));
  OR3X2 g22007__5115(.A (n_21), .B (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]),
       .C (n_1449), .Y (n_1606));
  OR3X2 g21976__7482(.A (n_26), .B (n_1364), .C (n_1449), .Y (n_1601));
  OR4X2 g22006__4733(.A (n_1365), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .C (n_1364), .D (n_1449), .Y
       (n_1604));
  OR4X2 g22004__6161(.A (n_1363), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .C (n_1364), .D (n_1449), .Y
       (n_1605));
  MX2XL g21482__9315(.A (u_wb2sdrc_cmdfifo_empty), .B (n_1333), .S0
       (n_1206), .Y (n_1334));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[5] (.CK
       (sdram_clk), .D (n_1233), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[5]));
  NAND2XL g21668__9945(.A (u_wb2sdrc_u_rddatafifo_rd_ptr_inc[2]), .B
       (n_1453), .Y (n_1383));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[1] (.CK
       (sdram_clk), .D (n_1252), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[2] (.CK
       (sdram_clk), .D (n_1251), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[3] (.CK
       (sdram_clk), .D (n_1250), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[4] (.CK
       (sdram_clk), .D (n_1249), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[5] (.CK
       (sdram_clk), .D (n_1248), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[7] (.CK
       (sdram_clk), .D (n_1246), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[8] (.CK
       (sdram_clk), .D (n_1245), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[8]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[9] (.CK
       (sdram_clk), .D (n_1244), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[9]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[10] (.CK
       (sdram_clk), .D (n_1242), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[10]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[11] (.CK
       (sdram_clk), .D (n_1243), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[11]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[12] (.CK
       (sdram_clk), .D (n_1271), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[12]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_id_reg[0] (.CK
       (sdram_clk), .D (n_1241), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_id_reg[1] (.CK
       (sdram_clk), .D (n_1240), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_id_reg[2] (.CK
       (sdram_clk), .D (n_1239), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_id_reg[3] (.CK
       (sdram_clk), .D (n_1238), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[3]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_l_last_reg(.CK (sdram_clk),
       .D (n_1237), .Q (u_sdrc_core_u_bank_ctl_bank1_fsm_l_last));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[1] (.CK
       (sdram_clk), .D (n_1235), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[2] (.CK
       (sdram_clk), .D (n_1234), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[3] (.CK
       (sdram_clk), .D (n_1232), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[7] (.CK
       (sdram_clk), .D (n_1229), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[8] (.CK
       (sdram_clk), .D (n_1226), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[8]));
  NAND2X1 g21663__2883(.A (u_wb2sdrc_u_rddatafifo_wr_ptr_inc[2]), .B
       (n_1462), .Y (n_1385));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[10] (.CK
       (sdram_clk), .D (n_1227), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[10]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[6] (.CK
       (sdram_clk), .D (n_1230), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[11] (.CK
       (sdram_clk), .D (n_1225), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[11]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[12] (.CK
       (sdram_clk), .D (n_1224), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[12]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_l_wrap_reg(.CK (sdram_clk),
       .D (n_1222), .Q (u_sdrc_core_u_bank_ctl_bank1_fsm_l_wrap));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_l_start_reg(.CK (sdram_clk),
       .D (n_1223), .Q (u_sdrc_core_u_bank_ctl_bank1_fsm_l_start));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[0] (.CK
       (sdram_clk), .D (n_1253), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_len_reg[3] (.CK
       (sdram_clk), .D (n_1257), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_len_reg[4] (.CK
       (sdram_clk), .D (n_1256), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_len_reg[5] (.CK
       (sdram_clk), .D (n_1255), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_len_reg[6] (.CK
       (sdram_clk), .D (n_1254), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_len_reg[1] (.CK
       (sdram_clk), .D (n_1259), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_len_reg[2] (.CK
       (sdram_clk), .D (n_1258), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_len_reg[0] (.CK
       (sdram_clk), .D (n_1262), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[3] (.CK (sdram_clk),
       .D (n_1302), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[3]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[4] (.CK (sdram_clk),
       .D (n_1303), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[4]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[0] (.CK (sdram_clk),
       .D (n_1308), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[0]));
  DFFQXL \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[7] (.CK (sdram_clk),
       .D (n_1305), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[7]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[1] (.CK (sdram_clk),
       .D (n_1307), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[1]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[6] (.CK (sdram_clk),
       .D (n_1301), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[6]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[8] (.CK (sdram_clk),
       .D (n_1264), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[8]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[2] (.CK (sdram_clk),
       .D (n_1306), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr_reg[6] (.CK
       (sdram_clk), .D (n_1247), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[6]));
  AOI33XL g22955__2346(.A0 (n_813), .A1 (n_1310), .A2 (n_1631), .B0
       (n_1696), .B1 (n_1652), .B2 (n_1284), .Y (n_1332));
  AOI31X1 g21137__1666(.A0 (n_985), .A1 (n_994), .A2 (n_1112), .B0
       (n_2186), .Y (n_1331));
  INVX1 g22024(.A (n_1398), .Y (n_1330));
  INVX1 g22025(.A (n_1405), .Y (n_1329));
  INVX1 g22023(.A (n_1399), .Y (n_1328));
  INVX1 g22022(.A (n_1428), .Y (n_1327));
  INVX1 g22021(.A (n_1426), .Y (n_1326));
  INVX1 g22019(.A (n_1410), .Y (n_1325));
  INVX1 g22012(.A (n_1323), .Y (n_1324));
  INVX1 g22017(.A (n_1413), .Y (n_1322));
  INVX1 g22015(.A (n_1418), .Y (n_1321));
  INVX1 g22014(.A (n_1415), .Y (n_1320));
  NAND4XL g21042__7410(.A (n_787), .B (n_1318), .C (sdram_resetn), .D
       (n_1202), .Y (n_1319));
  NAND4XL g21043__6417(.A (n_786), .B (n_1318), .C (sdram_resetn), .D
       (n_1205), .Y (n_1317));
  AND2XL g20971__5477(.A (cfg_colbits[1]), .B (n_1314), .Y (n_1316));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[5] (.CK (sdram_clk),
       .D (n_1304), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[9] (.CK
       (sdram_clk), .D (n_1228), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[9]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_l_sdr_dma_last_reg(.CK
       (sdram_clk), .D (n_1275), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_sdr_dma_last));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[4] (.CK
       (sdram_clk), .D (n_1231), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[4]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[10] (.CK
       (sdram_clk), .D (n_1315), .Q
       (u_sdrc_core_u_req_gen_curr_sdr_addr[10]));
  INVX1 g22941(.A (n_1553), .Y (n_1367));
  AOI221X1 g22776__2398(.A0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[3]), .A1 (n_1313), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[3]), .B1 (n_1312), .C0
       (n_1135), .Y (n_1344));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr_reg[0] (.CK
       (sdram_clk), .D (n_1236), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_curr_sdr_addr_reg[9] (.CK (sdram_clk),
       .D (n_1314), .Q (u_sdrc_core_u_req_gen_curr_sdr_addr[9]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_l_write_reg(.CK (sdram_clk),
       .D (n_1266), .Q (u_sdrc_core_u_bank_ctl_bank3_fsm_l_write));
  AOI221X1 g22777__5107(.A0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[5]), .A1 (n_1313), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[5]), .B1 (n_1312), .C0
       (n_1133), .Y (n_1342));
  AOI221X1 g22775__6260(.A0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[4]), .A1 (n_1313), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[4]), .B1 (n_1312), .C0
       (n_1136), .Y (n_1826));
  AOI221X1 g22774__4319(.A0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[6]), .A1 (n_1313), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[6]), .B1 (n_1312), .C0
       (n_1134), .Y (n_1829));
  AOI221X1 g22700__8428(.A0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[2]), .A1 (n_1313), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[2]), .B1 (n_1312), .C0
       (n_1140), .Y (n_1823));
  AOI221X1 g22699__5526(.A0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[1]), .A1 (n_1313), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[1]), .B1 (n_1312), .C0
       (n_1139), .Y (n_1340));
  DFFHQX1 \u_sdrc_core_u_req_gen_lcl_req_len_reg[2] (.CK (sdram_clk),
       .D (n_1280), .Q (u_sdrc_core_u_req_gen_lcl_req_len[2]));
  DFFQXL \u_sdrc_core_u_req_gen_lcl_req_len_reg[6] (.CK (sdram_clk), .D
       (n_1276), .Q (u_sdrc_core_u_req_gen_lcl_req_len[6]));
  DFFHQX1 \u_sdrc_core_u_req_gen_lcl_req_len_reg[3] (.CK (sdram_clk),
       .D (n_1279), .Q (u_sdrc_core_u_req_gen_lcl_req_len[3]));
  DFFHQX1 \u_sdrc_core_u_req_gen_lcl_req_len_reg[0] (.CK (sdram_clk),
       .D (n_1268), .Q (u_sdrc_core_u_req_gen_lcl_req_len[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_lcl_req_len_reg[5] (.CK (sdram_clk),
       .D (n_1277), .Q (u_sdrc_core_u_req_gen_lcl_req_len[5]));
  DFFHQX1 \u_sdrc_core_u_req_gen_lcl_req_len_reg[1] (.CK (sdram_clk),
       .D (n_1281), .Q (u_sdrc_core_u_req_gen_lcl_req_len[1]));
  DFFHQX1 \u_sdrc_core_u_req_gen_lcl_req_len_reg[4] (.CK (sdram_clk),
       .D (n_1278), .Q (u_sdrc_core_u_req_gen_lcl_req_len[4]));
  NOR4X1 g22879__6783(.A (n_1311), .B (n_1310), .C (n_1309), .D
       (n_1346), .Y (n_1473));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[0] (.CK (sdram_clk), .D
       (n_1308), .Q (u_sdrc_core_r2b_caddr[0]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[1] (.CK (sdram_clk), .D
       (n_1307), .Q (u_sdrc_core_r2b_caddr[1]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[2] (.CK (sdram_clk), .D
       (n_1306), .Q (u_sdrc_core_r2b_caddr[2]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[7] (.CK (sdram_clk), .D
       (n_1305), .Q (u_sdrc_core_r2b_caddr[7]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[5] (.CK (sdram_clk), .D
       (n_1304), .Q (u_sdrc_core_r2b_caddr[5]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[4] (.CK (sdram_clk), .D
       (n_1303), .Q (u_sdrc_core_r2b_caddr[4]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[3] (.CK (sdram_clk), .D
       (n_1302), .Q (u_sdrc_core_r2b_caddr[3]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[6] (.CK (sdram_clk), .D
       (n_1301), .Q (u_sdrc_core_r2b_caddr[6]));
  NOR2X1 g21956__3680(.A (n_2186), .B (n_1270), .Y (n_1455));
  AND2X2 g21975__2802(.A (n_24), .B (n_1462), .Y (n_1519));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_rdok_r_reg(.CK
       (sdram_clk), .D (n_1300), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_rdok_r));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_rdok_r_reg(.CK
       (sdram_clk), .D (n_1300), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_rdok_r));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_rdok_r_reg(.CK
       (sdram_clk), .D (n_1300), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_rdok_r));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_rdok_r_reg(.CK
       (sdram_clk), .D (n_1300), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_rdok_r));
  OAI211X1 g21815__1705(.A0 (u_sdrc_core_u_xfr_ctl_cntr1[0]), .A1
       (n_694), .B0 (n_1122), .C0 (sdram_resetn), .Y (n_1299));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[12] (.CK
       (sdram_clk), .D (n_1163), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[12]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[10] (.CK
       (sdram_clk), .D (n_1165), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[10]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_len_reg[4] (.CK
       (sdram_clk), .D (n_1141), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_len_reg[5] (.CK
       (sdram_clk), .D (n_1176), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_len_reg[1] (.CK
       (sdram_clk), .D (n_1132), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_len_reg[2] (.CK
       (sdram_clk), .D (n_1131), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_len_reg[6] (.CK
       (sdram_clk), .D (n_1179), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_len_reg[3] (.CK
       (sdram_clk), .D (n_1130), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_len_reg[0] (.CK
       (sdram_clk), .D (n_1137), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[0]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_l_sdr_dma_last_reg(.CK
       (sdram_clk), .D (n_1207), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_sdr_dma_last));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[2] (.CK
       (sdram_clk), .D (n_1173), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[3] (.CK
       (sdram_clk), .D (n_1172), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[4] (.CK
       (sdram_clk), .D (n_1171), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[5] (.CK
       (sdram_clk), .D (n_1170), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[8] (.CK
       (sdram_clk), .D (n_1168), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[8]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[9] (.CK
       (sdram_clk), .D (n_1166), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[9]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[7] (.CK
       (sdram_clk), .D (n_1167), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[11] (.CK
       (sdram_clk), .D (n_1164), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[11]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_id_reg[0] (.CK
       (sdram_clk), .D (n_1161), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_id_reg[1] (.CK
       (sdram_clk), .D (n_1162), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_id_reg[3] (.CK
       (sdram_clk), .D (n_1159), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[0] (.CK
       (sdram_clk), .D (n_1155), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[1] (.CK
       (sdram_clk), .D (n_1191), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[0] (.CK
       (sdram_clk), .D (n_1175), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[2] (.CK
       (sdram_clk), .D (n_1154), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[1] (.CK
       (sdram_clk), .D (n_1174), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[4] (.CK
       (sdram_clk), .D (n_1152), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[5] (.CK
       (sdram_clk), .D (n_1151), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[6] (.CK
       (sdram_clk), .D (n_1150), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[7] (.CK
       (sdram_clk), .D (n_1149), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[8] (.CK
       (sdram_clk), .D (n_1148), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[8]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[10] (.CK
       (sdram_clk), .D (n_1145), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[10]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[11] (.CK
       (sdram_clk), .D (n_1146), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[11]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_l_start_reg(.CK (sdram_clk),
       .D (n_1143), .Q (u_sdrc_core_u_bank_ctl_bank3_fsm_l_start));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_l_wrap_reg(.CK (sdram_clk),
       .D (n_1142), .Q (u_sdrc_core_u_bank_ctl_bank3_fsm_l_wrap));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr_reg[6] (.CK
       (sdram_clk), .D (n_1169), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[6]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_l_write_reg(.CK (sdram_clk),
       .D (n_1180), .Q (u_sdrc_core_u_bank_ctl_bank2_fsm_l_write));
  NOR2XL g20946__5122(.A (n_2186), .B (n_1196), .Y (n_1298));
  NOR2XL g20949__8246(.A (n_2186), .B (n_1197), .Y (n_1297));
  NOR2X1 g20970__7098(.A (n_2323), .B (n_1295), .Y (n_1296));
  NOR2X1 g20972__6131(.A (n_2186), .B (n_1201), .Y (n_1294));
  OAI22X1 g21451__1881(.A0 (n_1265), .A1 (n_1015), .B0 (n_932), .B1
       (n_1124), .Y (n_1293));
  NOR2XL g21009__5115(.A (n_2186), .B (n_1199), .Y (n_1292));
  NOR2XL g21015__7482(.A (n_2186), .B (n_1198), .Y (n_1291));
  NOR2X1 g21041__4733(.A (n_1550), .B (n_1464), .Y (n_1290));
  AOI21X1 g21057__6161(.A0 (n_1583), .A1 (n_1123), .B0 (n_2186), .Y
       (n_1289));
  OAI211X1 g22953__9945(.A0 (n_1286), .A1 (n_815), .B0 (n_833), .C0
       (n_1631), .Y (n_1287));
  AOI31X1 g22861__2883(.A0 (n_1366), .A1 (n_1050), .A2 (n_1284), .B0
       (n_1696), .Y (n_1285));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_id_reg[2] (.CK
       (sdram_clk), .D (n_1160), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[2]));
  NAND2X1 g22083__2346(.A (n_1108), .B (n_1215), .Y (n_1355));
  AOI221X1 g22084__1666(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_start),
       .A1 (n_1313), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_start),
       .B1 (n_1312), .C0 (n_1109), .Y (n_1323));
  NAND2X1 g21897__7410(.A (n_1192), .B (n_1390), .Y (n_1391));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[12] (.CK
       (sdram_clk), .D (n_1144), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[12]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_l_last_reg(.CK (sdram_clk),
       .D (n_1158), .Q (u_sdrc_core_u_bank_ctl_bank3_fsm_l_last));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[3] (.CK
       (sdram_clk), .D (n_1153), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr_reg[9] (.CK
       (sdram_clk), .D (n_1147), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[9]));
  OAI21X1 g22747__6417(.A0 (n_1809), .A1 (n_1283), .B0 (n_1475), .Y
       (n_1458));
  NAND2X1 g22100__5477(.A (n_1106), .B (n_1218), .Y (n_1401));
  INVXL g22309(.A (n_1453), .Y (n_1440));
  NAND2X1 g22106__2398(.A (n_1105), .B (n_1219), .Y (n_1417));
  NAND2X1 g22121__5107(.A (n_1099), .B (n_1183), .Y (n_1428));
  NAND2X1 g22122__6260(.A (n_1100), .B (n_1184), .Y (n_1399));
  NAND2X1 g22123__4319(.A (n_1101), .B (n_1182), .Y (n_1398));
  NAND2X1 g22124__8428(.A (n_1102), .B (n_1188), .Y (n_1405));
  NAND2X1 g22111__5526(.A (n_1104), .B (n_1189), .Y (n_1403));
  NAND2X1 g22116__6783(.A (n_1095), .B (n_1186), .Y (n_1413));
  NOR2X1 g22703__3680(.A (n_1476), .B (n_1346), .Y (n_1368));
  NAND2X1 g22110__1617(.A (n_1129), .B (n_1156), .Y (n_1418));
  NAND2X1 g22113__2802(.A (n_1093), .B (n_1213), .Y (n_1423));
  NAND2X1 g22109__1705(.A (n_1096), .B (n_1185), .Y (n_1415));
  NOR2X1 g22944__5122(.A (n_845), .B (n_1346), .Y (n_1553));
  NAND2X1 g22118__8246(.A (n_1103), .B (n_1190), .Y (n_1410));
  NAND2X1 g22120__7098(.A (n_1097), .B (n_1181), .Y (n_1426));
  NAND2X1 g22114__6131(.A (n_1094), .B (n_1187), .Y (n_1421));
  INVXL g22190(.A (n_1449), .Y (n_1394));
  NOR2X1 g21955__1881(.A (n_2186), .B (n_1269), .Y (n_1456));
  INVX1 g22310(.A (n_1462), .Y (n_1461));
  NOR2X1 g21957__5115(.A (n_2186), .B (n_1209), .Y (n_1378));
  OAI211X1 g21483__4733(.A0 (n_565), .A1 (n_1583), .B0 (n_1039), .C0
       (n_1022), .Y (n_1281));
  OAI211X1 g21484__6161(.A0 (n_648), .A1 (n_1583), .B0 (n_1038), .C0
       (n_1027), .Y (n_1280));
  OAI211X1 g21485__9315(.A0 (n_645), .A1 (n_1583), .B0 (n_1037), .C0
       (n_1028), .Y (n_1279));
  OAI211X1 g21486__9945(.A0 (n_643), .A1 (n_1583), .B0 (n_1036), .C0
       (n_1023), .Y (n_1278));
  OAI211X1 g21487__2883(.A0 (n_644), .A1 (n_1583), .B0 (n_1035), .C0
       (n_1024), .Y (n_1277));
  OAI211X1 g21488__2346(.A0 (n_662), .A1 (n_1583), .B0 (n_1034), .C0
       (n_1026), .Y (n_1276));
  NOR2X1 g21063__1666(.A (n_2186), .B (n_1127), .Y (n_1275));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[0] (.CK
       (sdram_clk), .D (n_1076), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[6] (.CK
       (sdram_clk), .D (n_1088), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[11] (.CK
       (sdram_clk), .D (n_1083), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[11]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[12] (.CK
       (sdram_clk), .D (n_1082), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[12]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_id_reg[0] (.CK
       (sdram_clk), .D (n_1081), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_id_reg[1] (.CK
       (sdram_clk), .D (n_1080), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_id_reg[2] (.CK
       (sdram_clk), .D (n_1079), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_id_reg[3] (.CK
       (sdram_clk), .D (n_1078), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_len_reg[3] (.CK
       (sdram_clk), .D (n_1054), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_len_reg[4] (.CK
       (sdram_clk), .D (n_1053), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_len_reg[5] (.CK
       (sdram_clk), .D (n_1052), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_len_reg[1] (.CK
       (sdram_clk), .D (n_1055), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_len_reg[6] (.CK
       (sdram_clk), .D (n_1058), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_len_reg[0] (.CK
       (sdram_clk), .D (n_1057), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[0]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_l_last_reg(.CK (sdram_clk),
       .D (n_1077), .Q (u_sdrc_core_u_bank_ctl_bank2_fsm_l_last));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[1] (.CK
       (sdram_clk), .D (n_1074), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[3] (.CK
       (sdram_clk), .D (n_1073), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[2] (.CK
       (sdram_clk), .D (n_1075), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[4] (.CK
       (sdram_clk), .D (n_1072), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[5] (.CK
       (sdram_clk), .D (n_1071), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[1] (.CK
       (sdram_clk), .D (n_1113), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[8] (.CK
       (sdram_clk), .D (n_1069), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[8]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[9] (.CK
       (sdram_clk), .D (n_1068), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[9]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[11] (.CK
       (sdram_clk), .D (n_1065), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[11]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[12] (.CK
       (sdram_clk), .D (n_1064), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[12]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_l_wrap_reg(.CK (sdram_clk),
       .D (n_1062), .Q (u_sdrc_core_u_bank_ctl_bank2_fsm_l_wrap));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[10] (.CK
       (sdram_clk), .D (n_1084), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[10]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[7] (.CK
       (sdram_clk), .D (n_1070), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[7]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_l_sdr_dma_last_reg(.CK
       (sdram_clk), .D (n_1114), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_sdr_dma_last));
  OAI211X1 g21489__6417(.A0 (n_586), .A1 (n_1583), .B0 (n_1046), .C0
       (n_1017), .Y (n_1307));
  OAI211X1 g21490__5477(.A0 (n_673), .A1 (n_1583), .B0 (n_1047), .C0
       (n_1030), .Y (n_1304));
  OAI211X1 g21491__2398(.A0 (n_667), .A1 (n_1583), .B0 (n_1044), .C0
       (n_1031), .Y (n_1302));
  OAI211X1 g21492__5107(.A0 (n_670), .A1 (n_1583), .B0 (n_1045), .C0
       (n_1029), .Y (n_1306));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_l_write_reg(.CK (sdram_clk),
       .D (n_1059), .Q (u_sdrc_core_u_bank_ctl_bank0_fsm_l_write));
  OAI211X1 g21493__6260(.A0 (n_669), .A1 (n_1583), .B0 (n_1042), .C0
       (n_1020), .Y (n_1305));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[2] (.CK
       (sdram_clk), .D (n_1121), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[2]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_l_start_reg(.CK (sdram_clk),
       .D (n_1063), .Q (u_sdrc_core_u_bank_ctl_bank2_fsm_l_start));
  OAI211X1 g21494__4319(.A0 (n_674), .A1 (n_1583), .B0 (n_1032), .C0
       (n_1025), .Y (n_1303));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[10] (.CK
       (sdram_clk), .D (n_1067), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[10]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[9] (.CK
       (sdram_clk), .D (n_1086), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[9]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[8] (.CK
       (sdram_clk), .D (n_1085), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[8]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[7] (.CK
       (sdram_clk), .D (n_1087), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[4] (.CK
       (sdram_clk), .D (n_1090), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[5] (.CK
       (sdram_clk), .D (n_1089), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[3] (.CK
       (sdram_clk), .D (n_1128), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[3]));
  OAI211X1 g21496__8428(.A0 (n_504), .A1 (n_1583), .B0 (n_1041), .C0
       (n_1016), .Y (n_1308));
  OAI211X1 g21495__5526(.A0 (n_668), .A1 (n_1583), .B0 (n_1043), .C0
       (n_1019), .Y (n_1301));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_b2x_cmd_r_reg[1] (.CK
       (sdram_clk), .D (n_1115), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd1[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_b2x_cmd_r_reg[1] (.CK
       (sdram_clk), .D (n_1118), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd3[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_b2x_cmd_r_reg[1] (.CK
       (sdram_clk), .D (n_1116), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd2[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_b2x_cmd_r_reg[1] (.CK
       (sdram_clk), .D (n_1117), .Q
       (u_sdrc_core_u_bank_ctl_i2x_cmd0[1]));
  SDFFQX1 u_sdrc_core_u_req_gen_r2b_start_reg(.CK (sdram_clk), .D
       (u_sdrc_core_r2b_start), .SI (n_1333), .SE (n_916), .Q
       (u_sdrc_core_r2b_start));
  NOR2X1 g21958__6783(.A (n_2186), .B (n_1208), .Y (n_1379));
  AO22XL g21397__3680(.A0 (u_sdrc_core_r2b_caddr[12]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[12]), .B1
       (n_1260), .Y (n_1271));
  INVX1 g22009(.A (n_1269), .Y (n_1270));
  OAI211X1 g21476__1617(.A0 (n_473), .A1 (n_1583), .B0 (n_1040), .C0
       (n_1021), .Y (n_1268));
  AOI211XL g22041__2802(.A0 (n_171), .A1 (n_675), .B0 (n_988), .C0
       (n_198), .Y (n_1267));
  OAI22X1 g21449__1705(.A0 (n_1265), .A1 (n_938), .B0 (n_928), .B1
       (n_1014), .Y (n_1266));
  INVXL g22148(.A (n_1295), .Y (n_1264));
  AO22XL g21230__5122(.A0 (u_sdrc_core_r2b_len[0]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[0]), .B1 (n_1260), .Y
       (n_1262));
  AO22XL g21231__8246(.A0 (u_sdrc_core_r2b_len[1]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[1]), .B1 (n_1260), .Y
       (n_1259));
  AO22XL g21232__7098(.A0 (u_sdrc_core_r2b_len[2]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[2]), .B1 (n_1260), .Y
       (n_1258));
  AO22XL g21233__6131(.A0 (u_sdrc_core_r2b_len[3]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[3]), .B1 (n_1260), .Y
       (n_1257));
  AO22XL g21234__1881(.A0 (u_sdrc_core_r2b_len[4]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[4]), .B1 (n_1260), .Y
       (n_1256));
  AO22XL g21235__5115(.A0 (u_sdrc_core_r2b_len[5]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[5]), .B1 (n_1260), .Y
       (n_1255));
  AO22XL g21236__7482(.A0 (u_sdrc_core_r2b_len[6]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_len[6]), .B1 (n_1260), .Y
       (n_1254));
  AO22XL g21383__4733(.A0 (u_sdrc_core_r2b_caddr[0]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[0]), .B1 (n_1260), .Y
       (n_1253));
  AO22XL g21384__6161(.A0 (u_sdrc_core_r2b_caddr[1]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[1]), .B1 (n_1260), .Y
       (n_1252));
  AO22XL g21385__9315(.A0 (u_sdrc_core_r2b_caddr[2]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[2]), .B1 (n_1260), .Y
       (n_1251));
  AO22XL g21386__9945(.A0 (u_sdrc_core_r2b_caddr[3]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[3]), .B1 (n_1260), .Y
       (n_1250));
  AO22XL g21387__2883(.A0 (u_sdrc_core_r2b_caddr[4]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[4]), .B1 (n_1260), .Y
       (n_1249));
  AO22XL g21388__2346(.A0 (u_sdrc_core_r2b_caddr[5]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[5]), .B1 (n_1260), .Y
       (n_1248));
  AO22XL g21389__1666(.A0 (u_sdrc_core_r2b_caddr[6]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[6]), .B1 (n_1260), .Y
       (n_1247));
  AO22XL g21390__7410(.A0 (u_sdrc_core_r2b_caddr[7]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[7]), .B1 (n_1260), .Y
       (n_1246));
  AO22XL g21391__6417(.A0 (u_sdrc_core_r2b_caddr[8]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[8]), .B1 (n_1260), .Y
       (n_1245));
  AO22XL g21392__5477(.A0 (u_sdrc_core_r2b_caddr[9]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[9]), .B1 (n_1260), .Y
       (n_1244));
  AO22XL g21394__2398(.A0 (u_sdrc_core_r2b_caddr[11]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[11]), .B1
       (n_1260), .Y (n_1243));
  AO22XL g21393__5107(.A0 (u_sdrc_core_r2b_caddr[10]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[10]), .B1
       (n_1260), .Y (n_1242));
  AO22XL g21395__6260(.A0 (u_sdrc_core_r2b_req_id[0]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[0]), .B1 (n_1260), .Y
       (n_1241));
  AO22XL g21396__4319(.A0 (u_sdrc_core_r2b_req_id[1]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[1]), .B1 (n_1260), .Y
       (n_1240));
  AO22XL g21398__8428(.A0 (u_sdrc_core_r2b_req_id[2]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[2]), .B1 (n_1260), .Y
       (n_1239));
  AO22XL g21399__5526(.A0 (u_sdrc_core_r2b_req_id[3]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_id[3]), .B1 (n_1260), .Y
       (n_1238));
  AO22XL g21400__6783(.A0 (n_1157), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_last), .B1 (n_1260), .Y
       (n_1237));
  AO22XL g21401__3680(.A0 (u_sdrc_core_r2b_raddr[0]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[0]), .B1 (n_1260), .Y
       (n_1236));
  AO22XL g21402__1617(.A0 (u_sdrc_core_r2b_raddr[1]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[1]), .B1 (n_1260), .Y
       (n_1235));
  AO22XL g21403__2802(.A0 (u_sdrc_core_r2b_raddr[2]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[2]), .B1 (n_1260), .Y
       (n_1234));
  AO22XL g21405__1705(.A0 (u_sdrc_core_r2b_raddr[5]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[5]), .B1 (n_1260), .Y
       (n_1233));
  AO22XL g21404__5122(.A0 (u_sdrc_core_r2b_raddr[3]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[3]), .B1 (n_1260), .Y
       (n_1232));
  AO22XL g21406__8246(.A0 (u_sdrc_core_r2b_raddr[4]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[4]), .B1 (n_1260), .Y
       (n_1231));
  AO22XL g21407__7098(.A0 (u_sdrc_core_r2b_raddr[6]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[6]), .B1 (n_1260), .Y
       (n_1230));
  AO22XL g21408__6131(.A0 (u_sdrc_core_r2b_raddr[7]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[7]), .B1 (n_1260), .Y
       (n_1229));
  AO22XL g21410__1881(.A0 (u_sdrc_core_r2b_raddr[9]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[9]), .B1 (n_1260), .Y
       (n_1228));
  AO22XL g21411__5115(.A0 (u_sdrc_core_r2b_raddr[10]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[10]), .B1
       (n_1260), .Y (n_1227));
  AO22XL g21409__7482(.A0 (u_sdrc_core_r2b_raddr[8]), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[8]), .B1 (n_1260), .Y
       (n_1226));
  AO22XL g21412__4733(.A0 (u_sdrc_core_r2b_raddr[11]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[11]), .B1
       (n_1260), .Y (n_1225));
  AO22XL g21413__6161(.A0 (u_sdrc_core_r2b_raddr[12]), .A1 (n_1261),
       .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[12]), .B1
       (n_1260), .Y (n_1224));
  AO22XL g21414__9315(.A0 (u_sdrc_core_r2b_start), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_start), .B1 (n_1260), .Y
       (n_1223));
  AO22XL g21415__9945(.A0 (u_sdrc_core_r2b_wrap), .A1 (n_1261), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_wrap), .B1 (n_1260), .Y
       (n_1222));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr_reg[6] (.CK
       (sdram_clk), .D (n_1066), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr_reg[0] (.CK
       (sdram_clk), .D (n_1110), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_l_len_reg[2] (.CK
       (sdram_clk), .D (n_1056), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[2]));
  INVX1 g22149(.A (n_1466), .Y (n_1314));
  INVX1 g22150(.A (n_1464), .Y (n_1315));
  NAND2X1 g22407__2883(.A (n_976), .B (n_1061), .Y (n_1462));
  NOR2XL g22406__2346(.A (wb_we_i), .B (n_1220), .Y (n_1453));
  NOR3X1 g22181__1666(.A (n_1098), .B (n_1221), .C
       (u_sdrc_core_u_bs_convert_rd_xfr_count[1]), .Y (n_1436));
  OR2X1 g22272__7410(.A (n_1621), .B (n_1220), .Y (n_1449));
  AOI222X1 g22228__6417(.A0 (app_req_addr[23]), .A1 (n_1217), .B0
       (app_req_addr[22]), .B1 (n_1216), .C0 (n_2274), .C1 (n_1693), .Y
       (n_1219));
  AOI222X1 g22227__5477(.A0 (app_req_addr[24]), .A1 (n_1217), .B0
       (app_req_addr[23]), .B1 (n_1216), .C0 (n_2275), .C1 (n_1693), .Y
       (n_1218));
  AOI222X1 g22226__2398(.A0 (app_req_addr[25]), .A1 (n_1217), .B0
       (app_req_addr[24]), .B1 (n_1216), .C0 (n_2276), .C1 (n_1693), .Y
       (n_1215));
  AOI222X1 g22191__6260(.A0 (app_req_addr[12]), .A1 (n_1217), .B0
       (app_req_addr[11]), .B1 (n_1216), .C0 (n_2263), .C1 (n_1693), .Y
       (n_1213));
  AOI22X1 g21685__4319(.A0 (u_sdrc_core_u_xfr_ctl_cntr1[3]), .A1
       (n_1204), .B0 (n_2367), .B1 (n_1203), .Y (n_1212));
  INVX1 g22011(.A (n_1210), .Y (n_1211));
  INVX1 g22008(.A (n_1208), .Y (n_1209));
  NOR2X1 g21049__8428(.A (n_2186), .B (n_1013), .Y (n_1207));
  OAI32X1 g21908__5526(.A0 (n_880), .A1
       (u_wb2sdrc_u_cmdfifo_rd_cnt[2]), .A2
       (u_wb2sdrc_u_cmdfifo_rd_cnt[1]), .B0 (n_2638), .B1 (n_1333), .Y
       (n_1206));
  AOI22XL g21892__6783(.A0 (u_sdrc_core_u_xfr_ctl_cntr1[2]), .A1
       (n_1204), .B0 (n_2366), .B1 (n_1203), .Y (n_1205));
  AOI22XL g21829__3680(.A0 (u_sdrc_core_u_xfr_ctl_cntr1[1]), .A1
       (n_1204), .B0 (n_2365), .B1 (n_1203), .Y (n_1202));
  AOI32X1 g21787__1617(.A0 (n_1693), .A1
       (u_sdrc_core_u_req_gen_page_ovflw_r), .A2
       (u_sdrc_core_u_req_gen_req_st[0]), .B0
       (u_sdrc_core_u_req_gen_req_st[1]), .B1 (n_1200), .Y (n_1201));
  AOI33XL g21780__2802(.A0 (n_2633), .A1 (n_570), .A2 (n_918), .B0
       (n_826), .B1 (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[1]), .B2
       (1'b1), .Y (n_1199));
  AOI33XL g21779__1705(.A0 (n_2632), .A1 (n_567), .A2 (n_924), .B0
       (n_832), .B1 (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[1]), .B2
       (n_719), .Y (n_1198));
  AOI33XL g21778__5122(.A0 (n_2634), .A1 (n_569), .A2 (n_920), .B0
       (n_828), .B1 (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[1]), .B2
       (n_722), .Y (n_1197));
  AOI33XL g21777__8246(.A0 (n_2635), .A1 (n_568), .A2 (n_922), .B0
       (n_830), .B1 (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[1]), .B2
       (n_725), .Y (n_1196));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[0] (.CK
       (sdram_clk), .D (n_974), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_len_reg[4] (.CK
       (sdram_clk), .D (n_1004), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_len_reg[6] (.CK
       (sdram_clk), .D (n_1008), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[2] (.CK
       (sdram_clk), .D (n_972), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[4] (.CK
       (sdram_clk), .D (n_970), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[6] (.CK
       (sdram_clk), .D (n_968), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[8] (.CK
       (sdram_clk), .D (n_966), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[8]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[9] (.CK
       (sdram_clk), .D (n_965), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[9]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[12] (.CK
       (sdram_clk), .D (n_959), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[12]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[11] (.CK
       (sdram_clk), .D (n_963), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[11]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_id_reg[1] (.CK
       (sdram_clk), .D (n_961), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_id_reg[2] (.CK
       (sdram_clk), .D (n_960), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[2]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_l_last_reg(.CK (sdram_clk),
       .D (n_957), .Q (u_sdrc_core_u_bank_ctl_bank0_fsm_l_last));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[0] (.CK
       (sdram_clk), .D (n_989), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[1] (.CK
       (sdram_clk), .D (n_956), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[1]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[3] (.CK
       (sdram_clk), .D (n_951), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[6] (.CK
       (sdram_clk), .D (n_952), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[7] (.CK
       (sdram_clk), .D (n_967), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[7]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[3] (.CK
       (sdram_clk), .D (n_971), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[2] (.CK
       (sdram_clk), .D (n_955), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[1] (.CK
       (sdram_clk), .D (n_973), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[1]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_rd_ptr_reg[2] (.RN (sdram_resetn), .CK
       (sdram_clk), .D (n_999), .Q (u_wb2sdrc_u_cmdfifo_rd_ptr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[5] (.CK
       (sdram_clk), .D (n_969), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_len_reg[3] (.CK
       (sdram_clk), .D (n_1003), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[7] (.CK
       (sdram_clk), .D (n_950), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[7]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_l_wrap_reg(.CK (sdram_clk),
       .D (n_979), .Q (u_sdrc_core_u_bank_ctl_bank0_fsm_l_wrap));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_l_start_reg(.CK (sdram_clk),
       .D (n_980), .Q (u_sdrc_core_u_bank_ctl_bank0_fsm_l_start));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[12] (.CK
       (sdram_clk), .D (n_978), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[12]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[11] (.CK
       (sdram_clk), .D (n_977), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[11]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[9] (.CK
       (sdram_clk), .D (n_948), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[9]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[8] (.CK
       (sdram_clk), .D (n_949), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[8]));
  OAI2BB1X1 g22070__7098(.A0N
       (u_sdrc_core_u_bs_convert_rd_xfr_count[0]), .A1N (n_1195), .B0
       (n_1194), .Y (n_1269));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_id_reg[0] (.CK
       (sdram_clk), .D (n_962), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_len_reg[0] (.CK
       (sdram_clk), .D (n_1000), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[0]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_l_sdr_dma_last_reg(.CK
       (sdram_clk), .D (n_1033), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_sdr_dma_last));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_len_reg[2] (.CK
       (sdram_clk), .D (n_1002), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_len_reg[5] (.CK
       (sdram_clk), .D (n_1007), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[5] (.CK
       (sdram_clk), .D (n_953), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[4] (.CK
       (sdram_clk), .D (n_954), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[4]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_id_reg[3] (.CK
       (sdram_clk), .D (n_958), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr_reg[10] (.CK
       (sdram_clk), .D (n_964), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[10]));
  AOI222X1 g22173__6131(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[8]),
       .A1 (n_1193), .B0 (n_2221), .B1 (n_1333), .C0 (n_2259), .C1
       (n_1693), .Y (n_1295));
  AOI222X1 g22179__1881(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[9]),
       .A1 (n_1193), .B0 (n_2222), .B1 (n_1333), .C0 (n_2260), .C1
       (n_1693), .Y (n_1466));
  NAND2X1 g22096__5115(.A (n_1803), .B (n_1192), .Y (n_1390));
  AOI222X1 g22180__7482(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[10]),
       .A1 (n_1193), .B0 (n_2223), .B1 (n_1333), .C0 (n_2261), .C1
       (n_1693), .Y (n_1464));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_mgmt_st_reg[2] (.CK (sdram_clk), .D
       (n_996), .Q (u_sdrc_core_u_xfr_ctl_mgmt_st[2]));
  AO22XL g21312__4733(.A0 (u_sdrc_core_r2b_raddr[1]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[1]), .B1 (n_1177), .Y
       (n_1191));
  AOI222X1 g22230__6161(.A0 (app_req_addr[21]), .A1 (n_1217), .B0
       (app_req_addr[20]), .B1 (n_1216), .C0 (n_2272), .C1 (n_1693), .Y
       (n_1190));
  AOI222X1 g22231__9315(.A0 (app_req_addr[11]), .A1 (n_1217), .B0
       (app_req_addr[10]), .B1 (n_1216), .C0 (n_2262), .C1 (n_1693), .Y
       (n_1189));
  AOI222X1 g22232__9945(.A0 (app_req_addr[20]), .A1 (n_1217), .B0
       (app_req_addr[19]), .B1 (n_1216), .C0 (n_2271), .C1 (n_1693), .Y
       (n_1188));
  AOI222X1 g22233__2883(.A0 (app_req_addr[13]), .A1 (n_1217), .B0
       (app_req_addr[12]), .B1 (n_1216), .C0 (n_2264), .C1 (n_1693), .Y
       (n_1187));
  AOI222X1 g22234__2346(.A0 (app_req_addr[14]), .A1 (n_1217), .B0
       (app_req_addr[13]), .B1 (n_1216), .C0 (n_2265), .C1 (n_1693), .Y
       (n_1186));
  AOI222X1 g22235__1666(.A0 (app_req_addr[15]), .A1 (n_1217), .B0
       (app_req_addr[14]), .B1 (n_1216), .C0 (n_2266), .C1 (n_1693), .Y
       (n_1185));
  AOI222X1 g22238__7410(.A0 (app_req_addr[18]), .A1 (n_1217), .B0
       (app_req_addr[17]), .B1 (n_1216), .C0 (n_2269), .C1 (n_1693), .Y
       (n_1184));
  AOI222X1 g22237__6417(.A0 (app_req_addr[17]), .A1 (n_1217), .B0
       (app_req_addr[16]), .B1 (n_1216), .C0 (n_2268), .C1 (n_1693), .Y
       (n_1183));
  AOI222X1 g22239__5477(.A0 (app_req_addr[19]), .A1 (n_1217), .B0
       (app_req_addr[18]), .B1 (n_1216), .C0 (n_2270), .C1 (n_1693), .Y
       (n_1182));
  AOI222X1 g22236__2398(.A0 (app_req_addr[16]), .A1 (n_1217), .B0
       (app_req_addr[15]), .B1 (n_1216), .C0 (n_2267), .C1 (n_1693), .Y
       (n_1181));
  OAI22X1 g21448__5107(.A0 (n_1265), .A1 (n_906), .B0 (n_944), .B1
       (n_939), .Y (n_1180));
  AO22XL g21422__6260(.A0 (u_sdrc_core_r2b_len[6]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[6]), .B1 (n_1177), .Y
       (n_1179));
  AO22XL g21421__4319(.A0 (u_sdrc_core_r2b_len[5]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[5]), .B1 (n_1177), .Y
       (n_1176));
  AO22XL g21293__8428(.A0 (u_sdrc_core_r2b_caddr[0]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[0]), .B1 (n_1177), .Y
       (n_1175));
  AO22XL g21294__5526(.A0 (u_sdrc_core_r2b_caddr[1]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[1]), .B1 (n_1177), .Y
       (n_1174));
  AO22XL g21295__6783(.A0 (u_sdrc_core_r2b_caddr[2]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[2]), .B1 (n_1177), .Y
       (n_1173));
  AO22XL g21296__3680(.A0 (u_sdrc_core_r2b_caddr[3]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[3]), .B1 (n_1177), .Y
       (n_1172));
  AO22XL g21297__1617(.A0 (u_sdrc_core_r2b_caddr[4]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[4]), .B1 (n_1177), .Y
       (n_1171));
  AO22XL g21298__2802(.A0 (u_sdrc_core_r2b_caddr[5]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[5]), .B1 (n_1177), .Y
       (n_1170));
  AO22XL g21299__1705(.A0 (u_sdrc_core_r2b_caddr[6]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[6]), .B1 (n_1177), .Y
       (n_1169));
  AO22XL g21301__5122(.A0 (u_sdrc_core_r2b_caddr[8]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[8]), .B1 (n_1177), .Y
       (n_1168));
  AO22XL g21300__8246(.A0 (u_sdrc_core_r2b_caddr[7]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[7]), .B1 (n_1177), .Y
       (n_1167));
  AO22XL g21302__7098(.A0 (u_sdrc_core_r2b_caddr[9]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[9]), .B1 (n_1177), .Y
       (n_1166));
  AO22XL g21303__6131(.A0 (u_sdrc_core_r2b_caddr[10]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[10]), .B1
       (n_1177), .Y (n_1165));
  AO22XL g21304__1881(.A0 (u_sdrc_core_r2b_caddr[11]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[11]), .B1
       (n_1177), .Y (n_1164));
  AO22XL g21305__5115(.A0 (u_sdrc_core_r2b_caddr[12]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[12]), .B1
       (n_1177), .Y (n_1163));
  AO22XL g21307__7482(.A0 (u_sdrc_core_r2b_req_id[1]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[1]), .B1 (n_1177), .Y
       (n_1162));
  AO22XL g21306__4733(.A0 (u_sdrc_core_r2b_req_id[0]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[0]), .B1 (n_1177), .Y
       (n_1161));
  AO22XL g21308__6161(.A0 (u_sdrc_core_r2b_req_id[2]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[2]), .B1 (n_1177), .Y
       (n_1160));
  AO22XL g21309__9315(.A0 (u_sdrc_core_r2b_req_id[3]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_id[3]), .B1 (n_1177), .Y
       (n_1159));
  AO22XL g21310__9945(.A0 (n_1157), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_last), .B1 (n_1177), .Y
       (n_1158));
  AOI222X1 g22229__2883(.A0 (app_req_addr[22]), .A1 (n_1217), .B0
       (app_req_addr[21]), .B1 (n_1216), .C0 (n_2273), .C1 (n_1693), .Y
       (n_1156));
  AO22XL g21311__2346(.A0 (u_sdrc_core_r2b_raddr[0]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[0]), .B1 (n_1177), .Y
       (n_1155));
  AO22XL g21313__1666(.A0 (u_sdrc_core_r2b_raddr[2]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[2]), .B1 (n_1177), .Y
       (n_1154));
  AO22XL g21314__7410(.A0 (u_sdrc_core_r2b_raddr[3]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[3]), .B1 (n_1177), .Y
       (n_1153));
  AO22XL g21315__6417(.A0 (u_sdrc_core_r2b_raddr[4]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[4]), .B1 (n_1177), .Y
       (n_1152));
  AO22XL g21316__5477(.A0 (u_sdrc_core_r2b_raddr[5]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[5]), .B1 (n_1177), .Y
       (n_1151));
  AO22XL g21317__2398(.A0 (u_sdrc_core_r2b_raddr[6]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[6]), .B1 (n_1177), .Y
       (n_1150));
  AO22XL g21318__5107(.A0 (u_sdrc_core_r2b_raddr[7]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[7]), .B1 (n_1177), .Y
       (n_1149));
  AO22XL g21319__6260(.A0 (u_sdrc_core_r2b_raddr[8]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[8]), .B1 (n_1177), .Y
       (n_1148));
  AO22XL g21320__4319(.A0 (u_sdrc_core_r2b_raddr[9]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[9]), .B1 (n_1177), .Y
       (n_1147));
  AO22XL g21322__8428(.A0 (u_sdrc_core_r2b_raddr[11]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[11]), .B1
       (n_1177), .Y (n_1146));
  AO22XL g21321__5526(.A0 (u_sdrc_core_r2b_raddr[10]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[10]), .B1
       (n_1177), .Y (n_1145));
  AO22XL g21323__6783(.A0 (u_sdrc_core_r2b_raddr[12]), .A1 (n_1178),
       .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[12]), .B1
       (n_1177), .Y (n_1144));
  AO22XL g21324__3680(.A0 (u_sdrc_core_r2b_start), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_start), .B1 (n_1177), .Y
       (n_1143));
  AO22XL g21325__1617(.A0 (u_sdrc_core_r2b_wrap), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_wrap), .B1 (n_1177), .Y
       (n_1142));
  AO22XL g21420__2802(.A0 (u_sdrc_core_r2b_len[4]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[4]), .B1 (n_1177), .Y
       (n_1141));
  OAI2BB1X1 g22752__1705(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[2]), .A1N (n_1138), .B0
       (n_983), .Y (n_1140));
  OAI2BB1X1 g22756__5122(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[1]), .A1N (n_1138), .B0
       (n_982), .Y (n_1139));
  AO22XL g21416__8246(.A0 (u_sdrc_core_r2b_len[0]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[0]), .B1 (n_1177), .Y
       (n_1137));
  OAI2BB1X1 g22848__7098(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[4]), .A1N (n_1138), .B0
       (n_984), .Y (n_1136));
  OAI2BB1X1 g22849__6131(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[3]), .A1N (n_1138), .B0
       (n_992), .Y (n_1135));
  OAI2BB1X1 g22850__1881(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[6]), .A1N (n_1138), .B0
       (n_981), .Y (n_1134));
  OAI2BB1X1 g22851__5115(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[5]), .A1N (n_1138), .B0
       (n_993), .Y (n_1133));
  AO22XL g21417__7482(.A0 (u_sdrc_core_r2b_len[1]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[1]), .B1 (n_1177), .Y
       (n_1132));
  AO22XL g21418__4733(.A0 (u_sdrc_core_r2b_len[2]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[2]), .B1 (n_1177), .Y
       (n_1131));
  AO22XL g21419__6161(.A0 (u_sdrc_core_r2b_len[3]), .A1 (n_1178), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_len[3]), .B1 (n_1177), .Y
       (n_1130));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_len_reg[1] (.CK
       (sdram_clk), .D (n_1001), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[1]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_grey_rd_ptr_reg[2] (.RN (sdram_resetn),
       .CK (sdram_clk), .D (n_998), .Q
       (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr_reg[10] (.CK
       (sdram_clk), .D (n_975), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[10]));
  INVX1 g22646(.A (n_1220), .Y (wb_ack_o));
  NOR2X1 g21216__9315(.A (n_2186), .B (n_2631), .Y (n_1300));
  INVX1 g22965(.A (n_1631), .Y (n_1346));
  AOI22XL g22202__9945(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[22]),
       .A1 (n_1193), .B0 (app_req_addr[20]), .B1 (n_1107), .Y (n_1129));
  AO22XL g21263__2883(.A0 (u_sdrc_core_r2b_caddr[3]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[3]), .B1 (n_1119), .Y
       (n_1128));
  AOI22X1 g21792__2346(.A0 (u_sdrc_core_u_bank_ctl_rank_ba_last[1]),
       .A1 (n_1126), .B0
       (u_sdrc_core_u_bank_ctl_bank1_fsm_l_sdr_dma_last), .B1 (n_1125),
       .Y (n_1127));
  DFFHQX1 u_sdrc_core_u_req_gen_r2b_write_reg(.CK (sdram_clk), .D
       (n_927), .Q (u_sdrc_core_r2b_write));
  INVX1 g21825(.A (n_1260), .Y (n_1124));
  NAND2XL g21843__1666(.A (u_sdrc_core_u_req_gen_req_st[0]), .B
       (n_1200), .Y (n_1123));
  NAND2XL g21846__7410(.A (u_sdrc_core_u_xfr_ctl_cntr1[0]), .B
       (n_1204), .Y (n_1122));
  AO22XL g21262__6417(.A0 (u_sdrc_core_r2b_caddr[2]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[2]), .B1 (n_1119), .Y
       (n_1121));
  NOR2X1 g21036__5477(.A (n_2186), .B (n_923), .Y (n_1118));
  NOR2X1 g21037__2398(.A (n_2186), .B (n_921), .Y (n_1117));
  NOR2X1 g21038__5107(.A (n_2186), .B (n_925), .Y (n_1116));
  NOR2X1 g21039__6260(.A (n_2186), .B (n_919), .Y (n_1115));
  NOR2X1 g21048__4319(.A (n_2186), .B (n_937), .Y (n_1114));
  AO22XL g21261__8428(.A0 (u_sdrc_core_r2b_caddr[1]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[1]), .B1 (n_1119), .Y
       (n_1113));
  AOI221X1 g22047__5526(.A0 (n_552), .A1 (n_1692), .B0 (n_1111), .B1
       (n_986), .C0 (n_846), .Y (n_1112));
  AO22XL g21260__6783(.A0 (u_sdrc_core_r2b_caddr[0]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[0]), .B1 (n_1119), .Y
       (n_1110));
  OAI211X1 g22225__3680(.A0 (n_168), .A1 (n_840), .B0 (n_680), .C0
       (n_679), .Y (n_1109));
  AOI22XL g22199__1617(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[25]),
       .A1 (n_1193), .B0 (app_req_addr[23]), .B1 (n_1107), .Y (n_1108));
  AOI22XL g22200__2802(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[24]),
       .A1 (n_1193), .B0 (app_req_addr[22]), .B1 (n_1107), .Y (n_1106));
  AOI22XL g22201__1705(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[23]),
       .A1 (n_1193), .B0 (app_req_addr[21]), .B1 (n_1107), .Y (n_1105));
  AOI22XL g22222__5122(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[11]),
       .A1 (n_1193), .B0 (app_req_addr[9]), .B1 (n_1107), .Y (n_1104));
  AOI22XL g22203__8246(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[21]),
       .A1 (n_1193), .B0 (app_req_addr[19]), .B1 (n_1107), .Y (n_1103));
  AOI22XL g22204__7098(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[20]),
       .A1 (n_1193), .B0 (app_req_addr[18]), .B1 (n_1107), .Y (n_1102));
  AOI22XL g22209__6131(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[19]),
       .A1 (n_1193), .B0 (app_req_addr[17]), .B1 (n_1107), .Y (n_1101));
  AOI22XL g22210__1881(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[18]),
       .A1 (n_1193), .B0 (app_req_addr[16]), .B1 (n_1107), .Y (n_1100));
  AOI22XL g22211__5115(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[17]),
       .A1 (n_1193), .B0 (app_req_addr[15]), .B1 (n_1107), .Y (n_1099));
  OR2XL g22212__7482(.A (n_2186), .B (n_1091), .Y (n_1098));
  AOI22XL g22214__4733(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[16]),
       .A1 (n_1193), .B0 (app_req_addr[14]), .B1 (n_1107), .Y (n_1097));
  AOI22XL g22215__6161(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[15]),
       .A1 (n_1193), .B0 (app_req_addr[13]), .B1 (n_1107), .Y (n_1096));
  AOI22XL g22216__9315(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[14]),
       .A1 (n_1193), .B0 (app_req_addr[12]), .B1 (n_1107), .Y (n_1095));
  AOI22XL g22217__9945(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[13]),
       .A1 (n_1193), .B0 (app_req_addr[11]), .B1 (n_1107), .Y (n_1094));
  AOI22XL g22219__2883(.A0 (u_sdrc_core_u_req_gen_curr_sdr_addr[12]),
       .A1 (n_1193), .B0 (app_req_addr[10]), .B1 (n_1107), .Y (n_1093));
  NAND2X1 g22390__2346(.A (sdram_resetn), .B (n_1200), .Y (n_1694));
  AOI221X1 g22081__1666(.A0 (n_1092), .A1 (n_911), .B0 (n_887), .B1
       (n_935), .C0 (n_869), .Y (n_1210));
  NAND3BXL g22069__7410(.AN (n_1091), .B
       (u_sdrc_core_u_bs_convert_rd_xfr_count[1]), .C (n_1221), .Y
       (n_1208));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_row_cnt_reg[2] (.CK (sdram_clk),
       .D (n_912), .Q (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[2]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_row_cnt_reg[1] (.CK (sdram_clk),
       .D (n_915), .Q (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[0] (.CK (sdram_clk), .D
       (n_941), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[0]));
  NOR2X1 g22391__6417(.A (n_2186), .B (n_1200), .Y (n_1896));
  NOR3X1 g21959__5477(.A (n_2186), .B (n_1195), .C (n_947), .Y
       (n_1484));
  AO22XL g21264__2398(.A0 (u_sdrc_core_r2b_caddr[4]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[4]), .B1 (n_1119), .Y
       (n_1090));
  AO22XL g21265__5107(.A0 (u_sdrc_core_r2b_caddr[5]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[5]), .B1 (n_1119), .Y
       (n_1089));
  AO22XL g21266__6260(.A0 (u_sdrc_core_r2b_caddr[6]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[6]), .B1 (n_1119), .Y
       (n_1088));
  AO22XL g21267__4319(.A0 (u_sdrc_core_r2b_caddr[7]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[7]), .B1 (n_1119), .Y
       (n_1087));
  AO22XL g21269__8428(.A0 (u_sdrc_core_r2b_caddr[9]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[9]), .B1 (n_1119), .Y
       (n_1086));
  AO22XL g21268__5526(.A0 (u_sdrc_core_r2b_caddr[8]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[8]), .B1 (n_1119), .Y
       (n_1085));
  AO22XL g21270__6783(.A0 (u_sdrc_core_r2b_caddr[10]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[10]), .B1
       (n_1119), .Y (n_1084));
  AO22XL g21271__3680(.A0 (u_sdrc_core_r2b_caddr[11]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[11]), .B1
       (n_1119), .Y (n_1083));
  AO22XL g21272__1617(.A0 (u_sdrc_core_r2b_caddr[12]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[12]), .B1
       (n_1119), .Y (n_1082));
  AO22XL g21273__2802(.A0 (u_sdrc_core_r2b_req_id[0]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[0]), .B1 (n_1119), .Y
       (n_1081));
  AO22XL g21274__1705(.A0 (u_sdrc_core_r2b_req_id[1]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[1]), .B1 (n_1119), .Y
       (n_1080));
  AO22XL g21275__5122(.A0 (u_sdrc_core_r2b_req_id[2]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[2]), .B1 (n_1119), .Y
       (n_1079));
  AO22XL g21276__8246(.A0 (u_sdrc_core_r2b_req_id[3]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_id[3]), .B1 (n_1119), .Y
       (n_1078));
  AO22XL g21277__7098(.A0 (n_1157), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_last), .B1 (n_1119), .Y
       (n_1077));
  AO22XL g21278__6131(.A0 (u_sdrc_core_r2b_raddr[0]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[0]), .B1 (n_1119), .Y
       (n_1076));
  AO22XL g21280__1881(.A0 (u_sdrc_core_r2b_raddr[2]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[2]), .B1 (n_1119), .Y
       (n_1075));
  AO22XL g21279__5115(.A0 (u_sdrc_core_r2b_raddr[1]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[1]), .B1 (n_1119), .Y
       (n_1074));
  AO22XL g21281__7482(.A0 (u_sdrc_core_r2b_raddr[3]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[3]), .B1 (n_1119), .Y
       (n_1073));
  AO22XL g21282__4733(.A0 (u_sdrc_core_r2b_raddr[4]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[4]), .B1 (n_1119), .Y
       (n_1072));
  AO22XL g21283__6161(.A0 (u_sdrc_core_r2b_raddr[5]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[5]), .B1 (n_1119), .Y
       (n_1071));
  AO22XL g21285__9315(.A0 (u_sdrc_core_r2b_raddr[7]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[7]), .B1 (n_1119), .Y
       (n_1070));
  AO22XL g21286__9945(.A0 (u_sdrc_core_r2b_raddr[8]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[8]), .B1 (n_1119), .Y
       (n_1069));
  AO22XL g21287__2883(.A0 (u_sdrc_core_r2b_raddr[9]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[9]), .B1 (n_1119), .Y
       (n_1068));
  AO22XL g21288__2346(.A0 (u_sdrc_core_r2b_raddr[10]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[10]), .B1
       (n_1119), .Y (n_1067));
  AO22XL g21284__1666(.A0 (u_sdrc_core_r2b_raddr[6]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[6]), .B1 (n_1119), .Y
       (n_1066));
  AO22XL g21289__7410(.A0 (u_sdrc_core_r2b_raddr[11]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[11]), .B1
       (n_1119), .Y (n_1065));
  AO22XL g21290__6417(.A0 (u_sdrc_core_r2b_raddr[12]), .A1 (n_1120),
       .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[12]), .B1
       (n_1119), .Y (n_1064));
  AO22XL g21291__5477(.A0 (u_sdrc_core_r2b_start), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_start), .B1 (n_1119), .Y
       (n_1063));
  AO22XL g21292__2398(.A0 (u_sdrc_core_r2b_wrap), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_wrap), .B1 (n_1119), .Y
       (n_1062));
  AOI32X1 g22615__5107(.A0 (n_1282), .A1
       (u_sdrc_core_u_bs_convert_rd_xfr_count[0]), .A2 (n_1803), .B0
       (n_1060), .B1 (n_1803), .Y (n_1061));
  OAI22X1 g21450__6260(.A0 (n_1265), .A1 (n_905), .B0 (n_930), .B1
       (n_823), .Y (n_1059));
  AO22XL g21429__4319(.A0 (u_sdrc_core_r2b_len[6]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[6]), .B1 (n_1119), .Y
       (n_1058));
  AO22XL g21423__8428(.A0 (u_sdrc_core_r2b_len[0]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[0]), .B1 (n_1119), .Y
       (n_1057));
  AO22XL g21424__5526(.A0 (u_sdrc_core_r2b_len[2]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[2]), .B1 (n_1119), .Y
       (n_1056));
  AO22XL g21425__6783(.A0 (u_sdrc_core_r2b_len[1]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[1]), .B1 (n_1119), .Y
       (n_1055));
  AO22XL g21426__3680(.A0 (u_sdrc_core_r2b_len[3]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[3]), .B1 (n_1119), .Y
       (n_1054));
  AO22XL g21427__1617(.A0 (u_sdrc_core_r2b_len[4]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[4]), .B1 (n_1119), .Y
       (n_1053));
  AO22XL g21428__2802(.A0 (u_sdrc_core_r2b_len[5]), .A1 (n_1120), .B0
       (u_sdrc_core_u_bank_ctl_bank2_fsm_l_len[5]), .B1 (n_1119), .Y
       (n_1052));
  NAND3BXL g22824__1705(.AN (n_1051), .B (n_1050), .C (n_1286), .Y
       (n_1283));
  AOI21X1 g22678__5122(.A0 (n_1049), .A1 (n_1048), .B0 (n_370), .Y
       (n_1220));
  NOR2X1 g22968__8246(.A (n_946), .B (n_1051), .Y (n_1631));
  NAND2XL g21499__7098(.A (n_2256), .B (n_1693), .Y (n_1047));
  NAND2X1 g21512__6131(.A (n_2252), .B (n_1693), .Y (n_1046));
  NAND2X1 g21513__1881(.A (n_2253), .B (n_1693), .Y (n_1045));
  NAND2XL g21514__5115(.A (n_2254), .B (n_1693), .Y (n_1044));
  NAND2X1 g21515__7482(.A (n_2257), .B (n_1693), .Y (n_1043));
  NAND2XL g21516__4733(.A (n_2258), .B (n_1693), .Y (n_1042));
  NAND2X1 g21517__6161(.A (n_2251), .B (n_1693), .Y (n_1041));
  NAND2X1 g21518__9315(.A (n_2236), .B (n_1693), .Y (n_1040));
  NAND2X1 g21519__9945(.A (n_2237), .B (n_1693), .Y (n_1039));
  NAND2X1 g21520__2883(.A (n_2238), .B (n_1693), .Y (n_1038));
  NAND2X1 g21521__2346(.A (n_2239), .B (n_1693), .Y (n_1037));
  NAND2X1 g21522__1666(.A (n_2240), .B (n_1693), .Y (n_1036));
  NAND2X1 g21523__7410(.A (n_2241), .B (n_1693), .Y (n_1035));
  NAND2X1 g21524__6417(.A (n_2242), .B (n_1693), .Y (n_1034));
  NOR2X1 g21050__5477(.A (n_2186), .B (n_900), .Y (n_1033));
  NAND2X1 g21584__2398(.A (n_2255), .B (n_1693), .Y (n_1032));
  NAND2XL g21893__5107(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[3]), .B
       (n_1193), .Y (n_1031));
  NAND2XL g21891__6260(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[5]), .B
       (n_1193), .Y (n_1030));
  NAND2XL g21859__4319(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[2]), .B
       (n_1193), .Y (n_1029));
  NAND2XL g21838__8428(.A (u_sdrc_core_u_req_gen_lcl_req_len[3]), .B
       (n_1193), .Y (n_1028));
  NAND2XL g21837__5526(.A (u_sdrc_core_u_req_gen_lcl_req_len[2]), .B
       (n_1193), .Y (n_1027));
  NAND2XL g21841__6783(.A (u_sdrc_core_u_req_gen_lcl_req_len[6]), .B
       (n_1193), .Y (n_1026));
  NAND2XL g21842__3680(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[4]), .B
       (n_1193), .Y (n_1025));
  NAND2XL g21840__1617(.A (u_sdrc_core_u_req_gen_lcl_req_len[5]), .B
       (n_1193), .Y (n_1024));
  NAND2XL g21839__2802(.A (u_sdrc_core_u_req_gen_lcl_req_len[4]), .B
       (n_1193), .Y (n_1023));
  NAND2XL g21836__1705(.A (u_sdrc_core_u_req_gen_lcl_req_len[1]), .B
       (n_1193), .Y (n_1022));
  NAND2XL g21835__5122(.A (u_sdrc_core_u_req_gen_lcl_req_len[0]), .B
       (n_1193), .Y (n_1021));
  NAND2XL g21834__8246(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[7]), .B
       (n_1193), .Y (n_1020));
  NAND2XL g21832__7098(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[6]), .B
       (n_1193), .Y (n_1019));
  NAND2XL g21831__1881(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[1]), .B
       (n_1193), .Y (n_1017));
  NAND2XL g21830__5115(.A (u_sdrc_core_u_req_gen_curr_sdr_addr[0]), .B
       (n_1193), .Y (n_1016));
  INVX1 g21824(.A (n_1261), .Y (n_1015));
  INVX1 g21828(.A (n_1177), .Y (n_1014));
  AOI22X1 g21789__7482(.A0 (u_sdrc_core_u_bank_ctl_rank_ba_last[3]),
       .A1 (n_1012), .B0
       (u_sdrc_core_u_bank_ctl_bank3_fsm_l_sdr_dma_last), .B1 (n_934),
       .Y (n_1013));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[11] (.CK
       (sdram_clk), .D (n_766), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[11]_710 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[11]_710
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[9] (.CK
       (sdram_clk), .D (n_752), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[9]_708 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[9]_708
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[8] (.CK
       (sdram_clk), .D (n_776), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[8]_707 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[8]_707
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[7] (.CK
       (sdram_clk), .D (n_745), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[7]_706 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[7]_706
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[4] (.CK
       (sdram_clk), .D (n_750), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[4]_703 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[4]_703
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[3] (.CK
       (sdram_clk), .D (n_774), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[3]_702 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[3]_702
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[5] (.CK
       (sdram_clk), .D (n_770), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[5]_704 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[5]_704
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[1] (.CK
       (sdram_clk), .D (n_764), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[1]_700 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[1]_700
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[0] (.CK
       (sdram_clk), .D (n_772), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[0]_699 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[0]_699
       ));
  OAI221X1 g22068__4733(.A0 (n_1654), .A1 (n_763), .B0 (n_1009), .B1
       (n_759), .C0 (n_867), .Y (n_1952));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[1] (.CK
       (sdram_clk), .D (n_760), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[1]_700 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[1]_700
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[2] (.CK
       (sdram_clk), .D (n_762), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[2]_701 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[2]_701
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[3] (.CK
       (sdram_clk), .D (n_756), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[3]_702 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[3]_702
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[5] (.CK
       (sdram_clk), .D (n_739), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[5]_704 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[5]_704
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[7] (.CK
       (sdram_clk), .D (n_741), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[7]_706 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[7]_706
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[6] (.CK
       (sdram_clk), .D (n_754), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[6]_705 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[6]_705
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[11] (.CK
       (sdram_clk), .D (n_743), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[11]_710 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[11]_710
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[0] (.CK
       (sdram_clk), .D (n_735), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[0]_699 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[0]_699
       ));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_tmr0_reg[1] (.CK (sdram_clk), .D
       (n_839), .Q (u_sdrc_core_u_xfr_ctl_tmr0[1]));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[6] (.CK
       (sdram_clk), .D (n_789), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[6]_705 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[6]_705
       ));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[4] (.CK (sdram_clk), .D
       (n_895), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[4]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[6] (.CK (sdram_clk), .D
       (n_893), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[6]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[7] (.CK (sdram_clk), .D
       (n_892), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[7]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[8] (.CK (sdram_clk), .D
       (n_891), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[8]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[10] (.CK (sdram_clk),
       .D (n_889), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[10]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[11] (.CK (sdram_clk), .D
       (n_888), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[11]));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[8] (.CK
       (sdram_clk), .D (n_732), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[8]_707 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[8]_707
       ));
  OAI221X1 g22067__6161(.A0 (n_1654), .A1 (n_769), .B0 (n_1009), .B1
       (n_738), .C0 (n_861), .Y (n_1930));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[9] (.CK
       (sdram_clk), .D (n_748), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[9]_708 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[9]_708
       ));
  OAI221X1 g22065__9315(.A0 (n_1654), .A1 (n_751), .B0 (n_1009), .B1
       (n_747), .C0 (n_852), .Y (n_1940));
  OAI221X1 g22066__9945(.A0 (n_1654), .A1 (n_744), .B0 (n_1009), .B1
       (n_740), .C0 (n_858), .Y (n_1945));
  SDFFQX1 \u_sdrc_core_u_xfr_ctl_rfsh_row_cnt_reg[0] (.CK (sdram_clk),
       .D (n_914), .SI (n_913), .SE
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[0]), .Q
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[0]));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_rd_ptr_reg[0] (.RN (sdram_resetn), .CK
       (sdram_clk), .D (n_1333), .SI (n_1583), .SE
       (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .Q
       (u_wb2sdrc_u_cmdfifo_rd_ptr[0]));
  AND2X1 g21964__2883(.A (sdram_resetn), .B (n_1125), .Y (n_1260));
  AO22XL g21436__2346(.A0 (u_sdrc_core_r2b_len[6]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[6]), .B1 (n_1005), .Y
       (n_1008));
  AO22XL g21435__1666(.A0 (u_sdrc_core_r2b_len[5]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[5]), .B1 (n_1005), .Y
       (n_1007));
  AO22XL g21434__7410(.A0 (u_sdrc_core_r2b_len[4]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[4]), .B1 (n_1005), .Y
       (n_1004));
  AO22XL g21433__6417(.A0 (u_sdrc_core_r2b_len[3]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[3]), .B1 (n_1005), .Y
       (n_1003));
  AO22XL g21432__5477(.A0 (u_sdrc_core_r2b_len[2]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[2]), .B1 (n_1005), .Y
       (n_1002));
  AO22XL g21431__2398(.A0 (u_sdrc_core_r2b_len[1]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[1]), .B1 (n_1005), .Y
       (n_1001));
  AO22XL g21430__5107(.A0 (u_sdrc_core_r2b_len[0]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[0]), .B1 (n_1005), .Y
       (n_1000));
  OAI2BB1X1 g21175__6260(.A0N (u_wb2sdrc_u_cmdfifo_rd_ptr[2]), .A1N
       (n_1583), .B0 (n_997), .Y (n_999));
  OAI2BB1X1 g21177__4319(.A0N (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[2]),
       .A1N (n_1583), .B0 (n_997), .Y (n_998));
  AOI31X1 g21178__8428(.A0 (n_995), .A1 (n_994), .A2 (n_793), .B0
       (n_2186), .Y (n_996));
  AOI22X1 g22860__5526(.A0 (u_sdrc_core_r2b_len[5]), .A1 (n_991), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[5]), .B1 (n_990), .Y
       (n_993));
  AOI22X1 g22859__6783(.A0 (u_sdrc_core_r2b_len[3]), .A1 (n_991), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[3]), .B1 (n_990), .Y
       (n_992));
  AO22XL g21218__3680(.A0 (u_sdrc_core_r2b_raddr[0]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[0]), .B1 (n_1005), .Y
       (n_989));
  OAI22X1 g22291__1617(.A0 (n_987), .A1 (n_986), .B0 (n_985), .B1
       (n_791), .Y (n_988));
  AOI22X1 g22857__2802(.A0 (u_sdrc_core_r2b_len[4]), .A1 (n_991), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[4]), .B1 (n_990), .Y
       (n_984));
  AOI22X1 g22785__1705(.A0 (u_sdrc_core_r2b_len[2]), .A1 (n_991), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[2]), .B1 (n_990), .Y
       (n_983));
  AOI22X1 g22784__5122(.A0 (u_sdrc_core_r2b_len[1]), .A1 (n_991), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[1]), .B1 (n_990), .Y
       (n_982));
  AOI22X1 g22858__8246(.A0 (u_sdrc_core_r2b_len[6]), .A1 (n_991), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_len[6]), .B1 (n_990), .Y
       (n_981));
  AO22XL g21378__7098(.A0 (u_sdrc_core_r2b_start), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_start), .B1 (n_1005), .Y
       (n_980));
  AO22XL g21379__6131(.A0 (u_sdrc_core_r2b_wrap), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_wrap), .B1 (n_1005), .Y
       (n_979));
  AO22XL g21377__1881(.A0 (u_sdrc_core_r2b_raddr[12]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[12]), .B1
       (n_1005), .Y (n_978));
  AO22XL g21376__5115(.A0 (u_sdrc_core_r2b_raddr[11]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[11]), .B1
       (n_1005), .Y (n_977));
  NAND4XL g22612__7482(.A (1'b1), .B (n_1803), .C
       (u_sdrc_core_u_bs_convert_rd_xfr_count[0]), .D
       (u_sdrc_core_u_bs_convert_rd_xfr_count[1]), .Y (n_976));
  AO22XL g21375__4733(.A0 (u_sdrc_core_r2b_raddr[10]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[10]), .B1
       (n_1005), .Y (n_975));
  AO22XL g21345__6161(.A0 (u_sdrc_core_r2b_caddr[0]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[0]), .B1 (n_1005), .Y
       (n_974));
  AO22XL g21346__9315(.A0 (u_sdrc_core_r2b_caddr[1]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[1]), .B1 (n_1005), .Y
       (n_973));
  AO22XL g21347__9945(.A0 (u_sdrc_core_r2b_caddr[2]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[2]), .B1 (n_1005), .Y
       (n_972));
  AO22XL g21348__2883(.A0 (u_sdrc_core_r2b_caddr[3]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[3]), .B1 (n_1005), .Y
       (n_971));
  AO22XL g21349__2346(.A0 (u_sdrc_core_r2b_caddr[4]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[4]), .B1 (n_1005), .Y
       (n_970));
  AO22XL g21350__1666(.A0 (u_sdrc_core_r2b_caddr[5]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[5]), .B1 (n_1005), .Y
       (n_969));
  AO22XL g21351__7410(.A0 (u_sdrc_core_r2b_caddr[6]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[6]), .B1 (n_1005), .Y
       (n_968));
  AO22XL g21352__6417(.A0 (u_sdrc_core_r2b_caddr[7]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[7]), .B1 (n_1005), .Y
       (n_967));
  AO22XL g21353__5477(.A0 (u_sdrc_core_r2b_caddr[8]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[8]), .B1 (n_1005), .Y
       (n_966));
  AO22XL g21354__2398(.A0 (u_sdrc_core_r2b_caddr[9]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[9]), .B1 (n_1005), .Y
       (n_965));
  AO22XL g21355__5107(.A0 (u_sdrc_core_r2b_caddr[10]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[10]), .B1
       (n_1005), .Y (n_964));
  AO22XL g21356__6260(.A0 (u_sdrc_core_r2b_caddr[11]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[11]), .B1
       (n_1005), .Y (n_963));
  AO22XL g21360__4319(.A0 (u_sdrc_core_r2b_req_id[0]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[0]), .B1 (n_1005), .Y
       (n_962));
  AO22XL g21361__8428(.A0 (u_sdrc_core_r2b_req_id[1]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[1]), .B1 (n_1005), .Y
       (n_961));
  AO22XL g21362__5526(.A0 (u_sdrc_core_r2b_req_id[2]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[2]), .B1 (n_1005), .Y
       (n_960));
  AO22XL g21358__6783(.A0 (u_sdrc_core_r2b_caddr[12]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[12]), .B1
       (n_1005), .Y (n_959));
  AO22XL g21363__3680(.A0 (u_sdrc_core_r2b_req_id[3]), .A1 (n_1006),
       .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_id[3]), .B1 (n_1005), .Y
       (n_958));
  AO22XL g21364__1617(.A0 (n_1157), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_last), .B1 (n_1005), .Y
       (n_957));
  AO22XL g21366__2802(.A0 (u_sdrc_core_r2b_raddr[1]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[1]), .B1 (n_1005), .Y
       (n_956));
  AO22XL g21367__1705(.A0 (u_sdrc_core_r2b_raddr[2]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[2]), .B1 (n_1005), .Y
       (n_955));
  AO22XL g21369__5122(.A0 (u_sdrc_core_r2b_raddr[4]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[4]), .B1 (n_1005), .Y
       (n_954));
  AO22XL g21370__8246(.A0 (u_sdrc_core_r2b_raddr[5]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[5]), .B1 (n_1005), .Y
       (n_953));
  AO22XL g21371__7098(.A0 (u_sdrc_core_r2b_raddr[6]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[6]), .B1 (n_1005), .Y
       (n_952));
  AO22XL g21368__6131(.A0 (u_sdrc_core_r2b_raddr[3]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[3]), .B1 (n_1005), .Y
       (n_951));
  AO22XL g21372__1881(.A0 (u_sdrc_core_r2b_raddr[7]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[7]), .B1 (n_1005), .Y
       (n_950));
  AO22XL g21373__5115(.A0 (u_sdrc_core_r2b_raddr[8]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[8]), .B1 (n_1005), .Y
       (n_949));
  AO22XL g21374__7482(.A0 (u_sdrc_core_r2b_raddr[9]), .A1 (n_1006), .B0
       (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[9]), .B1 (n_1005), .Y
       (n_948));
  NOR2X1 g22252__4733(.A (n_2186), .B (n_1534), .Y (n_1192));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[5] (.CK (sdram_clk), .D
       (n_894), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[5]));
  AOI21X1 g22381__6161(.A0 (u_sdrc_core_u_bs_convert_rd_xfr_count[1]),
       .A1 (n_1195), .B0 (n_947), .Y (n_1194));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[3] (.CK (sdram_clk), .D
       (n_896), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[3]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[1] (.CK (sdram_clk), .D
       (n_901), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[1]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[2] (.CK (sdram_clk), .D
       (n_898), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[2]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_tmr0_reg[2] (.CK (sdram_clk), .D
       (n_836), .Q (u_sdrc_core_u_xfr_ctl_tmr0[2]));
  OAI221X1 g22074(.A0 (n_1654), .A1 (n_765), .B0 (n_1009), .B1 (n_742),
       .C0 (n_849), .Y (n_1938));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_rfsh_timer_reg[9] (.CK (sdram_clk), .D
       (n_890), .Q (u_sdrc_core_u_xfr_ctl_rfsh_timer[9]));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[2] (.CK
       (sdram_clk), .D (n_768), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[2]_701 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[2]_701
       ));
  NOR3X1 g22244(.A (n_1311), .B (n_946), .C (n_1309), .Y (n_1272));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[4] (.CK
       (sdram_clk), .D (n_758), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[4]_703 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[4]_703
       ));
  OAI221X1 g22076(.A0 (n_1654), .A1 (n_775), .B0 (n_1009), .B1 (n_731),
       .C0 (n_855), .Y (n_1928));
  OAI221X1 g22080(.A0 (n_1654), .A1 (n_767), .B0 (n_1009), .B1 (n_761),
       .C0 (n_874), .Y (n_1954));
  OAI221X1 g22079(.A0 (n_1654), .A1 (n_773), .B0 (n_1009), .B1 (n_755),
       .C0 (n_864), .Y (n_1959));
  OAI221X1 g22078(.A0 (n_1654), .A1 (n_749), .B0 (n_1009), .B1 (n_757),
       .C0 (n_877), .Y (n_1932));
  OAI221X1 g22077(.A0 (n_1654), .A1 (n_788), .B0 (n_1009), .B1 (n_753),
       .C0 (n_843), .Y (n_1934));
  INVX1 g22977(.A (n_1051), .Y (n_1284));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_tmr0_reg[0] (.CK (sdram_clk), .D
       (n_878), .Q (u_sdrc_core_u_xfr_ctl_tmr0[0]));
  INVX1 g22010(.A (n_942), .Y (n_943));
  NOR2X1 g20995(.A (u_sdrc_core_u_xfr_ctl_rfsh_timer[0]), .B (n_824),
       .Y (n_941));
  NAND2X1 g21863(.A (n_1643), .B (n_1050), .Y (n_940));
  INVX1 g21826(.A (n_1119), .Y (n_939));
  INVX1 g21823(.A (n_1178), .Y (n_938));
  AOI22X1 g21790(.A0 (u_sdrc_core_u_bank_ctl_rank_ba_last[2]), .A1
       (n_936), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_sdr_dma_last),
       .B1 (n_886), .Y (n_937));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[3] (.CK
       (sdram_clk), .D (n_862), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[3]_702 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[3]_702
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[3] (.CK
       (sdram_clk), .D (n_863), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[3]_702 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[3]_702
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[11] (.CK
       (sdram_clk), .D (n_847), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[11]_710 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[11]_710
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[9] (.CK
       (sdram_clk), .D (n_850), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[9]_708 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[9]_708
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[7] (.CK
       (sdram_clk), .D (n_856), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[7]_706 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[7]_706
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[6] (.CK
       (sdram_clk), .D (n_841), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[6]_705 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[6]_705
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[5] (.CK
       (sdram_clk), .D (n_859), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[5]_704 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[5]_704
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[2] (.CK
       (sdram_clk), .D (n_870), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[2]_701 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[2]_701
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[1] (.CK
       (sdram_clk), .D (n_865), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[1]_700 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[1]_700
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[0] (.CK
       (sdram_clk), .D (n_935), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[0]_699 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[0]_699
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[2] (.CK
       (sdram_clk), .D (n_872), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[2]_701 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[2]_701
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[7] (.CK
       (sdram_clk), .D (n_857), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[7]_706 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[7]_706
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[8] (.CK
       (sdram_clk), .D (n_854), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[8]_707 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[8]_707
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[9] (.CK
       (sdram_clk), .D (n_851), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[9]_708 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[9]_708
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[4] (.CK
       (sdram_clk), .D (n_876), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[4]_703 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[4]_703
       ));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_grey_rd_ptr_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D (n_620), .SI
       (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[0]), .SE (n_1583), .Q
       (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[0]));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[5] (.CK
       (sdram_clk), .D (n_860), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[5]_704 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[5]_704
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[6] (.CK
       (sdram_clk), .D (n_842), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[6]_705 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[6]_705
       ));
  NOR4X1 g22980(.A (n_777), .B (n_730), .C (n_733), .D (n_729), .Y
       (n_1051));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_rd_ptr_reg[1] (.RN (sdram_resetn), .CK
       (sdram_clk), .D (u_wb2sdrc_u_cmdfifo_rd_ptr_inc[1]), .SI
       (u_wb2sdrc_u_cmdfifo_rd_ptr[1]), .SE (n_1583), .Q
       (u_wb2sdrc_u_cmdfifo_rd_ptr[1]));
  AND2X1 g21963(.A (sdram_resetn), .B (n_1126), .Y (n_1261));
  AND2X1 g21967(.A (sdram_resetn), .B (n_934), .Y (n_1177));
  OAI22XL g21447(.A0 (app_req_wr_n), .A1 (n_1583), .B0 (n_1265), .B1
       (n_1333), .Y (n_927));
  INVX1 g22184(.A (n_924), .Y (n_925));
  INVX1 g22186(.A (n_922), .Y (n_923));
  INVX1 g22187(.A (n_920), .Y (n_921));
  INVX1 g22188(.A (n_918), .Y (n_919));
  INVX1 g22595(.A (n_1193), .Y (n_916));
  AO22XL g21357(.A0 (n_2368), .A1 (n_914), .B0
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[1]), .B1 (n_913), .Y
       (n_915));
  AO22XL g21359(.A0 (n_2369), .A1 (n_914), .B0
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[2]), .B1 (n_913), .Y
       (n_912));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[11] (.CK
       (sdram_clk), .D (n_848), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[11]_710 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[11]_710
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[4] (.CK
       (sdram_clk), .D (n_875), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[4]_703 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[4]_703
       ));
  SDFFRHQX1 \u_wb2sdrc_u_cmdfifo_grey_rd_ptr_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D (n_613), .SI
       (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[1]), .SE (n_1583), .Q
       (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[1]));
  NAND2X1 g22392(.A (n_1195), .B (n_1803), .Y (n_1091));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[1] (.CK
       (sdram_clk), .D (n_866), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[1]_700 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[1]_700
       ));
  DFFQXL \u_sdrc_core_u_xfr_ctl_tmr0_reg[3] (.CK (sdram_clk), .D
       (n_816), .Q (u_sdrc_core_u_xfr_ctl_tmr0[3]));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[0] (.CK
       (sdram_clk), .D (n_911), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[0]_699 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[0]_699
       ));
  NOR2X1 g22961(.A (n_1366), .B (n_1286), .Y (n_1441));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[8] (.CK
       (sdram_clk), .D (n_853), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[8]_707 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[8]_707
       ));
  AOI211XL g22258(.A0 (n_1627), .A1 (n_646), .B0 (n_728), .C0 (n_2186),
       .Y (n_1204));
  INVX1 g22693(.A (n_1693), .Y (n_1200));
  INVX1 g21821(.A (n_1120), .Y (n_906));
  INVX1 g21822(.A (n_1006), .Y (n_905));
  AND2XL g20996(.A (n_2379), .B (n_897), .Y (n_901));
  AOI22X1 g21791(.A0 (u_sdrc_core_u_bank_ctl_rank_ba_last[0]), .A1
       (n_899), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_sdr_dma_last),
       .B1 (n_780), .Y (n_900));
  AND2XL g20997(.A (n_2380), .B (n_897), .Y (n_898));
  AND2XL g20998(.A (n_2381), .B (n_897), .Y (n_896));
  AND2XL g20999(.A (n_2382), .B (n_897), .Y (n_895));
  AND2XL g21000(.A (n_2383), .B (n_897), .Y (n_894));
  AND2XL g21001(.A (n_2384), .B (n_897), .Y (n_893));
  AND2XL g21002(.A (n_2385), .B (n_897), .Y (n_892));
  AND2XL g21003(.A (n_2386), .B (n_897), .Y (n_891));
  AND2XL g21004(.A (n_2387), .B (n_897), .Y (n_890));
  AND2XL g21005(.A (n_2388), .B (n_897), .Y (n_889));
  AND2XL g21006(.A (n_2389), .B (n_897), .Y (n_888));
  AOI221X1 g22075(.A0 (n_887), .A1 (n_812), .B0 (n_1092), .B1 (n_783),
       .C0 (n_701), .Y (n_942));
  NAND2X1 g21664(.A (u_wb2sdrc_u_cmdfifo_rd_ptr_inc[2]), .B (n_1333),
       .Y (n_997));
  AND2X1 g21962(.A (sdram_resetn), .B (n_1012), .Y (n_1178));
  AND2X1 g21965(.A (sdram_resetn), .B (n_886), .Y (n_1119));
  NAND2X1 g22197(.A (u_wb2sdrc_u_cmdfifo_rd_cnt[0]), .B (n_1333), .Y
       (n_880));
  NAND4BXL g22223(.AN (u_wb2sdrc_u_wrdatafifo_wr_cnt[3]), .B
       (u_wb2sdrc_u_wrdatafifo_wr_cnt[1]), .C
       (u_wb2sdrc_u_wrdatafifo_wr_cnt[0]), .D
       (u_wb2sdrc_u_wrdatafifo_wr_cnt[2]), .Y (n_879));
  OAI22XL g21473(.A0 (n_838), .A1 (n_708), .B0
       (u_sdrc_core_u_xfr_ctl_tmr0[0]), .B1 (n_837), .Y (n_878));
  AOI22X1 g22276(.A0 (n_873), .A1 (n_876), .B0 (n_871), .B1 (n_875), .Y
       (n_877));
  AOI22X1 g22277(.A0 (n_873), .A1 (n_872), .B0 (n_871), .B1 (n_870), .Y
       (n_874));
  OAI22X1 g22279(.A0 (n_1646), .A1 (n_734), .B0 (n_868), .B1 (n_771),
       .Y (n_869));
  AOI22X1 g22280(.A0 (n_873), .A1 (n_866), .B0 (n_871), .B1 (n_865), .Y
       (n_867));
  AOI22X1 g22281(.A0 (n_873), .A1 (n_863), .B0 (n_871), .B1 (n_862), .Y
       (n_864));
  AOI22X1 g22282(.A0 (n_873), .A1 (n_860), .B0 (n_871), .B1 (n_859), .Y
       (n_861));
  AOI22X1 g22283(.A0 (n_873), .A1 (n_857), .B0 (n_871), .B1 (n_856), .Y
       (n_858));
  AOI22X1 g22284(.A0 (n_873), .A1 (n_854), .B0 (n_871), .B1 (n_853), .Y
       (n_855));
  AOI22X1 g22285(.A0 (n_873), .A1 (n_851), .B0 (n_871), .B1 (n_850), .Y
       (n_852));
  AOI22X1 g22286(.A0 (n_873), .A1 (n_848), .B0 (n_871), .B1 (n_847), .Y
       (n_849));
  OAI222X1 g22290(.A0 (n_792), .A1 (n_844), .B0 (n_558), .B1 (n_1692),
       .C0 (n_845), .C1 (n_844), .Y (n_846));
  AOI22X1 g22294(.A0 (n_873), .A1 (n_842), .B0 (n_871), .B1 (n_841), .Y
       (n_843));
  INVX1 g22875(.A (n_991), .Y (n_840));
  OAI22XL g21237(.A0 (n_838), .A1 (n_707), .B0 (n_232), .B1 (n_837), .Y
       (n_839));
  OAI22XL g21238(.A0 (n_838), .A1 (n_703), .B0 (n_252), .B1 (n_837), .Y
       (n_836));
  INVX1 g22885(.A (n_1309), .Y (n_835));
  INVX1 g22956(.A (n_833), .Y (n_834));
  OR3X1 g22741(.A (u_wb2sdrc_u_rddatafifo_rd_cnt[0]), .B
       (u_wb2sdrc_u_rddatafifo_rd_cnt[2]), .C
       (u_wb2sdrc_u_rddatafifo_rd_cnt[1]), .Y (n_1048));
  NAND2XL g22241(.A (n_832), .B (n_831), .Y (n_924));
  NAND2XL g22248(.A (n_830), .B (n_829), .Y (n_922));
  NAND2XL g22249(.A (n_828), .B (n_827), .Y (n_920));
  INVX1 g22727(.A (n_1803), .Y (n_947));
  NOR3X1 g22388(.A (u_wb2sdrc_u_wrdatafifo_rd_cnt[1]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_cnt[3]), .C
       (u_wb2sdrc_u_wrdatafifo_rd_cnt[2]), .Y (n_1758));
  NAND2XL g22250(.A (n_826), .B (n_825), .Y (n_918));
  INVX1 g22496(.A (n_1126), .Y (n_1125));
  OAI211X1 g22404(.A0 (n_19), .A1 (n_689), .B0 (n_714), .C0 (n_639), .Y
       (n_1534));
  NOR3X2 g22679(.A (cfg_sdr_width[0]), .B (cfg_sdr_width[1]), .C
       (n_1583), .Y (n_1217));
  AND2X1 g22680(.A (n_1282), .B (n_1333), .Y (n_1216));
  MX2X1 g22641(.A (n_736), .B (n_692), .S0 (n_685), .Y (n_1193));
  AND2X2 g22712(.A (n_693), .B (n_737), .Y (n_1693));
  INVX1 g21497(.A (n_897), .Y (n_824));
  DFFQXL u_sdrc_core_u_xfr_ctl_sdr_cke_reg(.CK (sdram_clk), .D (n_691),
       .Q (sdr_cke));
  INVX1 g21827(.A (n_1005), .Y (n_823));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[12] (.CK
       (sdram_clk), .D (n_665), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[12]_711 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[12]_711
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[12] (.CK
       (sdram_clk), .D (n_655), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[12]_711 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[12]_711
       ));
  AND2X1 g21961(.A (sdram_resetn), .B (n_899), .Y (n_1006));
  AND2X1 g21960(.A (sdram_resetn), .B (n_936), .Y (n_1120));
  NAND2X1 g22042(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[0]), .B
       (n_883), .Y (n_822));
  NOR2XL g22192(.A (u_wb2sdrc_u_rddatafifo_rd_cnt[2]), .B
       (u_wb2sdrc_u_rddatafifo_rd_cnt[1]), .Y (n_821));
  NAND2X1 g22315(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[1]), .B
       (n_902), .Y (n_820));
  NAND2X1 g22316(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[1]), .B
       (n_1762), .Y (n_819));
  NAND2X1 g22317(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[1]), .B
       (n_907), .Y (n_818));
  NAND2X1 g22318(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[1]), .B
       (n_883), .Y (n_817));
  OAI22XL g21239(.A0 (n_838), .A1 (n_684), .B0 (n_231), .B1 (n_837), .Y
       (n_816));
  INVXL g22969(.A (n_814), .Y (n_815));
  INVXL g22958(.A (n_1348), .Y (n_813));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row_reg[10] (.CK
       (sdram_clk), .D (n_812), .SI
       (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[10]_709 ), .SE
       (n_2180), .Q (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[10]_709
       ));
  NOR2X1 g22957(.A (u_sdrc_core_u_xfr_ctl_l_wrap), .B (n_1696), .Y
       (n_833));
  OAI221X1 g22073(.A0 (n_1654), .A1 (n_664), .B0 (n_1009), .B1 (n_654),
       .C0 (n_700), .Y (n_1936));
  NAND2X1 g22962(.A (n_1652), .B (n_1696), .Y (n_1347));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[10] (.CK
       (sdram_clk), .D (n_650), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[10]_709 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[10]_709
       ));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[10] (.CK
       (sdram_clk), .D (n_652), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[10]_709 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[10]_709
       ));
  INVX1 g22497(.A (n_1012), .Y (n_934));
  NOR3X1 g22558(.A (n_625), .B (n_1665), .C (n_2059), .Y (n_986));
  NAND2X1 g22929(.A (n_1628), .B (n_1696), .Y (n_1475));
  NOR2X1 g22890(.A (n_690), .B (n_713), .Y (n_1309));
  NOR2X1 g22882(.A (n_946), .B (n_1696), .Y (n_1050));
  INVX1 g22964(.A (n_1476), .Y (n_1286));
  NOR3X1 g22572(.A (u_sdrc_core_r2b_ba[1]), .B (n_811), .C (n_715), .Y
       (n_1126));
  NOR3X1 g22880(.A (n_702), .B (n_1313), .C (n_990), .Y (n_991));
  NAND2X1 g22748(.A (n_678), .B (n_712), .Y (n_1803));
  NOR2X1 g22577(.A (n_810), .B (n_1583), .Y (n_1107));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[28] (.CK (sdram_clk), .D
       (n_1714), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[28]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[20] (.CK (sdram_clk), .D
       (n_809), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[20]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[18] (.CK (sdram_clk), .D
       (n_808), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[18]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[3] (.CK (sdram_clk), .D
       (n_807), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[3]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[35] (.CK (sdram_clk), .D
       (n_1671), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[35]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[34] (.CK (sdram_clk), .D
       (n_806), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[34]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[33] (.CK (sdram_clk), .D
       (n_1706), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[33]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[29] (.CK (sdram_clk), .D
       (n_1712), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[29]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[27] (.CK (sdram_clk), .D
       (n_1716), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[27]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[25] (.CK (sdram_clk), .D
       (n_1722), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[25]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[24] (.CK (sdram_clk), .D
       (n_1708), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[24]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[21] (.CK (sdram_clk), .D
       (n_805), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[21]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[19] (.CK (sdram_clk), .D
       (n_804), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[19]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[17] (.CK (sdram_clk), .D
       (n_803), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[17]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[16] (.CK (sdram_clk), .D
       (n_802), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[16]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[15] (.CK (sdram_clk), .D
       (n_1675), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[15]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[12] (.CK (sdram_clk), .D
       (n_1684), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[12]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[11] (.CK (sdram_clk), .D
       (n_1678), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[11]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[9] (.CK (sdram_clk), .D
       (n_1682), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[9]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[7] (.CK (sdram_clk), .D
       (n_801), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[7]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[4] (.CK (sdram_clk), .D
       (n_800), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[4]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[2] (.CK (sdram_clk), .D
       (n_799), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[2]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[0] (.CK (sdram_clk), .D
       (n_798), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[0]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[6] (.CK (sdram_clk), .D
       (n_797), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[6]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[14] (.CK (sdram_clk), .D
       (n_1690), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[14]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[10] (.CK (sdram_clk), .D
       (n_1686), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[10]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[26] (.CK (sdram_clk), .D
       (n_1718), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[26]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[30] (.CK (sdram_clk), .D
       (n_1710), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[30]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[31] (.CK (sdram_clk), .D
       (n_1725), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[31]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[13] (.CK (sdram_clk), .D
       (n_1673), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[13]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[22] (.CK (sdram_clk), .D
       (n_796), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[22]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[23] (.CK (sdram_clk), .D
       (n_795), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[23]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[1] (.CK (sdram_clk), .D
       (n_794), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[1]));
  OAI32X1 g22152(.A0 (n_792), .A1 (n_791), .A2 (n_790), .B0 (n_372),
       .B1 (n_790), .Y (n_793));
  INVX1 g22486(.A (n_788), .Y (n_789));
  NAND2XL g21847(.A (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[1]), .B
       (n_785), .Y (n_787));
  NAND2XL g21848(.A (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[2]), .B
       (n_785), .Y (n_786));
  NAND2X1 g21844(.A (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[0]), .B
       (n_785), .Y (n_784));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row_reg[10] (.CK
       (sdram_clk), .D (n_783), .SI
       (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[10]_709 ), .SE
       (n_1010), .Q (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[10]_709
       ));
  NAND4XL g22971(.A (n_172), .B (n_152), .C (n_1658), .D (n_1651), .Y
       (n_814));
  NOR2BX1 g21911(.AN (n_781), .B (n_782), .Y (n_914));
  NOR2X1 g21910(.A (n_782), .B (n_781), .Y (n_913));
  NOR2X1 g21669(.A (n_2186), .B (n_781), .Y (n_897));
  AND2X1 g21966(.A (sdram_resetn), .B (n_780), .Y (n_1005));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[5] (.CK (sdram_clk), .D
       (n_779), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[5]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[8] (.CK (sdram_clk), .D
       (n_1680), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[8]));
  DFFQXL \u_wb2sdrc_u_wrdatafifo_rd_data_q_reg[32] (.CK (sdram_clk), .D
       (n_778), .Q (u_wb2sdrc_u_wrdatafifo_rd_data_q[32]));
  AOI21XL g22991(.A0 (n_377), .A1 (n_641), .B0 (n_868), .Y (n_777));
  INVX1 g22483(.A (n_775), .Y (n_776));
  INVX1 g22484(.A (n_773), .Y (n_774));
  INVX1 g22485(.A (n_771), .Y (n_772));
  INVX1 g22487(.A (n_769), .Y (n_770));
  INVX1 g22489(.A (n_767), .Y (n_768));
  INVX1 g22490(.A (n_765), .Y (n_766));
  INVX1 g22491(.A (n_763), .Y (n_764));
  INVX1 g22493(.A (n_761), .Y (n_762));
  INVX1 g22494(.A (n_759), .Y (n_760));
  INVX1 g22579(.A (n_757), .Y (n_758));
  INVX1 g22580(.A (n_755), .Y (n_756));
  INVX1 g22581(.A (n_753), .Y (n_754));
  INVX1 g22582(.A (n_751), .Y (n_752));
  INVX1 g22583(.A (n_749), .Y (n_750));
  INVX1 g22584(.A (n_747), .Y (n_748));
  INVX1 g22587(.A (n_744), .Y (n_745));
  INVX1 g22589(.A (n_742), .Y (n_743));
  INVX1 g22591(.A (n_740), .Y (n_741));
  INVX1 g22592(.A (n_738), .Y (n_739));
  INVXL g22750(.A (n_736), .Y (n_737));
  INVX1 g22586(.A (n_734), .Y (n_735));
  AOI21XL g22994(.A0 (n_374), .A1 (n_631), .B0 (n_1009), .Y (n_733));
  INVX1 g22590(.A (n_731), .Y (n_732));
  AOI21XL g22993(.A0 (n_381), .A1 (n_642), .B0 (n_1646), .Y (n_730));
  AOI21XL g22992(.A0 (n_380), .A1 (n_632), .B0 (n_1654), .Y (n_729));
  OAI211X1 g22471(.A0 (n_1311), .A1 (n_647), .B0 (n_727), .C0 (n_676),
       .Y (n_728));
  INVX1 g22409(.A (u_wb2sdrc_u_rddatafifo_wr_cnt[2]), .Y (n_1505));
  INVX1 g22593(.A (n_936), .Y (n_886));
  INVXL g22410(.A (u_wb2sdrc_u_cmdfifo_wr_cnt[2]), .Y (n_1615));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row_reg[12] (.CK
       (sdram_clk), .D (n_699), .SI
       (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[12]_711 ), .SE
       (n_2182), .Q (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[12]_711
       ));
  NAND3BXL g22383(.AN (n_811), .B (n_162), .C (n_726), .Y (n_825));
  NAND3BXL g22385(.AN (n_725), .B (n_724), .C (n_723), .Y (n_829));
  SDFFQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row_reg[12] (.CK
       (sdram_clk), .D (n_698), .SI
       (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[12]_711 ), .SE
       (n_1011), .Q (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[12]_711
       ));
  INVX1 g22963(.A (n_1366), .Y (n_1310));
  NAND3BXL g22386(.AN (n_722), .B (n_721), .C (n_720), .Y (n_827));
  NAND3BXL g22387(.AN (n_719), .B (n_718), .C (n_717), .Y (n_831));
  NAND2X1 g22967(.A (n_716), .B (n_1658), .Y (n_1476));
  NOR3X1 g22573(.A (n_715), .B (n_1976), .C (n_725), .Y (n_1012));
  INVX1 g22728(.A (n_1583), .Y (n_1333));
  AOI222X1 g22524(.A0 (u_sdrc_core_u_xfr_ctl_l_rd_last[6]), .A1
       (n_711), .B0 (u_sdrc_core_u_xfr_ctl_l_rd_last[2]), .B1 (n_710),
       .C0 (u_sdrc_core_u_xfr_ctl_l_rd_last[3]), .C1 (n_709), .Y
       (n_714));
  NAND2XL g22903(.A (n_376), .B (n_633), .Y (n_713));
  AOI222X1 g22786(.A0 (u_sdrc_core_u_xfr_ctl_l_rd_next[6]), .A1
       (n_711), .B0 (u_sdrc_core_u_xfr_ctl_l_rd_next[2]), .B1 (n_710),
       .C0 (u_sdrc_core_u_xfr_ctl_l_rd_next[3]), .C1 (n_709), .Y
       (n_712));
  AOI221X1 g21874(.A0 (cfg_sdr_trcar_d[0]), .A1 (n_706), .B0
       (cfg_sdr_trp_d[0]), .B1 (n_705), .C0 (n_704), .Y (n_708));
  AOI221X1 g21885(.A0 (cfg_sdr_trcar_d[1]), .A1 (n_706), .B0
       (cfg_sdr_trp_d[1]), .B1 (n_705), .C0 (n_704), .Y (n_707));
  AOI221X1 g21886(.A0 (cfg_sdr_trcar_d[2]), .A1 (n_706), .B0
       (cfg_sdr_trp_d[2]), .B1 (n_705), .C0 (n_704), .Y (n_703));
  NAND2X1 g22881(.A (n_635), .B (n_634), .Y (n_702));
  OAI22XL g22274(.A0 (n_1646), .A1 (n_649), .B0 (n_868), .B1 (n_651),
       .Y (n_701));
  AOI22XL g22287(.A0 (n_873), .A1 (n_699), .B0 (n_871), .B1 (n_698), .Y
       (n_700));
  AOI22X1 g22538(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[8]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[8]), .B1
       (n_2157), .Y (n_775));
  AO22XL g22539(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[8]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[8]), .B1
       (n_2149), .Y (n_853));
  AOI22X1 g22623(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[9]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[9]), .B1
       (n_2157), .Y (n_751));
  AO22XL g22536(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[11]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[11]), .B1
       (n_2149), .Y (n_847));
  AO22XL g22535(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[0]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[0]), .B1
       (n_2157), .Y (n_935));
  AO22XL g22622(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[9]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[9]), .B1
       (n_2145), .Y (n_851));
  AO22XL g22534(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[2]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[2]), .B1
       (n_2145), .Y (n_872));
  AO22XL g22531(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[5]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[5]), .B1
       (n_2145), .Y (n_860));
  AO22XL g22532(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[3]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[3]), .B1
       (n_2149), .Y (n_862));
  AO22XL g22533(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[3]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[3]), .B1
       (n_2145), .Y (n_863));
  INVX1 g22189(.A (n_694), .Y (n_1203));
  DFFHQX1 u_sdrc_core_u_xfr_ctl_sdr_init_done_reg(.CK (sdram_clk), .D
       (n_672), .Q (sdr_init_done));
  NOR2X1 g22966(.A (n_1658), .B (n_1651), .Y (n_1366));
  INVX1 g22970(.A (n_1766), .Y (n_1696));
  OR2X2 g22749(.A (n_693), .B (n_692), .Y (n_1583));
  OR4X1 g21454(.A (n_624), .B (u_sdrc_core_u_xfr_ctl_n_748), .C
       (n_2186), .D (n_1556), .Y (n_691));
  OAI33X1 g22904(.A0 (n_628), .A1 (u_sdrc_core_u_xfr_ctl_l_rd_next[0]),
       .A2 (n_39), .B0 (n_689), .B1
       (u_sdrc_core_u_xfr_ctl_l_rd_next[3]), .B2 (n_192), .Y (n_690));
  AOI22X1 g22542(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[0]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[0]), .B1
       (n_2149), .Y (n_771));
  AO22XL g22544(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[6]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[6]), .B1
       (n_2149), .Y (n_841));
  AOI22X1 g22545(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[5]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[5]), .B1
       (n_2157), .Y (n_769));
  AOI22X1 g22547(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[2]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[2]), .B1
       (n_2157), .Y (n_767));
  AOI22X1 g22548(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[11]),
       .A1 (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[11]),
       .B1 (n_2157), .Y (n_765));
  AOI22X1 g22549(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[1]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[1]), .B1
       (n_2157), .Y (n_763));
  AO22XL g22550(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[8]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[8]), .B1
       (n_2145), .Y (n_854));
  AO22XL g22551(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[1]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[1]), .B1
       (n_2149), .Y (n_865));
  AO22XL g22554(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[4]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[4]), .B1
       (n_2149), .Y (n_875));
  AO22XL g22556(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[5]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[5]), .B1
       (n_2149), .Y (n_859));
  AOI22X1 g22561(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[2]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[2]), .B1
       (n_2141), .Y (n_761));
  AOI22X1 g22562(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[1]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[1]), .B1
       (n_2141), .Y (n_759));
  AO22XL g22563(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[0]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[0]), .B1
       (n_2141), .Y (n_911));
  AOI22X1 g22540(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[3]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[3]), .B1
       (n_2157), .Y (n_773));
  AO22XL g22541(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[7]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[7]), .B1
       (n_2149), .Y (n_856));
  AOI22X1 g22632(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[7]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[7]), .B1
       (n_2157), .Y (n_744));
  AOI22X1 g22543(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[6]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[6]), .B1
       (n_2157), .Y (n_788));
  AO22XL g22635(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[9]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[9]), .B1
       (n_2149), .Y (n_850));
  AO22XL g22616(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[1]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[1]), .B1
       (n_2145), .Y (n_866));
  AOI22X1 g22617(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[4]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[4]), .B1
       (n_2141), .Y (n_757));
  AOI22X1 g22618(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[3]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[3]), .B1
       (n_2141), .Y (n_755));
  AO22XL g22620(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[11]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[11]), .B1
       (n_2145), .Y (n_848));
  AOI22X1 g22621(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[6]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[6]), .B1
       (n_2141), .Y (n_753));
  AO22XL g22624(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[7]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[7]), .B1
       (n_2145), .Y (n_857));
  AO22XL g22625(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[6]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[6]), .B1
       (n_2145), .Y (n_842));
  AO22XL g22626(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[4]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[4]), .B1
       (n_2145), .Y (n_876));
  AOI22X1 g22627(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[4]), .A1
       (n_697), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[4]), .B1
       (n_2157), .Y (n_749));
  AOI22X1 g22628(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[9]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[9]), .B1
       (n_2141), .Y (n_747));
  AOI22X1 g22630(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[0]), .A1
       (n_695), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[0]), .B1
       (n_2145), .Y (n_734));
  AO22XL g22631(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[2]), .A1
       (n_696), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[2]), .B1
       (n_2149), .Y (n_870));
  AOI22X1 g22634(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[11]),
       .A1 (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[11]),
       .B1 (n_2141), .Y (n_742));
  AOI22X1 g22636(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[8]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[8]), .B1
       (n_2141), .Y (n_731));
  AOI22X1 g22637(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[7]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[7]), .B1
       (n_2141), .Y (n_740));
  AOI22X1 g22638(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[5]), .A1
       (n_688), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[5]), .B1
       (n_2141), .Y (n_738));
  OAI221X1 g22762(.A0 (u_sdrc_core_r2b_ba[0]), .A1 (n_379), .B0
       (n_1979), .B1 (n_378), .C0 (n_2642), .Y (n_736));
  NOR3X1 g22567(.A (n_2145), .B (n_557), .C (n_695), .Y (n_902));
  INVX1 g22866(.A (n_2059), .Y (n_1692));
  NOR3X1 g22569(.A (n_2149), .B (n_687), .C (n_696), .Y (n_1762));
  NOR3X1 g22571(.A (n_2157), .B (n_686), .C (n_697), .Y (n_907));
  NOR3X1 g22570(.A (n_2141), .B (n_556), .C (n_688), .Y (n_883));
  INVX1 g22594(.A (n_780), .Y (n_899));
  NOR4X1 g22639(.A (n_382), .B (n_564), .C (u_sdrc_core_r2b_ba[0]), .D
       (n_685), .Y (n_936));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[19] (.CK (wb_clk_i), .D
       (wb_dat_o[19]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[19]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[1] (.CK (wb_clk_i), .D
       (wb_dat_o[1]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[1]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[13] (.CK (wb_clk_i), .D
       (wb_dat_o[13]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[13]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[32] (.CK (wb_clk_i), .D
       (n_573), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[32]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[31] (.CK (wb_clk_i), .D
       (wb_dat_o[31]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[31]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[30] (.CK (wb_clk_i), .D
       (wb_dat_o[30]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[30]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[28] (.CK (wb_clk_i), .D
       (wb_dat_o[28]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[28]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[27] (.CK (wb_clk_i), .D
       (wb_dat_o[27]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[27]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[26] (.CK (wb_clk_i), .D
       (wb_dat_o[26]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[26]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[24] (.CK (wb_clk_i), .D
       (wb_dat_o[24]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[24]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[22] (.CK (wb_clk_i), .D
       (wb_dat_o[22]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[22]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[20] (.CK (wb_clk_i), .D
       (wb_dat_o[20]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[20]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[17] (.CK (wb_clk_i), .D
       (wb_dat_o[17]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[17]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[18] (.CK (wb_clk_i), .D
       (wb_dat_o[18]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[18]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[16] (.CK (wb_clk_i), .D
       (wb_dat_o[16]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[16]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[15] (.CK (wb_clk_i), .D
       (wb_dat_o[15]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[15]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[14] (.CK (wb_clk_i), .D
       (wb_dat_o[14]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[14]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[12] (.CK (wb_clk_i), .D
       (wb_dat_o[12]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[12]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[10] (.CK (wb_clk_i), .D
       (wb_dat_o[10]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[10]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[8] (.CK (wb_clk_i), .D
       (wb_dat_o[8]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[8]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[6] (.CK (wb_clk_i), .D
       (wb_dat_o[6]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[6]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[4] (.CK (wb_clk_i), .D
       (wb_dat_o[4]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[4]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[3] (.CK (wb_clk_i), .D
       (wb_dat_o[3]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[3]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[2] (.CK (wb_clk_i), .D
       (wb_dat_o[2]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[2]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[0] (.CK (wb_clk_i), .D
       (wb_dat_o[0]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[0]));
  DFFQXL \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[25] (.CK (sdram_clk), .D
       (n_584), .Q (app_req_addr[25]));
  DFFQXL \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[35] (.CK (sdram_clk), .D
       (n_574), .Q (app_req_len[8]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[24] (.CK (sdram_clk), .D
       (n_566), .Q (app_req_addr[24]));
  INVX1 g22981(.A (n_1651), .Y (n_716));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[34] (.CK (sdram_clk), .D
       (n_575), .Q (app_req_len[7]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[17] (.CK (sdram_clk), .D
       (n_591), .Q (app_req_addr[17]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[28] (.CK (sdram_clk), .D
       (n_581), .Q (app_req_len[1]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[13] (.CK (sdram_clk), .D
       (n_595), .Q (app_req_addr[13]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[11] (.CK (sdram_clk), .D
       (n_597), .Q (app_req_addr[11]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[10] (.CK (sdram_clk), .D
       (n_598), .Q (app_req_addr[10]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[7] (.CK (sdram_clk), .D
       (n_601), .Q (app_req_addr[7]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[6] (.CK (sdram_clk), .D
       (n_602), .Q (app_req_addr[6]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[5] (.CK (sdram_clk), .D
       (n_603), .Q (app_req_addr[5]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[3] (.CK (sdram_clk), .D
       (n_605), .Q (app_req_addr[3]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[2] (.CK (sdram_clk), .D
       (n_606), .Q (app_req_addr[2]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[1] (.CK (sdram_clk), .D
       (n_607), .Q (app_req_addr[1]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[22] (.CK (sdram_clk), .D
       (n_629), .Q (app_req_addr[22]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[23] (.CK (sdram_clk), .D
       (n_627), .Q (app_req_addr[23]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[16] (.CK (sdram_clk), .D
       (n_592), .Q (app_req_addr[16]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[19] (.CK (sdram_clk), .D
       (n_589), .Q (app_req_addr[19]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[32] (.CK (sdram_clk), .D
       (n_577), .Q (app_req_len[5]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[21] (.CK (sdram_clk), .D
       (n_587), .Q (app_req_addr[21]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[20] (.CK (sdram_clk), .D
       (n_588), .Q (app_req_addr[20]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[27] (.CK (sdram_clk), .D
       (n_582), .Q (app_req_len[0]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[29] (.CK (sdram_clk), .D
       (n_580), .Q (app_req_len[2]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[30] (.CK (sdram_clk), .D
       (n_579), .Q (app_req_len[3]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[31] (.CK (sdram_clk), .D
       (n_578), .Q (app_req_len[4]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[15] (.CK (sdram_clk), .D
       (n_593), .Q (app_req_addr[15]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[33] (.CK (sdram_clk), .D
       (n_576), .Q (app_req_len[6]));
  AND2X1 g22973(.A (n_561), .B (n_562), .Y (n_1766));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[11] (.CK (wb_clk_i), .D
       (wb_dat_o[11]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[11]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[23] (.CK (wb_clk_i), .D
       (wb_dat_o[23]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[23]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[5] (.CK (wb_clk_i), .D
       (wb_dat_o[5]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[5]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[21] (.CK (wb_clk_i), .D
       (wb_dat_o[21]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[21]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[7] (.CK (wb_clk_i), .D
       (wb_dat_o[7]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[7]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[9] (.CK (wb_clk_i), .D
       (wb_dat_o[9]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[9]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[25] (.CK (wb_clk_i), .D
       (wb_dat_o[25]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[25]));
  DFFHQX1 \u_wb2sdrc_u_rddatafifo_rd_data_q_reg[29] (.CK (wb_clk_i), .D
       (wb_dat_o[29]), .Q (u_wb2sdrc_u_rddatafifo_rd_data_q[29]));
  AOI22X1 g21889(.A0 (cfg_sdr_trp_d[3]), .A1 (n_705), .B0
       (cfg_sdr_trcar_d[3]), .B1 (n_706), .Y (n_684));
  DFFQXL \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[26] (.CK (sdram_clk), .D
       (n_583), .Q (app_req_wr_n));
  OA22X1 g22275(.A0 (n_682), .A1 (n_681), .B0 (cfg_sdr_en), .B1
       (n_681), .Y (n_683));
  NAND2X1 g22314(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_l_start), .B
       (n_1138), .Y (n_680));
  NAND2X1 g22504(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_l_start), .B
       (n_990), .Y (n_679));
  AOI22X1 g22791(.A0 (u_sdrc_core_u_xfr_ctl_l_rd_next[5]), .A1 (n_638),
       .B0 (u_sdrc_core_u_xfr_ctl_l_rd_next[4]), .B1 (n_189), .Y
       (n_678));
  NAND4XL g22243(.A (n_408), .B (n_409), .C (n_410), .D (n_411), .Y
       (n_799));
  NAND4XL g22245(.A (n_404), .B (n_405), .C (n_406), .D (n_407), .Y
       (n_794));
  NAND4XL g22246(.A (n_400), .B (n_401), .C (n_402), .D (n_403), .Y
       (n_798));
  NAND2X1 g22259(.A (sdram_resetn), .B (n_790), .Y (n_694));
  NAND4XL g22060(.A (n_491), .B (n_492), .C (n_518), .D (n_496), .Y
       (n_804));
  NAND4XL g22063(.A (n_478), .B (n_477), .C (n_476), .D (n_475), .Y
       (n_803));
  NAND4XL g22165(.A (n_454), .B (n_453), .C (n_452), .D (n_451), .Y
       (n_805));
  NAND4XL g22058(.A (n_468), .B (n_467), .C (n_466), .D (n_465), .Y
       (n_809));
  NAND4XL g22295(.A (n_412), .B (n_413), .C (n_414), .D (n_415), .Y
       (n_807));
  NAND4XL g22166(.A (n_422), .B (n_443), .C (n_442), .D (n_441), .Y
       (n_796));
  NAND4XL g22299(.A (n_416), .B (n_417), .C (n_418), .D (n_419), .Y
       (n_800));
  NAND4XL g22300(.A (n_399), .B (n_398), .C (n_397), .D (n_396), .Y
       (n_779));
  NAND4XL g22301(.A (n_395), .B (n_394), .C (n_393), .D (n_392), .Y
       (n_797));
  NAND4XL g22303(.A (n_391), .B (n_390), .C (n_388), .D (n_389), .Y
       (n_801));
  NAND4XL g22304(.A (n_387), .B (n_386), .C (n_385), .D (n_384), .Y
       (n_778));
  NAND4XL g22167(.A (n_455), .B (n_433), .C (n_432), .D (n_431), .Y
       (n_795));
  NAND4XL g22168(.A (n_523), .B (n_426), .C (n_425), .D (n_424), .Y
       (n_806));
  NAND4XL g22071(.A (n_542), .B (n_543), .C (n_544), .D (n_545), .Y
       (n_802));
  NAND3BXL g22697(.AN (n_685), .B (u_sdrc_core_r2b_ba[0]), .C (n_2642),
       .Y (n_715));
  NAND2X1 g21894(.A (cfg_sdr_mode_reg[11]), .B (n_2057), .Y (n_2061));
  NAND4XL g22082(.A (n_509), .B (n_508), .C (n_507), .D (n_506), .Y
       (n_808));
  NAND4X1 g22092(.A (n_517), .B (n_516), .C (n_515), .D (n_514), .Y
       (n_1718));
  NOR3X1 g22093(.A (n_501), .B (n_421), .C (n_420), .Y (n_781));
  NAND4X1 g22094(.A (n_513), .B (n_512), .C (n_510), .D (n_511), .Y
       (n_1686));
  NAND4X1 g22095(.A (n_474), .B (n_484), .C (n_483), .D (n_482), .Y
       (n_1722));
  NAND4X1 g22098(.A (n_519), .B (n_493), .C (n_494), .D (n_495), .Y
       (n_1678));
  NAND4X1 g22099(.A (n_497), .B (n_498), .C (n_499), .D (n_526), .Y
       (n_1714));
  NAND4X1 g22101(.A (n_472), .B (n_471), .C (n_470), .D (n_469), .Y
       (n_1684));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[14] (.CK (sdram_clk), .D
       (n_594), .Q (app_req_addr[14]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[8] (.CK (sdram_clk), .D
       (n_600), .Q (app_req_addr[8]));
  NAND4X1 g22086(.A (n_503), .B (n_489), .C (n_490), .D (n_520), .Y
       (n_1716));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[18] (.CK (sdram_clk), .D
       (n_590), .Q (app_req_addr[18]));
  NAND4X1 g22087(.A (n_522), .B (n_481), .C (n_480), .D (n_479), .Y
       (n_1682));
  NAND4X1 g22088(.A (n_525), .B (n_527), .C (n_528), .D (n_529), .Y
       (n_1708));
  NAND4X1 g22089(.A (n_532), .B (n_535), .C (n_538), .D (n_541), .Y
       (n_1680));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[9] (.CK (sdram_clk), .D
       (n_599), .Q (app_req_addr[9]));
  NAND4X1 g22169(.A (n_440), .B (n_439), .C (n_423), .D (n_438), .Y
       (n_1725));
  NAND4X1 g22170(.A (n_464), .B (n_463), .C (n_462), .D (n_461), .Y
       (n_1712));
  NAND4X1 g22171(.A (n_524), .B (n_428), .C (n_521), .D (n_427), .Y
       (n_1706));
  NAND4X1 g22172(.A (n_430), .B (n_500), .C (n_429), .D (n_505), .Y
       (n_1671));
  NAND4X1 g22174(.A (n_437), .B (n_436), .C (n_435), .D (n_434), .Y
       (n_1675));
  NAND4X1 g22640(.A (n_151), .B (n_2642), .C (n_1976), .D (n_686), .Y
       (n_780));
  NAND4X1 g22176(.A (n_460), .B (n_459), .C (n_458), .D (n_456), .Y
       (n_1673));
  NAND4X1 g22177(.A (n_457), .B (n_446), .C (n_445), .D (n_444), .Y
       (n_1690));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[12] (.CK (sdram_clk), .D
       (n_596), .Q (app_req_addr[12]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[4] (.CK (sdram_clk), .D
       (n_604), .Q (app_req_addr[4]));
  DFFHQX1 \u_wb2sdrc_u_cmdfifo_rd_data_q_reg[0] (.CK (sdram_clk), .D
       (n_608), .Q (app_req_addr[0]));
  NAND4X1 g22178(.A (n_450), .B (n_449), .C (n_448), .D (n_447), .Y
       (n_1710));
  NAND3BXL g21915(.AN (n_675), .B (sdram_resetn), .C (n_571), .Y
       (n_837));
  NAND2X1 g21940(.A (sdram_resetn), .B (n_572), .Y (n_838));
  OR3X1 g22868(.A (n_1643), .B (n_1628), .C (n_1273), .Y (n_2059));
  INVX1 g23114(.A (n_674), .Y (n_2217));
  INVX1 g23116(.A (n_673), .Y (n_2218));
  AOI21XL g21062(.A0 (n_115), .A1 (n_671), .B0 (n_2186), .Y (n_672));
  INVX1 g23122(.A (n_670), .Y (n_2215));
  INVX1 g23123(.A (n_669), .Y (n_2220));
  INVX1 g23124(.A (n_668), .Y (n_2219));
  INVX1 g23125(.A (n_667), .Y (n_2216));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_pre_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_666), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_pre_ok_r[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_pre_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_666), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_pre_ok_r[0]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_pre_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_666), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_pre_ok_r[0]));
  INVX1 g22488(.A (n_664), .Y (n_665));
  OAI2BB1X1 g23066(.A0N (app_req_len[6]), .A1N (cfg_sdr_width[1]), .B0
       (n_502), .Y (n_2212));
  OAI2BB1X1 g23062(.A0N (app_req_len[5]), .A1N (cfg_sdr_width[1]), .B0
       (n_485), .Y (n_2211));
  NAND4XL g21990(.A (n_1810), .B (n_1809), .C (n_175), .D (n_636), .Y
       (n_663));
  OAI2BB1X1 g23121(.A0N (app_req_addr[7]), .A1N (cfg_sdr_width[1]), .B0
       (n_549), .Y (n_2222));
  OAI2BB1X1 g23129(.A0N (app_req_addr[8]), .A1N (cfg_sdr_width[1]), .B0
       (n_551), .Y (n_2223));
  OAI2BB1X1 g23118(.A0N (app_req_addr[6]), .A1N (cfg_sdr_width[1]), .B0
       (n_550), .Y (n_2221));
  NAND2X1 g22972(.A (u_sdrc_core_u_xfr_ctl_xfr_caddr[0]), .B (n_548),
       .Y (n_1652));
  INVXL g23060(.A (n_662), .Y (n_2210));
  INVXL g22140(.A (n_2342), .Y (n_661));
  INVX1 g22141(.A (n_2348), .Y (n_660));
  INVXL g22142(.A (n_2340), .Y (n_659));
  INVXL g22143(.A (n_2341), .Y (n_658));
  INVX1 g22144(.A (n_2343), .Y (n_657));
  INVX1 g22145(.A (n_2349), .Y (n_656));
  INVX1 g22588(.A (n_654), .Y (n_655));
  INVX1 g22146(.A (n_2350), .Y (n_653));
  INVXL g22482(.A (n_651), .Y (n_652));
  INVXL g22492(.A (n_649), .Y (n_650));
  INVXL g23059(.A (n_648), .Y (n_2206));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_pre_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_666), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_pre_ok_r[0]));
  INVX1 g22644(.A (n_646), .Y (n_647));
  INVXL g23057(.A (n_645), .Y (n_2207));
  INVXL g23056(.A (n_644), .Y (n_2209));
  INVXL g23055(.A (n_643), .Y (n_2208));
  AOI33XL g23012(.A0 (n_555), .A1 (u_sdrc_core_u_bank_ctl_tras_ok[2]),
       .A2 (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_pre_ok_r[0]), .B0
       (n_560), .B1 (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r[0]),
       .B2 (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_act_ok_r[0]), .Y
       (n_642));
  AOI33XL g23011(.A0 (n_585), .A1 (u_sdrc_core_u_bank_ctl_tras_ok[3]),
       .A2 (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_pre_ok_r[0]), .B0
       (n_640), .B1 (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r[0]),
       .B2 (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_act_ok_r[0]), .Y
       (n_641));
  NAND2XL g22652(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[5]), .B (n_638),
       .Y (n_639));
  OAI211X1 g22883(.A0 (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .A1 (n_636),
       .B0 (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .C0 (n_145), .Y (n_637));
  INVX1 g22887(.A (n_1138), .Y (n_635));
  INVX1 g22894(.A (n_1312), .Y (n_634));
  NAND3X1 g22917(.A (n_711), .B (n_375), .C (n_47), .Y (n_633));
  AOI33XL g23010(.A0 (n_554), .A1 (u_sdrc_core_u_bank_ctl_tras_ok[0]),
       .A2 (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_pre_ok_r[0]), .B0
       (n_559), .B1 (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r[0]),
       .B2 (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_act_ok_r[0]), .Y
       (n_632));
  AOI33XL g23009(.A0 (n_553), .A1 (u_sdrc_core_u_bank_ctl_tras_ok[1]),
       .A2 (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_pre_ok_r[0]), .B0
       (n_630), .B1 (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r[0]),
       .B2 (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_act_ok_r[0]), .Y
       (n_631));
  OA21X1 g22072(.A0 (u_sdrc_core_u_xfr_ctl_n_748), .A1 (n_671), .B0
       (n_486), .Y (n_994));
  OAI2BB1X1 g22555(.A0N (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[10]),
       .A1N (n_2157), .B0 (n_383), .Y (n_812));
  NAND2X1 g22772(.A (n_4), .B (n_2642), .Y (n_692));
  NOR4X1 g22673(.A (n_208), .B (n_207), .C (n_216), .D (n_203), .Y
       (n_720));
  NOR4X1 g22672(.A (n_209), .B (n_206), .C (n_222), .D (n_204), .Y
       (n_723));
  NOR4X1 g22671(.A (n_211), .B (n_212), .C (n_217), .D (n_200), .Y
       (n_717));
  NOR4X1 g22670(.A (n_197), .B (n_210), .C (n_202), .D (n_201), .Y
       (n_726));
  AOI221X1 g22988(.A0 (u_sdrc_core_u_bank_ctl_i2x_cmd3[0]), .A1
       (n_871), .B0 (u_sdrc_core_u_bank_ctl_i2x_cmd2[0]), .B1 (n_873),
       .C0 (n_219), .Y (n_1658));
  AOI221X1 g22984(.A0 (u_sdrc_core_u_bank_ctl_i2x_cmd2[1]), .A1
       (n_873), .B0 (u_sdrc_core_u_bank_ctl_i2x_cmd3[1]), .B1 (n_871),
       .C0 (n_199), .Y (n_1651));
  NAND2X1 g21088(.A (n_310), .B (n_309), .Y (n_629));
  INVX1 g23142(.A (n_638), .Y (n_628));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[3] (.CK (sdram_clk), .D
       (sdr_dq[3]), .Q (u_sdrc_core_pad_sdr_din1[3]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[15] (.CK (sdram_clk), .D
       (sdr_dq[15]), .Q (u_sdrc_core_pad_sdr_din1[15]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[14] (.CK (sdram_clk), .D
       (sdr_dq[14]), .Q (u_sdrc_core_pad_sdr_din1[14]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[11] (.CK (sdram_clk), .D
       (sdr_dq[11]), .Q (u_sdrc_core_pad_sdr_din1[11]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[10] (.CK (sdram_clk), .D
       (sdr_dq[10]), .Q (u_sdrc_core_pad_sdr_din1[10]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[7] (.CK (sdram_clk), .D
       (sdr_dq[7]), .Q (u_sdrc_core_pad_sdr_din1[7]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[8] (.CK (sdram_clk), .D
       (sdr_dq[8]), .Q (u_sdrc_core_pad_sdr_din1[8]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[6] (.CK (sdram_clk), .D
       (sdr_dq[6]), .Q (u_sdrc_core_pad_sdr_din1[6]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[4] (.CK (sdram_clk), .D
       (sdr_dq[4]), .Q (u_sdrc_core_pad_sdr_din1[4]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[2] (.CK (sdram_clk), .D
       (sdr_dq[2]), .Q (u_sdrc_core_pad_sdr_din1[2]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[5] (.CK (sdram_clk), .D
       (sdr_dq[5]), .Q (u_sdrc_core_pad_sdr_din1[5]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[1] (.CK (sdram_clk), .D
       (sdr_dq[1]), .Q (u_sdrc_core_pad_sdr_din1[1]));
  NAND2X1 g21089(.A (n_277), .B (n_308), .Y (n_627));
  OAI221X1 g22853(.A0 (n_1556), .A1 (n_625), .B0 (n_1311), .B1 (n_625),
       .C0 (n_1111), .Y (n_626));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[0] (.CK (sdram_clk), .D
       (sdr_dq[0]), .Q (u_sdrc_core_pad_sdr_din1[0]));
  NAND4XL g21811(.A (u_wb2sdrc_cmdfifo_empty), .B (n_179), .C (n_685),
       .D (n_487), .Y (n_624));
  MXI2XL g21865(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .B (n_622), .S0
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[1]), .Y (n_623));
  XNOR2X1 g21866(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[1]), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .Y (n_621));
  XNOR2X1 g21871(.A (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .B
       (u_wb2sdrc_u_cmdfifo_rd_ptr_inc[1]), .Y (n_620));
  XNOR2X1 g21872(.A (u_wb2sdrc_u_cmdfifo_wr_ptr_inc[1]), .B
       (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .Y (n_619));
  XNOR2X1 g21873(.A (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .B
       (u_wb2sdrc_u_rddatafifo_wr_ptr_inc[1]), .Y (n_618));
  XNOR2X1 g21887(.A (u_wb2sdrc_u_rddatafifo_rd_ptr_inc[1]), .B
       (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .Y (n_617));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[13] (.CK (sdram_clk), .D
       (sdr_dq[13]), .Q (u_sdrc_core_pad_sdr_din1[13]));
  XOR2XL g21991(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[1]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[2]), .Y (n_616));
  CLKXOR2X1 g21992(.A (u_wb2sdrc_u_cmdfifo_wr_ptr_inc[2]), .B
       (u_wb2sdrc_u_cmdfifo_wr_ptr_inc[1]), .Y (n_615));
  XOR2XL g21993(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[2]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[3]), .Y (n_614));
  XOR2XL g21995(.A (u_wb2sdrc_u_cmdfifo_rd_ptr_inc[1]), .B
       (u_wb2sdrc_u_cmdfifo_rd_ptr_inc[2]), .Y (n_613));
  CLKXOR2X1 g21996(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[3]), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[2]), .Y (n_612));
  CLKXOR2X1 g21997(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[1]), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[2]), .Y (n_611));
  CLKXOR2X1 g21998(.A (u_wb2sdrc_u_rddatafifo_rd_ptr_inc[2]), .B
       (u_wb2sdrc_u_rddatafifo_rd_ptr_inc[1]), .Y (n_610));
  XOR2XL g21999(.A (u_wb2sdrc_u_rddatafifo_wr_ptr_inc[1]), .B
       (u_wb2sdrc_u_rddatafifo_wr_ptr_inc[2]), .Y (n_609));
  NAND2X1 g21066(.A (n_356), .B (n_353), .Y (n_608));
  NAND2X1 g21067(.A (n_350), .B (n_349), .Y (n_607));
  NAND2X1 g21068(.A (n_348), .B (n_347), .Y (n_606));
  NAND2X1 g21069(.A (n_346), .B (n_345), .Y (n_605));
  NAND2X1 g21070(.A (n_344), .B (n_343), .Y (n_604));
  NAND2X1 g21071(.A (n_342), .B (n_341), .Y (n_603));
  NAND2X1 g21072(.A (n_340), .B (n_339), .Y (n_602));
  NAND2X1 g21073(.A (n_338), .B (n_337), .Y (n_601));
  NAND2X1 g21074(.A (n_336), .B (n_335), .Y (n_600));
  NAND2X1 g21075(.A (n_280), .B (n_334), .Y (n_599));
  NAND2X1 g21076(.A (n_332), .B (n_331), .Y (n_598));
  NAND2X1 g21077(.A (n_330), .B (n_369), .Y (n_597));
  NAND2X1 g21078(.A (n_329), .B (n_328), .Y (n_596));
  NAND2X1 g21079(.A (n_327), .B (n_326), .Y (n_595));
  NAND2X1 g21080(.A (n_325), .B (n_324), .Y (n_594));
  NAND2X1 g21081(.A (n_323), .B (n_322), .Y (n_593));
  NAND2X1 g21082(.A (n_321), .B (n_320), .Y (n_592));
  NAND2X1 g21083(.A (n_273), .B (n_319), .Y (n_591));
  NAND2X1 g21084(.A (n_318), .B (n_317), .Y (n_590));
  NAND2X1 g21085(.A (n_316), .B (n_315), .Y (n_589));
  NAND2X1 g21086(.A (n_314), .B (n_313), .Y (n_588));
  NAND2X1 g21087(.A (n_312), .B (n_311), .Y (n_587));
  INVX1 g23126(.A (n_2214), .Y (n_586));
  DFFQXL u_sdrc_core_u_bank_ctl_bank3_fsm_xfr_ok_r_reg(.CK (sdram_clk),
       .D (n_230), .Q (u_sdrc_core_u_bank_ctl_bank3_fsm_xfr_ok_r));
  AOI222X1 g23130(.A0 (app_req_addr[5]), .A1 (n_1282), .B0
       (app_req_addr[4]), .B1 (cfg_sdr_width[1]), .C0
       (app_req_addr[6]), .C1 (n_1060), .Y (n_668));
  DFFQXL u_sdrc_core_u_bank_ctl_bank2_fsm_xfr_ok_r_reg(.CK (sdram_clk),
       .D (n_228), .Q (u_sdrc_core_u_bank_ctl_bank2_fsm_xfr_ok_r));
  AOI222X1 g23131(.A0 (app_req_addr[1]), .A1 (cfg_sdr_width[1]), .B0
       (app_req_addr[3]), .B1 (n_1060), .C0 (app_req_addr[2]), .C1
       (n_1282), .Y (n_667));
  DFFQXL u_sdrc_core_u_bank_ctl_bank1_fsm_xfr_ok_r_reg(.CK (sdram_clk),
       .D (n_229), .Q (u_sdrc_core_u_bank_ctl_bank1_fsm_xfr_ok_r));
  AOI222X1 g23117(.A0 (app_req_addr[3]), .A1 (n_1282), .B0
       (app_req_addr[2]), .B1 (cfg_sdr_width[1]), .C0
       (app_req_addr[4]), .C1 (n_1060), .Y (n_674));
  AOI222X1 g23120(.A0 (app_req_addr[4]), .A1 (n_1282), .B0
       (app_req_addr[3]), .B1 (cfg_sdr_width[1]), .C0
       (app_req_addr[5]), .C1 (n_1060), .Y (n_673));
  AOI222X1 g23127(.A0 (app_req_addr[0]), .A1 (cfg_sdr_width[1]), .B0
       (app_req_addr[2]), .B1 (n_1060), .C0 (app_req_addr[1]), .C1
       (n_1282), .Y (n_670));
  AOI222X1 g23128(.A0 (app_req_addr[6]), .A1 (n_1282), .B0
       (app_req_addr[5]), .B1 (cfg_sdr_width[1]), .C0
       (app_req_addr[7]), .C1 (n_1060), .Y (n_669));
  NOR3X1 g22900(.A (u_sdrc_core_b2x_ba[0]), .B (u_sdrc_core_b2x_ba[1]),
       .C (n_686), .Y (n_990));
  OR2X1 g22707(.A (n_640), .B (n_585), .Y (n_696));
  NAND2XL g21091(.A (n_278), .B (n_305), .Y (n_584));
  NAND2XL g21092(.A (n_304), .B (n_303), .Y (n_583));
  NAND2X1 g21093(.A (n_302), .B (n_301), .Y (n_582));
  NAND2X1 g21094(.A (n_300), .B (n_299), .Y (n_581));
  NAND2X1 g21095(.A (n_298), .B (n_297), .Y (n_580));
  NAND2X1 g21096(.A (n_296), .B (n_295), .Y (n_579));
  NAND2X1 g21097(.A (n_294), .B (n_293), .Y (n_578));
  NAND2X1 g21098(.A (n_292), .B (n_291), .Y (n_577));
  NAND2X1 g21099(.A (n_290), .B (n_289), .Y (n_576));
  NAND2X1 g21100(.A (n_288), .B (n_287), .Y (n_575));
  NAND2XL g21101(.A (n_286), .B (n_285), .Y (n_574));
  NAND2XL g21102(.A (n_283), .B (n_282), .Y (n_573));
  INVXL g22185(.A (n_571), .Y (n_572));
  NAND2XL g22205(.A (n_1265), .B (n_826), .Y (n_570));
  NAND2XL g22206(.A (n_1265), .B (n_828), .Y (n_569));
  NAND2XL g22207(.A (n_1265), .B (n_830), .Y (n_568));
  NAND2XL g22208(.A (n_1265), .B (n_832), .Y (n_567));
  NAND2X1 g21090(.A (n_371), .B (n_307), .Y (n_566));
  INVX1 g23058(.A (n_565), .Y (n_2205));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[9] (.CK (sdram_clk), .D
       (sdr_dq[9]), .Q (u_sdrc_core_pad_sdr_din1[9]));
  DFFQXL \u_sdrc_core_pad_sdr_din1_reg[12] (.CK (sdram_clk), .D
       (sdr_dq[12]), .Q (u_sdrc_core_pad_sdr_din1[12]));
  INVX1 g22795(.A (n_2642), .Y (n_564));
  OAI221X1 g22862(.A0 (n_101), .A1 (n_625), .B0
       (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .B1 (n_169), .C0 (n_546), .Y
       (n_563));
  NOR4X1 g22979(.A (1'b0), .B (n_2654), .C (n_2359), .D (n_2358), .Y
       (n_562));
  NOR4BX1 g22978(.AN (u_sdrc_core_u_xfr_ctl_l_len[0]), .B (n_2357), .C
       (n_2356), .D (n_2355), .Y (n_561));
  NAND2X1 g21191(.A (n_253), .B (n_233), .Y (wb_dat_o[9]));
  NAND2X1 g21192(.A (n_255), .B (n_254), .Y (wb_dat_o[10]));
  NAND2X1 g21193(.A (n_256), .B (n_239), .Y (wb_dat_o[11]));
  NAND2X1 g21194(.A (n_224), .B (n_221), .Y (wb_dat_o[12]));
  NAND2X1 g21195(.A (n_257), .B (n_258), .Y (wb_dat_o[13]));
  NAND2X1 g21196(.A (n_195), .B (n_259), .Y (wb_dat_o[14]));
  NAND2X1 g21197(.A (n_261), .B (n_260), .Y (wb_dat_o[15]));
  NAND2X1 g21198(.A (n_263), .B (n_262), .Y (wb_dat_o[16]));
  NAND2X1 g21199(.A (n_265), .B (n_264), .Y (wb_dat_o[17]));
  NAND2X1 g21200(.A (n_238), .B (n_266), .Y (wb_dat_o[18]));
  NAND2X1 g21201(.A (n_367), .B (n_368), .Y (wb_dat_o[19]));
  NAND2X1 g21202(.A (n_363), .B (n_366), .Y (wb_dat_o[20]));
  NAND2X1 g21203(.A (n_360), .B (n_359), .Y (wb_dat_o[21]));
  NAND2X1 g21204(.A (n_281), .B (n_267), .Y (wb_dat_o[22]));
  NAND2X1 g21205(.A (n_270), .B (n_205), .Y (wb_dat_o[23]));
  NAND2X1 g21206(.A (n_357), .B (n_358), .Y (wb_dat_o[24]));
  NAND2X1 g21207(.A (n_272), .B (n_271), .Y (wb_dat_o[25]));
  NAND2X1 g21208(.A (n_220), .B (n_247), .Y (wb_dat_o[26]));
  NAND2X1 g21209(.A (n_333), .B (n_234), .Y (wb_dat_o[27]));
  NAND2X1 g21210(.A (n_245), .B (n_306), .Y (wb_dat_o[28]));
  NAND2X1 g21211(.A (n_269), .B (n_268), .Y (wb_dat_o[29]));
  NAND2X1 g21212(.A (n_275), .B (n_274), .Y (wb_dat_o[30]));
  NAND2X1 g21213(.A (n_279), .B (n_276), .Y (wb_dat_o[31]));
  AOI222X1 g23081(.A0 (app_req_len[5]), .A1 (n_1282), .B0
       (app_req_len[4]), .B1 (cfg_sdr_width[1]), .C0 (app_req_len[6]),
       .C1 (n_1060), .Y (n_662));
  AOI222X1 g23080(.A0 (app_req_len[0]), .A1 (cfg_sdr_width[1]), .B0
       (app_req_len[2]), .B1 (n_1060), .C0 (app_req_len[1]), .C1
       (n_1282), .Y (n_648));
  AOI22XL g22553(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[10]),
       .A1 (n_560), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[10]),
       .B1 (n_2145), .Y (n_649));
  NAND3BXL g22669(.AN (n_373), .B (u_sdrc_core_u_xfr_ctl_mgmt_st[1]),
       .C (u_sdrc_core_u_xfr_ctl_n_748), .Y (n_676));
  AOI22X1 g22546(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[12]),
       .A1 (n_559), .B0 (u_sdrc_core_u_bank_ctl_bank0_fsm_l_caddr[12]),
       .B1 (n_2157), .Y (n_664));
  AOI22XL g22537(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[10]),
       .A1 (n_640), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[10]),
       .B1 (n_2149), .Y (n_651));
  AO22XL g22552(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_raddr[12]), .A1
       (n_640), .B0 (u_sdrc_core_u_bank_ctl_bank3_fsm_l_caddr[12]), .B1
       (n_2149), .Y (n_698));
  NAND2X1 g21182(.A (n_237), .B (n_241), .Y (wb_dat_o[0]));
  NAND2X1 g21183(.A (n_242), .B (n_235), .Y (wb_dat_o[1]));
  AO22XL g22619(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_raddr[12]), .A1
       (n_560), .B0 (u_sdrc_core_u_bank_ctl_bank2_fsm_l_caddr[12]), .B1
       (n_2145), .Y (n_699));
  AO22XL g22629(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[10]), .A1
       (n_630), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[10]), .B1
       (n_2141), .Y (n_783));
  AOI22X1 g22633(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_raddr[12]),
       .A1 (n_630), .B0 (u_sdrc_core_u_bank_ctl_bank1_fsm_l_caddr[12]),
       .B1 (n_2141), .Y (n_654));
  OAI2BB1X1 g22668(.A0N (u_sdrc_core_u_xfr_ctl_n_748), .A1N (n_38), .B0
       (n_558), .Y (n_646));
  NAND2X1 g21184(.A (n_227), .B (n_196), .Y (wb_dat_o[2]));
  NAND2X1 g21185(.A (n_243), .B (n_226), .Y (wb_dat_o[3]));
  AOI222X1 g23078(.A0 (app_req_len[2]), .A1 (n_1282), .B0
       (app_req_len[1]), .B1 (cfg_sdr_width[1]), .C0 (app_req_len[3]),
       .C1 (n_1060), .Y (n_645));
  AOI222X1 g23077(.A0 (app_req_len[4]), .A1 (n_1282), .B0
       (app_req_len[3]), .B1 (cfg_sdr_width[1]), .C0 (app_req_len[5]),
       .C1 (n_1060), .Y (n_644));
  NAND2X1 g21186(.A (n_244), .B (n_223), .Y (wb_dat_o[4]));
  NAND2X1 g21187(.A (n_284), .B (n_240), .Y (wb_dat_o[5]));
  NAND2X1 g21188(.A (n_225), .B (n_246), .Y (wb_dat_o[6]));
  AOI222X1 g23072(.A0 (app_req_len[3]), .A1 (n_1282), .B0
       (app_req_len[2]), .B1 (cfg_sdr_width[1]), .C0 (app_req_len[4]),
       .C1 (n_1060), .Y (n_643));
  NAND2X1 g21189(.A (n_249), .B (n_248), .Y (wb_dat_o[7]));
  NAND2X1 g21190(.A (n_236), .B (n_251), .Y (wb_dat_o[8]));
  NOR3X1 g22565(.A (n_1643), .B (n_1628), .C (n_558), .Y (n_790));
  NOR3X1 g22899(.A (u_sdrc_core_b2x_ba[0]), .B (n_1695), .C (n_557), .Y
       (n_1312));
  NOR3X1 g22892(.A (n_2095), .B (n_1695), .C (n_687), .Y (n_1138));
  NOR3X1 g22898(.A (n_2095), .B (u_sdrc_core_b2x_ba[1]), .C (n_556), .Y
       (n_1313));
  OR2X1 g22708(.A (n_560), .B (n_555), .Y (n_695));
  OR2X1 g22706(.A (n_559), .B (n_554), .Y (n_697));
  OR2X1 g22705(.A (n_630), .B (n_553), .Y (n_688));
  AND3XL g22271(.A (n_1810), .B (n_1809), .C (n_552), .Y (n_2057));
  ADDHX1 g23143(.A (cfg_sdr_cas[2]), .B (n_116), .CO (n_638), .S
       (n_711));
  AOI22X1 g23133(.A0 (app_req_addr[10]), .A1 (n_1060), .B0
       (app_req_addr[9]), .B1 (n_1282), .Y (n_551));
  AOI22X1 g23134(.A0 (app_req_addr[8]), .A1 (n_1060), .B0
       (app_req_addr[7]), .B1 (n_1282), .Y (n_550));
  AOI22X1 g23135(.A0 (app_req_addr[9]), .A1 (n_1060), .B0
       (app_req_addr[8]), .B1 (n_1282), .Y (n_549));
  NOR2X1 g22975(.A (u_sdrc_core_u_xfr_ctl_l_wrap), .B (n_2354), .Y
       (n_548));
  OAI211X1 g22895(.A0 (n_130), .A1 (n_625), .B0 (n_546), .C0 (n_727),
       .Y (n_547));
  AOI22XL g22363(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [16]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [16]), .B1 (n_539),
       .Y (n_545));
  AOI22XL g22362(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [16]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [16]), .B1 (n_536),
       .Y (n_544));
  AOI22XL g22361(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [16]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [16]), .B1 (n_533),
       .Y (n_543));
  AOI22XL g22360(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [16]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [16]), .B1 (n_530),
       .Y (n_542));
  AOI22XL g22359(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [8]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [8]), .B1 (n_539), .Y
       (n_541));
  AOI22XL g22358(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [8]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [8]), .B1 (n_536), .Y
       (n_538));
  AOI22XL g22357(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [8]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [8]), .B1 (n_533), .Y
       (n_535));
  AOI22XL g22356(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [8]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [8]), .B1 (n_530), .Y
       (n_532));
  AOI22XL g22355(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [24]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [24]), .B1 (n_539),
       .Y (n_529));
  AOI22XL g22354(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [24]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [24]), .B1 (n_536),
       .Y (n_528));
  AOI22XL g22353(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [24]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [24]), .B1 (n_533),
       .Y (n_527));
  AOI22XL g22352(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [28]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [28]), .B1 (n_539),
       .Y (n_526));
  AOI22XL g22351(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [24]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [24]), .B1 (n_530),
       .Y (n_525));
  AOI22XL g22350(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [33]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [33]), .B1 (n_530),
       .Y (n_524));
  AOI22XL g22349(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [34]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [34]), .B1 (n_530),
       .Y (n_523));
  AOI22XL g22348(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [9]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [9]), .B1 (n_530), .Y
       (n_522));
  AOI22XL g22347(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [33]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [33]), .B1 (n_536),
       .Y (n_521));
  AOI22XL g22346(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [27]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [27]), .B1 (n_539),
       .Y (n_520));
  AOI22XL g22345(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [11]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [11]), .B1 (n_530),
       .Y (n_519));
  AOI22XL g22344(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [19]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [19]), .B1 (n_536),
       .Y (n_518));
  AOI22XL g22343(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [26]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [26]), .B1 (n_530),
       .Y (n_517));
  AOI22XL g22342(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [26]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [26]), .B1 (n_533),
       .Y (n_516));
  AOI22XL g22341(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [26]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [26]), .B1 (n_536),
       .Y (n_515));
  AOI22XL g22340(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [26]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [26]), .B1 (n_539),
       .Y (n_514));
  AOI22XL g22339(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [10]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [10]), .B1 (n_530),
       .Y (n_513));
  AOI22XL g22337(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [10]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [10]), .B1 (n_533),
       .Y (n_512));
  AOI22XL g22336(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [10]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [10]), .B1 (n_539),
       .Y (n_511));
  AOI22XL g22334(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [10]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [10]), .B1 (n_536),
       .Y (n_510));
  AOI22XL g22333(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [18]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [18]), .B1 (n_530),
       .Y (n_509));
  AOI22XL g22332(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [18]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [18]), .B1 (n_533),
       .Y (n_508));
  AOI22XL g22331(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [18]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [18]), .B1 (n_536),
       .Y (n_507));
  AOI22XL g22330(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [18]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [18]), .B1 (n_539),
       .Y (n_506));
  AOI22XL g22459(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [35]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [35]), .B1 (n_539),
       .Y (n_505));
  INVX1 g23115(.A (n_2213), .Y (n_504));
  AOI22XL g22329(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [27]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [27]), .B1 (n_530),
       .Y (n_503));
  AOI22X1 g23095(.A0 (app_req_len[8]), .A1 (n_1060), .B0
       (app_req_len[7]), .B1 (n_1282), .Y (n_502));
  NAND4XL g22278(.A (n_164), .B (n_165), .C (n_166), .D (n_167), .Y
       (n_501));
  AOI22XL g22312(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [35]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [35]), .B1 (n_533),
       .Y (n_500));
  AOI22XL g22313(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [28]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [28]), .B1 (n_536),
       .Y (n_499));
  AOI22XL g22319(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [28]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [28]), .B1 (n_533),
       .Y (n_498));
  AOI22XL g22320(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [28]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [28]), .B1 (n_530),
       .Y (n_497));
  AOI22XL g22321(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [19]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [19]), .B1 (n_539),
       .Y (n_496));
  AOI22XL g22322(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [11]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [11]), .B1 (n_539),
       .Y (n_495));
  AOI22XL g22323(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [11]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [11]), .B1 (n_536),
       .Y (n_494));
  AOI22XL g22324(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [11]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [11]), .B1 (n_533),
       .Y (n_493));
  AOI22XL g22325(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [19]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [19]), .B1 (n_533),
       .Y (n_492));
  AOI22XL g22326(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [19]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [19]), .B1 (n_530),
       .Y (n_491));
  AOI22XL g22327(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [27]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [27]), .B1 (n_536),
       .Y (n_490));
  AOI22XL g22328(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [27]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [27]), .B1 (n_533),
       .Y (n_489));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_tras_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_186), .Q (u_sdrc_core_u_bank_ctl_tras_ok[3]));
  AO22X1 g23132(.A0 (app_req_addr[1]), .A1 (n_1060), .B0
       (app_req_addr[0]), .B1 (n_1282), .Y (n_2214));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_tras_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_184), .Q (u_sdrc_core_u_bank_ctl_tras_ok[0]));
  DFFQXL u_sdrc_core_u_bank_ctl_bank0_fsm_xfr_ok_r_reg(.CK (sdram_clk),
       .D (n_190), .Q (u_sdrc_core_u_bank_ctl_bank0_fsm_xfr_ok_r));
  NAND3BXL g22247(.AN (n_146), .B (n_1810), .C (n_1809), .Y (n_571));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_tras_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_188), .Q (u_sdrc_core_u_bank_ctl_tras_ok[2]));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_tras_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_182), .Q (u_sdrc_core_u_bank_ctl_tras_ok[1]));
  NOR2X1 g21215(.A (n_2186), .B (n_1665), .Y (n_666));
  MX2XL g21954(.A (u_sdrc_core_u_bs_convert_saved_rd_data[5]), .B
       (u_sdrc_core_pad_sdr_din2[5]), .S0 (n_1060), .Y (n_1539));
  MX2XL g21953(.A (u_sdrc_core_u_bs_convert_saved_rd_data[4]), .B
       (u_sdrc_core_pad_sdr_din2[4]), .S0 (n_1060), .Y (n_1531));
  MX2XL g21952(.A (u_sdrc_core_u_bs_convert_saved_rd_data[3]), .B
       (u_sdrc_core_pad_sdr_din2[3]), .S0 (n_1060), .Y (n_1532));
  MX2XL g21951(.A (u_sdrc_core_u_bs_convert_saved_rd_data[2]), .B
       (u_sdrc_core_pad_sdr_din2[2]), .S0 (n_1060), .Y (n_1524));
  MX2XL g21950(.A (u_sdrc_core_u_bs_convert_saved_rd_data[1]), .B
       (u_sdrc_core_pad_sdr_din2[1]), .S0 (n_1060), .Y (n_1540));
  MX2XL g21949(.A (u_sdrc_core_u_bs_convert_saved_rd_data[0]), .B
       (u_sdrc_core_pad_sdr_din2[0]), .S0 (n_1060), .Y (n_1533));
  MX2XL g21948(.A (u_sdrc_core_u_bs_convert_saved_rd_data[6]), .B
       (u_sdrc_core_pad_sdr_din2[6]), .S0 (n_1060), .Y (n_1521));
  MX2XL g21947(.A (u_sdrc_core_u_bs_convert_saved_rd_data[8]), .B
       (u_sdrc_core_pad_sdr_din2[8]), .S0 (n_1060), .Y (n_1529));
  MX2XL g21946(.A (u_sdrc_core_u_bs_convert_saved_rd_data[9]), .B
       (u_sdrc_core_pad_sdr_din2[9]), .S0 (n_1060), .Y (n_1538));
  MX2XL g21945(.A (u_sdrc_core_u_bs_convert_saved_rd_data[10]), .B
       (u_sdrc_core_pad_sdr_din2[10]), .S0 (n_1060), .Y (n_1527));
  MX2XL g21944(.A (u_sdrc_core_u_bs_convert_saved_rd_data[11]), .B
       (u_sdrc_core_pad_sdr_din2[11]), .S0 (n_1060), .Y (n_1528));
  MX2XL g21943(.A (u_sdrc_core_u_bs_convert_saved_rd_data[12]), .B
       (u_sdrc_core_pad_sdr_din2[12]), .S0 (n_1060), .Y (n_1537));
  MX2XL g21942(.A (u_sdrc_core_u_bs_convert_saved_rd_data[13]), .B
       (u_sdrc_core_pad_sdr_din2[13]), .S0 (n_1060), .Y (n_1541));
  MX2XL g21941(.A (u_sdrc_core_u_bs_convert_saved_rd_data[14]), .B
       (u_sdrc_core_pad_sdr_din2[14]), .S0 (n_1060), .Y (n_1536));
  MX2XL g21939(.A (u_sdrc_core_u_bs_convert_saved_rd_data[15]), .B
       (u_sdrc_core_pad_sdr_din2[15]), .S0 (n_1060), .Y (n_1535));
  MX2XL g21938(.A (u_sdrc_core_u_bs_convert_saved_rd_data[7]), .B
       (u_sdrc_core_pad_sdr_din2[7]), .S0 (n_1060), .Y (n_1530));
  AO22XL g21933(.A0 (u_sdrc_core_pad_sdr_din2[15]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[7]), .B1 (cfg_sdr_width[1]), .Y
       (n_1523));
  AO22XL g21932(.A0 (u_sdrc_core_pad_sdr_din2[3]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[19]), .B1
       (cfg_sdr_width[1]), .Y (n_1526));
  AO22XL g21931(.A0 (u_sdrc_core_pad_sdr_din2[14]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[6]), .B1 (cfg_sdr_width[1]), .Y
       (n_1590));
  AO22XL g21930(.A0 (u_sdrc_core_pad_sdr_din2[13]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[5]), .B1 (cfg_sdr_width[1]), .Y
       (n_1591));
  AO22XL g21929(.A0 (u_sdrc_core_pad_sdr_din2[12]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[4]), .B1 (cfg_sdr_width[1]), .Y
       (n_1592));
  AO22XL g21928(.A0 (u_sdrc_core_pad_sdr_din2[11]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[3]), .B1 (cfg_sdr_width[1]), .Y
       (n_1587));
  AO22XL g21927(.A0 (u_sdrc_core_pad_sdr_din2[10]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[2]), .B1 (cfg_sdr_width[1]), .Y
       (n_1593));
  AO22XL g21926(.A0 (u_sdrc_core_pad_sdr_din2[9]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[1]), .B1 (cfg_sdr_width[1]), .Y
       (n_1594));
  AO22XL g21925(.A0 (u_sdrc_core_pad_sdr_din2[8]), .A1 (n_1282), .B0
       (u_sdrc_core_pad_sdr_din2[0]), .B1 (cfg_sdr_width[1]), .Y
       (n_1595));
  AO22XL g21924(.A0 (u_sdrc_core_pad_sdr_din2[7]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[23]), .B1
       (cfg_sdr_width[1]), .Y (n_1525));
  AO22XL g21923(.A0 (u_sdrc_core_pad_sdr_din2[6]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[22]), .B1
       (cfg_sdr_width[1]), .Y (n_1596));
  AO22XL g21922(.A0 (u_sdrc_core_pad_sdr_din2[5]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[21]), .B1
       (cfg_sdr_width[1]), .Y (n_1597));
  AO22XL g21921(.A0 (u_sdrc_core_pad_sdr_din2[4]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[20]), .B1
       (cfg_sdr_width[1]), .Y (n_1588));
  AO22XL g21920(.A0 (u_sdrc_core_pad_sdr_din2[2]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[18]), .B1
       (cfg_sdr_width[1]), .Y (n_1522));
  AO22XL g21919(.A0 (u_sdrc_core_pad_sdr_din2[1]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[17]), .B1
       (cfg_sdr_width[1]), .Y (n_1589));
  AO22XL g21918(.A0 (u_sdrc_core_pad_sdr_din2[0]), .A1 (n_1282), .B0
       (u_sdrc_core_u_bs_convert_saved_rd_data[16]), .B1
       (cfg_sdr_width[1]), .Y (n_1599));
  AOI22X1 g23094(.A0 (app_req_len[7]), .A1 (n_1060), .B0
       (app_req_len[6]), .B1 (n_1282), .Y (n_485));
  AOI22XL g22365(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [25]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [25]), .B1 (n_533),
       .Y (n_484));
  AOI22XL g22366(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [25]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [25]), .B1 (n_536),
       .Y (n_483));
  AOI22XL g22367(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [25]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [25]), .B1 (n_539),
       .Y (n_482));
  AOI22XL g22368(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [9]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [9]), .B1 (n_533), .Y
       (n_481));
  AOI22XL g22369(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [9]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [9]), .B1 (n_536), .Y
       (n_480));
  AOI22XL g22370(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [9]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [9]), .B1 (n_539), .Y
       (n_479));
  AOI22XL g22371(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [17]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [17]), .B1 (n_530),
       .Y (n_478));
  AOI22XL g22372(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [17]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [17]), .B1 (n_533),
       .Y (n_477));
  AOI22XL g22373(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [17]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [17]), .B1 (n_536),
       .Y (n_476));
  AOI22XL g22374(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [17]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [17]), .B1 (n_539),
       .Y (n_475));
  AOI22XL g22364(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [25]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [25]), .B1 (n_530),
       .Y (n_474));
  INVX1 g23061(.A (n_2204), .Y (n_473));
  AOI22XL g22415(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [12]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [12]), .B1 (n_530),
       .Y (n_472));
  AOI22XL g22416(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [12]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [12]), .B1 (n_533),
       .Y (n_471));
  AOI22XL g22417(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [12]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [12]), .B1 (n_536),
       .Y (n_470));
  AOI22XL g22418(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [12]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [12]), .B1 (n_539),
       .Y (n_469));
  AOI22XL g22419(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [20]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [20]), .B1 (n_530),
       .Y (n_468));
  AOI22XL g22420(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [20]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [20]), .B1 (n_533),
       .Y (n_467));
  AOI22XL g22421(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [20]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [20]), .B1 (n_536),
       .Y (n_466));
  AOI22XL g22422(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [20]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [20]), .B1 (n_539),
       .Y (n_465));
  AOI22XL g22423(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [29]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [29]), .B1 (n_530),
       .Y (n_464));
  AOI22XL g22424(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [29]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [29]), .B1 (n_533),
       .Y (n_463));
  AOI22XL g22425(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [29]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [29]), .B1 (n_536),
       .Y (n_462));
  AOI22XL g22426(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [29]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [29]), .B1 (n_539),
       .Y (n_461));
  AOI22XL g22427(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [13]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [13]), .B1 (n_530),
       .Y (n_460));
  AOI22XL g22428(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [13]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [13]), .B1 (n_533),
       .Y (n_459));
  AOI22XL g22429(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [13]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [13]), .B1 (n_536),
       .Y (n_458));
  AOI22XL g22440(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [14]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [14]), .B1 (n_530),
       .Y (n_457));
  AOI22XL g22430(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [13]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [13]), .B1 (n_539),
       .Y (n_456));
  AOI22XL g22431(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [23]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [23]), .B1 (n_530),
       .Y (n_455));
  AOI22XL g22432(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [21]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [21]), .B1 (n_530),
       .Y (n_454));
  AOI22XL g22433(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [21]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [21]), .B1 (n_533),
       .Y (n_453));
  AOI22XL g22434(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [21]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [21]), .B1 (n_536),
       .Y (n_452));
  AOI22XL g22435(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [21]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [21]), .B1 (n_539),
       .Y (n_451));
  AOI22XL g22436(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [30]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [30]), .B1 (n_530),
       .Y (n_450));
  AOI22XL g22437(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [30]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [30]), .B1 (n_533),
       .Y (n_449));
  AOI22XL g22438(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [30]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [30]), .B1 (n_536),
       .Y (n_448));
  AOI22XL g22439(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [30]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [30]), .B1 (n_539),
       .Y (n_447));
  AOI22XL g22441(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [14]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [14]), .B1 (n_533),
       .Y (n_446));
  AOI22XL g22442(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [14]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [14]), .B1 (n_536),
       .Y (n_445));
  AOI22XL g22443(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [14]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [14]), .B1 (n_539),
       .Y (n_444));
  AOI22XL g22444(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [22]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [22]), .B1 (n_533),
       .Y (n_443));
  AOI22XL g22445(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [22]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [22]), .B1 (n_536),
       .Y (n_442));
  AOI22XL g22446(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [22]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [22]), .B1 (n_539),
       .Y (n_441));
  AOI22XL g22447(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [31]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [31]), .B1 (n_530),
       .Y (n_440));
  AOI22XL g22448(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [31]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [31]), .B1 (n_533),
       .Y (n_439));
  AOI22XL g22449(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [31]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [31]), .B1 (n_539),
       .Y (n_438));
  AOI22XL g22450(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [15]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [15]), .B1 (n_530),
       .Y (n_437));
  AOI22XL g22451(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [15]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [15]), .B1 (n_533),
       .Y (n_436));
  AOI22XL g22452(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [15]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [15]), .B1 (n_536),
       .Y (n_435));
  AOI22XL g22453(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [15]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [15]), .B1 (n_539),
       .Y (n_434));
  AOI22XL g22454(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [23]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [23]), .B1 (n_533),
       .Y (n_433));
  AOI22XL g22455(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [23]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [23]), .B1 (n_536),
       .Y (n_432));
  AOI22XL g22456(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [23]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [23]), .B1 (n_539),
       .Y (n_431));
  AOI22XL g22457(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [35]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [35]), .B1 (n_530),
       .Y (n_430));
  AOI22XL g22458(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [35]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [35]), .B1 (n_536),
       .Y (n_429));
  AOI22XL g22460(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [33]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [33]), .B1 (n_533),
       .Y (n_428));
  AOI22XL g22461(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [33]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [33]), .B1 (n_539),
       .Y (n_427));
  AOI22XL g22462(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [34]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [34]), .B1 (n_533),
       .Y (n_426));
  AOI22XL g22463(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [34]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [34]), .B1 (n_536),
       .Y (n_425));
  AOI22XL g22464(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [34]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [34]), .B1 (n_539),
       .Y (n_424));
  AOI22XL g22465(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [31]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [31]), .B1 (n_536),
       .Y (n_423));
  AOI22XL g22466(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [22]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [22]), .B1 (n_530),
       .Y (n_422));
  NAND4XL g22468(.A (n_158), .B (n_159), .C (n_160), .D (n_150), .Y
       (n_421));
  NAND4XL g22469(.A (n_161), .B (n_155), .C (n_149), .D (n_157), .Y
       (n_420));
  AOI22XL g22502(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [4]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [4]), .B1 (n_539), .Y
       (n_419));
  AOI22XL g22503(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [4]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [4]), .B1 (n_536), .Y
       (n_418));
  AOI22XL g22505(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [4]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [4]), .B1 (n_533), .Y
       (n_417));
  AOI22XL g22506(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [4]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [4]), .B1 (n_530), .Y
       (n_416));
  AOI22XL g22507(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [3]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [3]), .B1 (n_539), .Y
       (n_415));
  AOI22XL g22508(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [3]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [3]), .B1 (n_536), .Y
       (n_414));
  AOI22XL g22510(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [3]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [3]), .B1 (n_533), .Y
       (n_413));
  AOI22XL g22511(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [3]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [3]), .B1 (n_530), .Y
       (n_412));
  AOI22XL g22512(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [2]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [2]), .B1 (n_539), .Y
       (n_411));
  AOI22XL g22513(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [2]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [2]), .B1 (n_536), .Y
       (n_410));
  AOI22XL g22514(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [2]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [2]), .B1 (n_533), .Y
       (n_409));
  AOI22XL g22515(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [2]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [2]), .B1 (n_530), .Y
       (n_408));
  AOI22XL g22516(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [1]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [1]), .B1 (n_539), .Y
       (n_407));
  AOI22XL g22517(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [1]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [1]), .B1 (n_536), .Y
       (n_406));
  AOI22XL g22518(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [1]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [1]), .B1 (n_533), .Y
       (n_405));
  AOI22XL g22519(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [1]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [1]), .B1 (n_530), .Y
       (n_404));
  AOI22XL g22520(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [0]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [0]), .B1 (n_539), .Y
       (n_403));
  AOI22XL g22522(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [0]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [0]), .B1 (n_536), .Y
       (n_402));
  AOI22XL g22525(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [0]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [0]), .B1 (n_533), .Y
       (n_401));
  AOI22XL g22526(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [0]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [0]), .B1 (n_530), .Y
       (n_400));
  AOI22XL g22596(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [5]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [5]), .B1 (n_530), .Y
       (n_399));
  AOI22XL g22597(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [5]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [5]), .B1 (n_533), .Y
       (n_398));
  AOI22XL g22598(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [5]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [5]), .B1 (n_536), .Y
       (n_397));
  AOI22XL g22599(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [5]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [5]), .B1 (n_539), .Y
       (n_396));
  AOI22XL g22600(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [6]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [6]), .B1 (n_530), .Y
       (n_395));
  AOI22XL g22601(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [6]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [6]), .B1 (n_533), .Y
       (n_394));
  AOI22XL g22602(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [6]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [6]), .B1 (n_536), .Y
       (n_393));
  AOI22XL g22603(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [6]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [6]), .B1 (n_539), .Y
       (n_392));
  AOI22XL g22604(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [7]), .A1 (n_531),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [7]), .B1 (n_530), .Y
       (n_391));
  AOI22XL g22605(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [7]), .A1 (n_534),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [7]), .B1 (n_533), .Y
       (n_390));
  AOI22XL g22606(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [7]), .A1 (n_540),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [7]), .B1 (n_539), .Y
       (n_389));
  AOI22XL g22607(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [7]), .A1 (n_537),
       .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [7]), .B1 (n_536), .Y
       (n_388));
  AOI22XL g22608(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[6] [32]), .A1
       (n_531), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[7] [32]), .B1 (n_530),
       .Y (n_387));
  AOI22XL g22609(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[4] [32]), .A1
       (n_534), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[5] [32]), .B1 (n_533),
       .Y (n_386));
  AOI22XL g22610(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[2] [32]), .A1
       (n_537), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[3] [32]), .B1 (n_536),
       .Y (n_385));
  AOI22XL g22611(.A0 (\u_wb2sdrc_u_wrdatafifo_mem[0] [32]), .A1
       (n_540), .B0 (\u_wb2sdrc_u_wrdatafifo_mem[1] [32]), .B1 (n_539),
       .Y (n_384));
  NAND2XL g22649(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_l_raddr[10]), .B
       (n_559), .Y (n_383));
  NAND2X1 g22651(.A (u_sdrc_core_r2b_ba[1]), .B (n_557), .Y (n_382));
  OAI2BB1X1 g23008(.A0N (n_84), .A1N (n_154), .B0 (n_2145), .Y (n_381));
  OAI2BB1X1 g23007(.A0N (n_89), .A1N (n_163), .B0 (n_2157), .Y (n_380));
  AOI22X1 g22863(.A0 (n_1976), .A1 (n_722), .B0
       (u_sdrc_core_r2b_ba[1]), .B1 (n_719), .Y (n_379));
  AOI22X1 g22864(.A0 (n_1976), .A1 (n_811), .B0
       (u_sdrc_core_r2b_ba[1]), .B1 (n_725), .Y (n_378));
  OAI2BB1X1 g23002(.A0N (n_87), .A1N (n_156), .B0 (n_2149), .Y (n_377));
  AOI22X1 g22918(.A0 (n_709), .A1 (n_191), .B0 (n_375), .B1 (n_710), .Y
       (n_376));
  OAI2BB1X1 g23001(.A0N (n_88), .A1N (n_153), .B0 (n_2141), .Y (n_374));
  NOR2X1 g22770(.A (n_1009), .B (n_556), .Y (n_1668));
  NOR2X1 g22771(.A (u_sdrc_core_b2x_ba[0]), .B (n_557), .Y (n_1779));
  AOI22X1 g23079(.A0 (app_req_len[1]), .A1 (n_1060), .B0
       (app_req_len[0]), .B1 (n_1282), .Y (n_565));
  AOI22X1 g22878(.A0 (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .A1 (n_170),
       .B0 (n_194), .B1 (n_373), .Y (n_681));
  INVX1 g22974(.A (n_946), .Y (n_1273));
  AOI22X1 g21608(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [24]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [24]), .B1 (n_354), .Y (n_371));
  NOR4X1 g22717(.A (u_wb2sdrc_cmdfifo_full), .B
       (u_wb2sdrc_wrdatafifo_full), .C (n_1621), .D (n_214), .Y
       (n_370));
  AOI22X1 g21498(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [11]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [11]), .B1 (n_351), .Y (n_369));
  AOI22X1 g21504(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [19]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [19]), .B1 (n_364),
       .Y (n_368));
  AOI22X1 g21505(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [19]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [19]), .B1 (n_361),
       .Y (n_367));
  AOI22X1 g21506(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [20]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [20]), .B1 (n_364),
       .Y (n_366));
  AOI22X1 g21507(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [20]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [20]), .B1 (n_361),
       .Y (n_363));
  AOI22X1 g21531(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [21]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [21]), .B1 (n_361),
       .Y (n_360));
  AOI22X1 g21535(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [21]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [21]), .B1 (n_364),
       .Y (n_359));
  AOI22X1 g21537(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [24]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [24]), .B1 (n_364),
       .Y (n_358));
  AOI22X1 g21558(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [24]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [24]), .B1 (n_361),
       .Y (n_357));
  AOI22X1 g21560(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [0]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [0]), .B1 (n_354), .Y (n_356));
  AOI22X1 g21561(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [0]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [0]), .B1 (n_351), .Y (n_353));
  AOI22X1 g21562(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [1]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [1]), .B1 (n_354), .Y (n_350));
  AOI22X1 g21563(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [1]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [1]), .B1 (n_351), .Y (n_349));
  AOI22X1 g21564(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [2]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [2]), .B1 (n_354), .Y (n_348));
  AOI22X1 g21565(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [2]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [2]), .B1 (n_351), .Y (n_347));
  AOI22X1 g21566(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [3]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [3]), .B1 (n_354), .Y (n_346));
  AOI22X1 g21567(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [3]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [3]), .B1 (n_351), .Y (n_345));
  AOI22X1 g21569(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [4]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [4]), .B1 (n_354), .Y (n_344));
  AOI22X1 g21570(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [4]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [4]), .B1 (n_351), .Y (n_343));
  AOI22X1 g21571(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [5]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [5]), .B1 (n_354), .Y (n_342));
  AOI22X1 g21572(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [5]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [5]), .B1 (n_351), .Y (n_341));
  AOI22X1 g21573(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [6]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [6]), .B1 (n_354), .Y (n_340));
  AOI22X1 g21574(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [6]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [6]), .B1 (n_351), .Y (n_339));
  AOI22X1 g21575(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [7]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [7]), .B1 (n_354), .Y (n_338));
  AOI22X1 g21576(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [7]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [7]), .B1 (n_351), .Y (n_337));
  AOI22X1 g21577(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [8]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [8]), .B1 (n_354), .Y (n_336));
  AOI22X1 g21578(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [8]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [8]), .B1 (n_351), .Y (n_335));
  AOI22X1 g21579(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [9]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [9]), .B1 (n_351), .Y (n_334));
  AOI22X1 g21580(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [27]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [27]), .B1 (n_361),
       .Y (n_333));
  AOI22X1 g21581(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [10]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [10]), .B1 (n_354), .Y (n_332));
  AOI22X1 g21582(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [10]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [10]), .B1 (n_351), .Y (n_331));
  AOI22X1 g21583(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [11]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [11]), .B1 (n_354), .Y (n_330));
  AOI22X1 g21585(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [12]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [12]), .B1 (n_354), .Y (n_329));
  AOI22X1 g21586(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [12]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [12]), .B1 (n_351), .Y (n_328));
  AOI22X1 g21587(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [13]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [13]), .B1 (n_354), .Y (n_327));
  AOI22X1 g21588(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [13]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [13]), .B1 (n_351), .Y (n_326));
  AOI22X1 g21589(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [14]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [14]), .B1 (n_354), .Y (n_325));
  AOI22X1 g21590(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [14]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [14]), .B1 (n_351), .Y (n_324));
  AOI22X1 g21591(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [15]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [15]), .B1 (n_354), .Y (n_323));
  AOI22X1 g21592(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [15]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [15]), .B1 (n_351), .Y (n_322));
  AOI22X1 g21593(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [16]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [16]), .B1 (n_354), .Y (n_321));
  AOI22X1 g21594(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [16]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [16]), .B1 (n_351), .Y (n_320));
  AOI22X1 g21595(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [17]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [17]), .B1 (n_351), .Y (n_319));
  AOI22X1 g21596(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [18]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [18]), .B1 (n_354), .Y (n_318));
  AOI22X1 g21597(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [18]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [18]), .B1 (n_351), .Y (n_317));
  AOI22X1 g21598(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [19]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [19]), .B1 (n_354), .Y (n_316));
  AOI22X1 g21599(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [19]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [19]), .B1 (n_351), .Y (n_315));
  AOI22X1 g21600(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [20]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [20]), .B1 (n_354), .Y (n_314));
  AOI22X1 g21601(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [20]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [20]), .B1 (n_351), .Y (n_313));
  AOI22X1 g21602(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [21]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [21]), .B1 (n_354), .Y (n_312));
  AOI22X1 g21603(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [21]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [21]), .B1 (n_351), .Y (n_311));
  AOI22X1 g21604(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [22]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [22]), .B1 (n_354), .Y (n_310));
  AOI22X1 g21605(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [22]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [22]), .B1 (n_351), .Y (n_309));
  AOI22X1 g21607(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [23]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [23]), .B1 (n_351), .Y (n_308));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_act_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_250), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_act_ok_r[0]));
  AOI22X1 g21609(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [24]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [24]), .B1 (n_351), .Y (n_307));
  AOI22X1 g21610(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [28]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [28]), .B1 (n_364),
       .Y (n_306));
  AOI22X1 g21611(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [25]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [25]), .B1 (n_351), .Y (n_305));
  AOI22X1 g21612(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [26]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [26]), .B1 (n_354), .Y (n_304));
  AOI22X1 g21613(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [26]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [26]), .B1 (n_351), .Y (n_303));
  AOI22X1 g21614(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [27]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [27]), .B1 (n_354), .Y (n_302));
  AOI22X1 g21615(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [27]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [27]), .B1 (n_351), .Y (n_301));
  AOI22X1 g21616(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [28]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [28]), .B1 (n_354), .Y (n_300));
  AOI22X1 g21617(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [28]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [28]), .B1 (n_351), .Y (n_299));
  AOI22X1 g21618(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [29]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [29]), .B1 (n_354), .Y (n_298));
  AOI22X1 g21619(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [29]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [29]), .B1 (n_351), .Y (n_297));
  AOI22X1 g21620(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [30]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [30]), .B1 (n_354), .Y (n_296));
  AOI22X1 g21621(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [30]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [30]), .B1 (n_351), .Y (n_295));
  AOI22X1 g21622(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [31]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [31]), .B1 (n_354), .Y (n_294));
  AOI22X1 g21623(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [31]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [31]), .B1 (n_351), .Y (n_293));
  AOI22X1 g21624(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [32]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [32]), .B1 (n_354), .Y (n_292));
  AOI22X1 g21625(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [32]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [32]), .B1 (n_351), .Y (n_291));
  AOI22X1 g21626(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [33]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [33]), .B1 (n_354), .Y (n_290));
  AOI22X1 g21627(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [33]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [33]), .B1 (n_351), .Y (n_289));
  AOI22X1 g21628(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [34]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [34]), .B1 (n_354), .Y (n_288));
  AOI22X1 g21629(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [34]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [34]), .B1 (n_351), .Y (n_287));
  AOI22X1 g21630(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [35]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [35]), .B1 (n_354), .Y (n_286));
  AOI22X1 g21631(.A0 (\u_wb2sdrc_u_cmdfifo_mem[0] [35]), .A1 (n_352),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[1] [35]), .B1 (n_351), .Y (n_285));
  AOI22X1 g21708(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [5]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [5]), .B1 (n_361), .Y
       (n_284));
  AOI22XL g21638(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [32]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [32]), .B1 (n_361),
       .Y (n_283));
  AOI22XL g21639(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [32]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [32]), .B1 (n_364),
       .Y (n_282));
  AOI22X1 g21640(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [22]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [22]), .B1 (n_361),
       .Y (n_281));
  AOI22X1 g21642(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [9]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [9]), .B1 (n_354), .Y (n_280));
  AOI22X1 g21644(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [31]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [31]), .B1 (n_361),
       .Y (n_279));
  AOI22X1 g21645(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [25]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [25]), .B1 (n_354), .Y (n_278));
  AOI22X1 g21648(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [23]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [23]), .B1 (n_354), .Y (n_277));
  AOI22X1 g21649(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [31]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [31]), .B1 (n_364),
       .Y (n_276));
  AOI22X1 g21650(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [30]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [30]), .B1 (n_361),
       .Y (n_275));
  AOI22X1 g21651(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [30]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [30]), .B1 (n_364),
       .Y (n_274));
  AOI22X1 g21656(.A0 (\u_wb2sdrc_u_cmdfifo_mem[2] [17]), .A1 (n_355),
       .B0 (\u_wb2sdrc_u_cmdfifo_mem[3] [17]), .B1 (n_354), .Y (n_273));
  AOI22X1 g21657(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [25]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [25]), .B1 (n_361),
       .Y (n_272));
  AOI22X1 g21658(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [25]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [25]), .B1 (n_364),
       .Y (n_271));
  AOI22X1 g21659(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [23]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [23]), .B1 (n_361),
       .Y (n_270));
  AOI22X1 g21660(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [29]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [29]), .B1 (n_361),
       .Y (n_269));
  AOI22X1 g21661(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [29]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [29]), .B1 (n_364),
       .Y (n_268));
  AOI22X1 g21662(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [22]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [22]), .B1 (n_364),
       .Y (n_267));
  AOI22X1 g21671(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [18]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [18]), .B1 (n_364),
       .Y (n_266));
  AOI22X1 g21672(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [17]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [17]), .B1 (n_361),
       .Y (n_265));
  AOI22X1 g21673(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [17]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [17]), .B1 (n_364),
       .Y (n_264));
  AOI22X1 g21674(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [16]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [16]), .B1 (n_361),
       .Y (n_263));
  AOI22X1 g21675(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [16]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [16]), .B1 (n_364),
       .Y (n_262));
  AOI22X1 g21676(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [15]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [15]), .B1 (n_361),
       .Y (n_261));
  AOI22X1 g21677(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [15]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [15]), .B1 (n_364),
       .Y (n_260));
  AOI22X1 g21679(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [14]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [14]), .B1 (n_364),
       .Y (n_259));
  AOI22X1 g21681(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [13]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [13]), .B1 (n_364),
       .Y (n_258));
  AOI22X1 g21680(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [13]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [13]), .B1 (n_361),
       .Y (n_257));
  AOI22X1 g21684(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [11]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [11]), .B1 (n_361),
       .Y (n_256));
  AOI22X1 g21687(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [10]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [10]), .B1 (n_361),
       .Y (n_255));
  AOI22X1 g21691(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [10]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [10]), .B1 (n_364),
       .Y (n_254));
  AOI22X1 g21693(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [9]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [9]), .B1 (n_361), .Y
       (n_253));
  AND2X1 g23119(.A (app_req_addr[0]), .B (n_1060), .Y (n_2213));
  INVX1 g21977(.A (n_2363), .Y (n_252));
  AOI22X1 g21697(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [8]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [8]), .B1 (n_364), .Y
       (n_251));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_act_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_250), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_act_ok_r[0]));
  AOI22X1 g21698(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [7]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [7]), .B1 (n_361), .Y
       (n_249));
  AOI22X1 g21699(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [7]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [7]), .B1 (n_364), .Y
       (n_248));
  AOI22X1 g21700(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [26]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [26]), .B1 (n_364),
       .Y (n_247));
  AOI22X1 g21704(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [6]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [6]), .B1 (n_364), .Y
       (n_246));
  AOI22X1 g21706(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [28]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [28]), .B1 (n_361),
       .Y (n_245));
  AOI22X1 g21707(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [4]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [4]), .B1 (n_361), .Y
       (n_244));
  AOI22X1 g21711(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [3]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [3]), .B1 (n_361), .Y
       (n_243));
  AOI22X1 g21723(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [1]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [1]), .B1 (n_361), .Y
       (n_242));
  AOI22X1 g21734(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [0]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [0]), .B1 (n_364), .Y
       (n_241));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_act_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_250), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_act_ok_r[0]));
  AOI22X1 g21705(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [5]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [5]), .B1 (n_364), .Y
       (n_240));
  AOI22X1 g21689(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [11]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [11]), .B1 (n_364),
       .Y (n_239));
  AOI22X1 g21756(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [18]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [18]), .B1 (n_361),
       .Y (n_238));
  AOI22X1 g21729(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [0]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [0]), .B1 (n_361), .Y
       (n_237));
  XNOR2X1 g23064(.A (n_95), .B (n_2250), .Y (n_2248));
  CLKXOR2X1 g23065(.A (n_2378), .B
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[1]), .Y (n_2391));
  XNOR2X1 g23063(.A (n_2378), .B (n_93), .Y (n_2390));
  XNOR2X1 g23068(.A (n_133), .B
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[2]), .Y (n_2376));
  XNOR2X1 g23071(.A (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[2]), .B
       (n_94), .Y (n_2374));
  XNOR2X1 g23067(.A (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[2]), .B (n_132),
       .Y (n_2372));
  XNOR2X1 g23069(.A (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[2]), .B (n_92),
       .Y (n_2370));
  AOI22X1 g21695(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [8]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [8]), .B1 (n_361), .Y
       (n_236));
  AOI22X1 g21726(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [1]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [1]), .B1 (n_364), .Y
       (n_235));
  AOI22X1 g21703(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [27]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [27]), .B1 (n_364),
       .Y (n_234));
  AOI22X1 g21696(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [9]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [9]), .B1 (n_364), .Y
       (n_233));
  INVX1 g21978(.A (n_2362), .Y (n_232));
  INVX1 g21979(.A (n_2364), .Y (n_231));
  NOR2XL g21047(.A (n_2186), .B (n_868), .Y (n_230));
  NOR2X1 g21055(.A (n_2186), .B (n_1009), .Y (n_229));
  NOR2X1 g21056(.A (n_2186), .B (n_1646), .Y (n_228));
  AOI22X1 g21715(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [2]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [2]), .B1 (n_361), .Y
       (n_227));
  AOI22X1 g21712(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [3]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [3]), .B1 (n_364), .Y
       (n_226));
  XOR2XL g23070(.A (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[1]), .B
       (n_2250), .Y (n_2249));
  AOI22X1 g21701(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [6]), .A1 (n_362),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [6]), .B1 (n_361), .Y
       (n_225));
  AOI22X1 g21682(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [12]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [12]), .B1 (n_361),
       .Y (n_224));
  AOI22X1 g21709(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [4]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [4]), .B1 (n_364), .Y
       (n_223));
  NAND4XL g22757(.A (n_57), .B (n_58), .C (n_69), .D (n_72), .Y
       (n_222));
  AOI22X1 g21683(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [12]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [12]), .B1 (n_364),
       .Y (n_221));
  AOI22X1 g21774(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [26]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [26]), .B1 (n_361),
       .Y (n_220));
  OAI2BB1X1 g22990(.A0N (u_sdrc_core_u_bank_ctl_i2x_cmd1[0]), .A1N
       (n_1092), .B0 (n_218), .Y (n_219));
  NAND4XL g22754(.A (n_70), .B (n_123), .C (n_46), .D (n_45), .Y
       (n_217));
  NAND4XL g22751(.A (n_63), .B (n_50), .C (n_71), .D (n_90), .Y
       (n_216));
  NOR4X1 g22523(.A (u_wb2sdrc_pending_read), .B (wb_we_i), .C
       (u_wb2sdrc_cmdfifo_full), .D (n_214), .Y (n_215));
  NOR2XL g22658(.A (u_sdrc_core_u_bank_ctl_i2x_cmd2[1]), .B (n_1646),
       .Y (n_213));
  NAND3X1 g22732(.A (n_82), .B (n_49), .C (n_48), .Y (n_212));
  NAND3X1 g22734(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_valid), .B
       (n_51), .C (n_86), .Y (n_211));
  NAND3X1 g22735(.A (n_117), .B (n_55), .C (n_73), .Y (n_210));
  NAND3X1 g22736(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_valid), .B
       (n_76), .C (n_60), .Y (n_209));
  NAND3X1 g22737(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_valid), .B
       (n_80), .C (n_59), .Y (n_208));
  NAND3X1 g22739(.A (n_118), .B (n_61), .C (n_67), .Y (n_207));
  NAND3X1 g22740(.A (n_83), .B (n_81), .C (n_75), .Y (n_206));
  AOI22X1 g21710(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [23]), .A1
       (n_365), .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [23]), .B1 (n_364),
       .Y (n_205));
  NAND4XL g22753(.A (n_68), .B (n_74), .C (n_85), .D (n_91), .Y
       (n_204));
  NAND4XL g22755(.A (n_79), .B (n_77), .C (n_65), .D (n_78), .Y
       (n_203));
  NAND4XL g22758(.A (n_52), .B (n_54), .C (n_62), .D (n_66), .Y
       (n_202));
  NAND4XL g22759(.A (n_56), .B (n_124), .C (n_53), .D (n_40), .Y
       (n_201));
  NAND4XL g22760(.A (n_44), .B (n_43), .C (n_42), .D (n_41), .Y
       (n_200));
  AO22XL g22989(.A0 (u_sdrc_core_u_bank_ctl_i2x_cmd0[1]), .A1 (n_887),
       .B0 (u_sdrc_core_u_bank_ctl_i2x_cmd1[1]), .B1 (n_1092), .Y
       (n_199));
  INVX1 g22645(.A (n_844), .Y (n_198));
  NAND3X1 g22729(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_valid), .B
       (n_131), .C (n_64), .Y (n_197));
  AOI22X1 g21718(.A0 (\u_wb2sdrc_u_rddatafifo_mem[0] [2]), .A1 (n_365),
       .B0 (\u_wb2sdrc_u_rddatafifo_mem[1] [2]), .B1 (n_364), .Y
       (n_196));
  DFFQXL \u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_act_ok_r_reg[0] (.CK
       (sdram_clk), .D (n_250), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_act_ok_r[0]));
  AOI22X1 g21678(.A0 (\u_wb2sdrc_u_rddatafifo_mem[2] [14]), .A1
       (n_362), .B0 (\u_wb2sdrc_u_rddatafifo_mem[3] [14]), .B1 (n_361),
       .Y (n_195));
  NAND2BXL g23028(.AN (n_884), .B (n_1755), .Y (n_553));
  NAND2BXL g23027(.AN (n_903), .B (n_1660), .Y (n_555));
  NAND2BXL g23026(.AN (n_908), .B (n_1661), .Y (n_554));
  NAND2X1 g22057(.A (sdram_resetn), .B (n_487), .Y (n_782));
  INVX1 g22147(.A (n_2233), .Y (n_1992));
  NAND2X1 g22557(.A (sdr_init_done), .B (n_1628), .Y (n_1369));
  NOR2X1 g22667(.A (u_sdrc_core_u_bank_ctl_i2x_cmd1[1]), .B (n_1009),
       .Y (n_1655));
  NAND2X1 g22902(.A (n_194), .B (n_625), .Y (n_636));
  AND2X1 g23082(.A (app_req_len[0]), .B (n_1060), .Y (n_2204));
  NAND2BXL g23029(.AN (n_1815), .B (n_1659), .Y (n_585));
  NAND2X1 g22399(.A (n_2149), .B (n_725), .Y (n_830));
  INVX1 g22865(.A (n_987), .Y (n_1111));
  NAND2X1 g22401(.A (n_2145), .B (n_719), .Y (n_832));
  NAND2X1 g22400(.A (n_2157), .B (n_722), .Y (n_828));
  INVX1 g22916(.A (n_1665), .Y (n_1663));
  NAND2X1 g22395(.A (cfg_sdr_en), .B (n_487), .Y (n_671));
  NOR2X1 g22976(.A (n_487), .B (n_682), .Y (n_946));
  INVX1 g23136(.A (n_1060), .Y (n_193));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_start_reg[3] (.CK (sdram_clk), .D
       (n_97), .Q (u_sdrc_core_u_xfr_ctl_l_rd_start[3]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_last_reg[1] (.CK (sdram_clk), .D
       (n_108), .Q (u_sdrc_core_u_xfr_ctl_l_rd_last[1]));
  DFFQXL u_sdrc_core_u_xfr_ctl_d_act_cmd_reg(.CK (sdram_clk), .D
       (n_110), .Q (u_sdrc_core_u_xfr_ctl_d_act_cmd));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_start_reg[5] (.CK (sdram_clk), .D
       (n_126), .Q (u_sdrc_core_u_xfr_ctl_l_rd_start[5]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_start_reg[1] (.CK (sdram_clk), .D
       (n_122), .Q (u_sdrc_core_u_xfr_ctl_l_rd_start[1]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_next_reg[6] (.CK (sdram_clk), .D
       (n_121), .Q (u_sdrc_core_u_xfr_ctl_l_rd_next[6]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_last_reg[6] (.CK (sdram_clk), .D
       (n_104), .Q (u_sdrc_core_u_xfr_ctl_l_rd_last[6]));
  DFFQXL \u_sdrc_core_u_bank_ctl_rank_ba_last_reg[0] (.CK (sdram_clk),
       .D (n_113), .Q (u_sdrc_core_u_bank_ctl_rank_ba_last[0]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_last_reg[4] (.CK (sdram_clk), .D
       (n_106), .Q (u_sdrc_core_u_xfr_ctl_l_rd_last[4]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_last_reg[2] (.CK (sdram_clk), .D
       (n_109), .Q (u_sdrc_core_u_xfr_ctl_l_rd_last[2]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_last_reg[5] (.CK (sdram_clk), .D
       (n_105), .Q (u_sdrc_core_u_xfr_ctl_l_rd_last[5]));
  DFFQXL \u_sdrc_core_u_bank_ctl_rank_ba_last_reg[3] (.CK (sdram_clk),
       .D (n_111), .Q (u_sdrc_core_u_bank_ctl_rank_ba_last[3]));
  DFFQXL \u_sdrc_core_u_bank_ctl_rank_ba_last_reg[1] (.CK (sdram_clk),
       .D (n_96), .Q (u_sdrc_core_u_bank_ctl_rank_ba_last[1]));
  INVX1 g22915(.A (n_811), .Y (n_556));
  INVX1 g22907(.A (n_725), .Y (n_687));
  INVX1 g22908(.A (n_719), .Y (n_557));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_rd_next_reg[2] (.CK (sdram_clk), .D
       (n_114), .Q (u_sdrc_core_u_xfr_ctl_l_rd_next[2]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_start_reg[6] (.CK (sdram_clk), .D
       (n_128), .Q (u_sdrc_core_u_xfr_ctl_l_rd_start[6]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_start_reg[2] (.CK (sdram_clk), .D
       (n_125), .Q (u_sdrc_core_u_xfr_ctl_l_rd_start[2]));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_start_reg[4] (.CK (sdram_clk), .D
       (n_127), .Q (u_sdrc_core_u_xfr_ctl_l_rd_start[4]));
  INVXL g22926(.A (n_191), .Y (n_192));
  NOR2X1 g21046(.A (n_2186), .B (n_1654), .Y (n_190));
  INVXL g22924(.A (n_689), .Y (n_189));
  AND2XL g20945(.A (sdram_resetn), .B (n_187), .Y (n_188));
  AND2XL g20951(.A (sdram_resetn), .B (n_185), .Y (n_186));
  AND2XL g21008(.A (sdram_resetn), .B (n_183), .Y (n_184));
  AND2XL g21014(.A (sdram_resetn), .B (n_181), .Y (n_182));
  INVXL g22643(.A (n_178), .Y (n_179));
  NOR2X1 g22743(.A (wb_we_i), .B (n_214), .Y (n_1049));
  NAND2X1 g22664(.A (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .B (n_176),
       .Y (n_1775));
  NAND2X1 g22665(.A (n_177), .B (n_176), .Y (n_1820));
  DFFQXL \u_sdrc_core_u_bank_ctl_rank_ba_last_reg[2] (.CK (sdram_clk),
       .D (n_112), .Q (u_sdrc_core_u_bank_ctl_rank_ba_last[2]));
  NAND2X1 g22056(.A (sdram_resetn), .B (n_682), .Y (n_488));
  INVX1 g23105(.A (n_2322), .Y (n_1465));
  INVX1 g22767(.A (n_995), .Y (n_552));
  INVX1 g23018(.A (n_2145), .Y (n_718));
  DFFQXL \u_sdrc_core_u_xfr_ctl_l_rd_last_reg[3] (.CK (sdram_clk), .D
       (n_107), .Q (u_sdrc_core_u_xfr_ctl_l_rd_last[3]));
  INVX1 g23017(.A (n_2149), .Y (n_724));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_rd_next_reg[5] (.CK (sdram_clk), .D
       (n_129), .Q (u_sdrc_core_u_xfr_ctl_l_rd_next[5]));
  NAND2X1 g22674(.A (n_372), .B (n_675), .Y (n_844));
  INVX1 g23107(.A (n_2323), .Y (n_1471));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_rd_next_reg[1] (.CK (sdram_clk), .D
       (n_103), .Q (u_sdrc_core_u_xfr_ctl_l_rd_next[1]));
  INVX1 g22909(.A (n_722), .Y (n_686));
  INVX1 g23030(.A (n_2182), .Y (n_560));
  INVX1 g23033(.A (n_2180), .Y (n_559));
  NAND2X1 g22867(.A (n_194), .B (n_175), .Y (n_987));
  NAND2X1 g22702(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .B (n_175), .Y
       (n_558));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_rd_next_reg[4] (.CK (sdram_clk), .D
       (n_120), .Q (u_sdrc_core_u_xfr_ctl_l_rd_next[4]));
  INVX1 g23032(.A (n_1011), .Y (n_640));
  INVX1 g23031(.A (n_1010), .Y (n_630));
  MX2X1 g23083(.A (u_sdrc_core_u_req_gen_max_r2b_len_r[0]), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[0]), .S0 (n_174), .Y
       (u_sdrc_core_r2b_len[0]));
  DFFHQX1 \u_sdrc_core_u_xfr_ctl_l_rd_next_reg[3] (.CK (sdram_clk), .D
       (n_119), .Q (u_sdrc_core_u_xfr_ctl_l_rd_next[3]));
  INVX1 g23138(.A (n_1282), .Y (n_1195));
  MX2X1 g23088(.A (u_sdrc_core_u_req_gen_max_r2b_len_r[3]), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[3]), .S0 (n_174), .Y
       (u_sdrc_core_r2b_len[3]));
  MX2X1 g23089(.A (u_sdrc_core_u_req_gen_max_r2b_len_r[6]), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[6]), .S0 (n_174), .Y
       (u_sdrc_core_r2b_len[6]));
  MX2X1 g23086(.A (u_sdrc_core_u_req_gen_max_r2b_len_r[5]), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[5]), .S0 (n_174), .Y
       (u_sdrc_core_r2b_len[5]));
  MX2X1 g23085(.A (u_sdrc_core_u_req_gen_max_r2b_len_r[2]), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[2]), .S0 (n_174), .Y
       (u_sdrc_core_r2b_len[2]));
  MX2X1 g23084(.A (u_sdrc_core_u_req_gen_max_r2b_len_r[4]), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[4]), .S0 (n_174), .Y
       (u_sdrc_core_r2b_len[4]));
  MX2X1 g23087(.A (u_sdrc_core_u_req_gen_max_r2b_len_r[1]), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[1]), .S0 (n_174), .Y
       (u_sdrc_core_r2b_len[1]));
  NOR2X1 g22922(.A (n_1612), .B (n_1627), .Y (n_1665));
  TBUFXL g15(.A (sdr_dout[5]), .OE (n_173), .Y (sdr_dq[5]));
  TBUFXL g6(.A (sdr_dout[15]), .OE (n_173), .Y (sdr_dq[15]));
  TBUFXL g2(.A (sdr_dout[14]), .OE (n_173), .Y (sdr_dq[14]));
  TBUFXL g7(.A (sdr_dout[13]), .OE (n_173), .Y (sdr_dq[13]));
  TBUFXL g8(.A (sdr_dout[12]), .OE (n_173), .Y (sdr_dq[12]));
  TBUFXL g9(.A (sdr_dout[11]), .OE (n_173), .Y (sdr_dq[11]));
  TBUFXL g10(.A (sdr_dout[10]), .OE (n_173), .Y (sdr_dq[10]));
  TBUFXL g11(.A (sdr_dout[9]), .OE (n_173), .Y (sdr_dq[9]));
  TBUFXL g12(.A (sdr_dout[8]), .OE (n_173), .Y (sdr_dq[8]));
  TBUFXL g13(.A (sdr_dout[7]), .OE (n_173), .Y (sdr_dq[7]));
  TBUFXL g14(.A (sdr_dout[6]), .OE (n_173), .Y (sdr_dq[6]));
  TBUFXL g16(.A (sdr_dout[4]), .OE (n_173), .Y (sdr_dq[4]));
  TBUFXL g17(.A (sdr_dout[3]), .OE (n_173), .Y (sdr_dq[3]));
  TBUFXL g18(.A (sdr_dout[2]), .OE (n_173), .Y (sdr_dq[2]));
  TBUFXL g19(.A (sdr_dout[1]), .OE (n_173), .Y (sdr_dq[1]));
  TBUFXL g20(.A (sdr_dout[0]), .OE (n_173), .Y (sdr_dq[0]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0_reg[0] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[0]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[0]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0_reg[1] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[1]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0[1]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0_reg[2] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[2]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[2]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0_reg[2] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[2]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0[2]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0_reg[0] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[0]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0[0]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0_reg[1] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[1]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0[1]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0_reg[2] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_grey_wr_ptr[2]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0[2]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0_reg[0] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_grey_rd_ptr[0]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0[0]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1_reg[2] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[2]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[2]));
  MXI2XL g22987(.A (u_sdrc_core_b2x_ba[0]), .B (n_2095), .S0
       (u_sdrc_core_u_xfr_ctl_l_ba[0]), .Y (n_172));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1_reg[0] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[0]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[0]));
  INVXL g22495(.A (n_486), .Y (n_171));
  INVX1 g22886(.A (n_175), .Y (n_170));
  AOI21X1 g23145(.A0 (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .A1
       (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .B0 (n_143), .Y (n_169));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1_reg[0] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0[0]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[0]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1_reg[0] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0[0]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[0]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0_reg[1] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[1]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[1]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1_reg[1] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0[1]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[1]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1_reg[1] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[1]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[1]));
  INVX1 g23014(.A (n_2157), .Y (n_721));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1_reg[1] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0[1]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[1]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1_reg[2] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_0[2]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[2]));
  INVX1 g22982(.A (n_682), .Y (n_727));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1_reg[2] (.RN (n_2200), .CK
       (wb_clk_i), .D (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_0[2]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[2]));
  NOR3X1 g21214(.A (n_2186), .B (u_sdrc_core_u_xfr_ctl_act_cmd), .C
       (u_sdrc_core_u_xfr_ctl_d_act_cmd), .Y (n_250));
  OAI22X1 g21936(.A0 (n_20), .A1 (u_sdrc_core_u_req_gen_req_st[0]), .B0
       (n_168), .B1 (u_sdrc_core_u_req_gen_page_ovflw_r), .Y (n_1157));
  NOR2X1 g22983(.A (n_194), .B (n_373), .Y (n_487));
  INVX1 g22998(.A (n_873), .Y (n_1646));
  INVX1 g23106(.A (n_2321), .Y (n_1550));
  INVX1 g22948(.A (n_1643), .Y (n_1810));
  AND2X2 g23137(.A (n_810), .B (n_32), .Y (n_1060));
  AND2X2 g23139(.A (cfg_sdr_width[0]), .B (n_810), .Y (n_1282));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0_reg[3] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_grey_rd_ptr[3]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[3]));
  XNOR2X1 g22527(.A (cfg_sdr_rfsh[8]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[8]), .Y (n_167));
  XNOR2X1 g22528(.A (cfg_sdr_rfsh[9]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[9]), .Y (n_166));
  XNOR2X1 g22529(.A (cfg_sdr_rfsh[10]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[10]), .Y (n_165));
  XNOR2X1 g22530(.A (cfg_sdr_rfsh[11]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[11]), .Y (n_164));
  NAND4XL g23035(.A (n_930), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_rdok_r), .Y (n_163));
  INVX1 g23013(.A (n_2141), .Y (n_162));
  XNOR2X1 g22647(.A (cfg_sdr_rfsh[3]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[3]), .Y (n_161));
  XNOR2X1 g22654(.A (cfg_sdr_rfsh[5]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[5]), .Y (n_160));
  XNOR2X1 g22655(.A (cfg_sdr_rfsh[6]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[6]), .Y (n_159));
  XNOR2X1 g22656(.A (cfg_sdr_rfsh[7]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[7]), .Y (n_158));
  XNOR2X1 g22683(.A (cfg_sdr_rfsh[0]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[0]), .Y (n_157));
  NAND4XL g23024(.A (n_928), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_rdok_r), .Y (n_156));
  XNOR2X1 g22686(.A (cfg_sdr_rfsh[2]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[2]), .Y (n_155));
  NAND4XL g23023(.A (n_944), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_rdok_r), .Y (n_154));
  NAND4XL g23021(.A (n_932), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_rdok_r), .Y (n_153));
  MXI2XL g22986(.A (u_sdrc_core_b2x_ba[1]), .B (n_1695), .S0
       (u_sdrc_core_u_xfr_ctl_l_ba[1]), .Y (n_152));
  NOR2X1 g22648(.A (u_sdrc_core_r2b_ba[0]), .B (n_685), .Y (n_151));
  XNOR2X1 g22653(.A (cfg_sdr_rfsh[4]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[4]), .Y (n_150));
  XNOR2X1 g22685(.A (cfg_sdr_rfsh[1]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[1]), .Y (n_149));
  MXI2XL g22869(.A (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .B (n_37), .S0
       (cfg_req_depth[1]), .Y (n_148));
  MXI2XL g22870(.A (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .B (n_177),
       .S0 (cfg_req_depth[0]), .Y (n_147));
  NAND2X1 g22896(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .B (n_145), .Y
       (n_146));
  INVX1 g22713(.A (n_675), .Y (n_791));
  NOR2BX1 g22927(.AN (n_375), .B (u_sdrc_core_u_xfr_ctl_l_rd_next[2]),
       .Y (n_191));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1_reg[3] (.RN (n_2200),
       .CK (wb_clk_i), .D (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_0[3]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[3]));
  NAND2X1 g22659(.A (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .B (n_144),
       .Y (n_1819));
  NAND2X1 g22663(.A (n_177), .B (n_144), .Y (n_178));
  NAND2X1 g22996(.A (u_sdrc_core_u_bank_ctl_i2x_cmd0[0]), .B (n_887),
       .Y (n_218));
  NAND3BXL g22925(.AN (cfg_sdr_cas[2]), .B (cfg_sdr_cas[0]), .C
       (cfg_sdr_cas[1]), .Y (n_689));
  NAND2X1 g23046(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[0]), .B
       (n_140), .Y (n_1755));
  NOR3BX1 g22932(.AN (cfg_sdr_cas[0]), .B (cfg_sdr_cas[2]), .C
       (cfg_sdr_cas[1]), .Y (n_710));
  NAND2X1 g23043(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[0]), .B
       (n_141), .Y (n_1660));
  NAND2X1 g23045(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[0]), .B
       (n_142), .Y (n_1661));
  NOR3BX1 g22933(.AN (cfg_sdr_cas[1]), .B (cfg_sdr_cas[0]), .C
       (cfg_sdr_cas[2]), .Y (n_709));
  NAND2X1 g23044(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[0]), .B
       (n_139), .Y (n_1659));
  OR2X1 g22779(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .B (n_373), .Y
       (n_995));
  NAND2X1 g22568(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .B (n_143), .Y
       (n_985));
  INVX1 g22997(.A (n_871), .Y (n_868));
  NAND2X1 g22914(.A (n_5), .B (n_142), .Y (n_722));
  NAND2X1 g22913(.A (n_11), .B (n_141), .Y (n_719));
  NAND3BX1 g22920(.AN (n_27), .B (u_sdrc_core_u_bank_ctl_tras_ok[2]),
       .C (u_sdrc_core_u_bank_ctl_tras_ok[3]), .Y (n_625));
  NAND2X1 g22921(.A (n_3), .B (n_140), .Y (n_811));
  NAND2X1 g22912(.A (n_15), .B (n_139), .Y (n_725));
  INVX1 g22947(.A (n_1809), .Y (n_1628));
  OR3X1 g23041(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[2]), .B
       (n_7), .C (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[0]), .Y
       (n_1011));
  AND2X2 g23108(.A (cfg_colbits[0]), .B (n_138), .Y (n_2322));
  INVX1 g23000(.A (n_1092), .Y (n_1009));
  AND2X2 g23111(.A (n_138), .B (n_137), .Y (n_2323));
  OR3X1 g23040(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[2]), .B
       (n_8), .C (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[0]), .Y
       (n_1010));
  OR3X1 g23042(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[2]), .B
       (n_9), .C (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[0]), .Y
       (n_2180));
  OR3X1 g23039(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[2]), .B
       (n_13), .C (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[0]), .Y
       (n_2182));
  AND2X2 g23109(.A (cfg_colbits[1]), .B (n_137), .Y (n_2320));
  NOR2X1 g23020(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[2]), .B
       (n_22), .Y (n_2145));
  NOR2X1 g23019(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[2]), .B
       (n_28), .Y (n_2149));
  AND3X1 g22721(.A (n_135), .B (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .C
       (n_136), .Y (n_539));
  AND3X1 g22722(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .C (n_622), .Y (n_531));
  AND3X1 g22723(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .C (n_136), .Y (n_533));
  AND2X1 g22710(.A (n_136), .B (n_23), .Y (n_540));
  AND3X1 g22725(.A (n_135), .B (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .C
       (n_622), .Y (n_537));
  AND3X1 g22724(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .B (n_622), .C
       (n_136), .Y (n_534));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_act_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_act_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_act_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_tras_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_act_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_pre_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_tras_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_pre_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_tras_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_pre_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r[1]));
  XNOR2X1 g23103(.A (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[0]), .B
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[1]), .Y (n_133));
  XNOR2X1 g23101(.A (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[0]), .B
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[1]), .Y (n_132));
  XNOR2X1 g22830(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[10]_709
       ), .B (u_sdrc_core_r2b_raddr[10]), .Y (n_131));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[0]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0[0]));
  NAND2X1 g22910(.A (n_194), .B (n_102), .Y (n_130));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[0]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0[0]));
  AND2XL g20986(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[4]), .B
       (sdram_resetn), .Y (n_129));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[0]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[0]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0[0]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[0]));
  AND2XL g20994(.A (u_sdrc_core_u_xfr_ctl_l_rd_start[5]), .B
       (sdram_resetn), .Y (n_128));
  AND2XL g20992(.A (u_sdrc_core_u_xfr_ctl_l_rd_start[3]), .B
       (sdram_resetn), .Y (n_127));
  AND2XL g20993(.A (u_sdrc_core_u_xfr_ctl_l_rd_start[4]), .B
       (sdram_resetn), .Y (n_126));
  AND2XL g20990(.A (u_sdrc_core_u_xfr_ctl_l_rd_start[1]), .B
       (sdram_resetn), .Y (n_125));
  XNOR2X1 g22833(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[2]_701
       ), .B (u_sdrc_core_r2b_raddr[2]), .Y (n_124));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0_reg[3] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[3]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[3]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0[0]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[0]));
  XNOR2X1 g22841(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[4]_703
       ), .B (u_sdrc_core_r2b_raddr[4]), .Y (n_123));
  AND2XL g20989(.A (u_sdrc_core_u_xfr_ctl_l_rd_start[0]), .B
       (sdram_resetn), .Y (n_122));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[2]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0[2]));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[1]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[1]));
  AND2XL g20987(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[5]), .B
       (sdram_resetn), .Y (n_121));
  AND2XL g20985(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[3]), .B
       (sdram_resetn), .Y (n_120));
  AND2XL g20984(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[2]), .B
       (sdram_resetn), .Y (n_119));
  XOR2XL g23090(.A (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[1]), .B
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[2]), .Y (n_2373));
  XNOR2X1 g22787(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[9]_708
       ), .B (u_sdrc_core_r2b_raddr[9]), .Y (n_118));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[2]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[2]));
  CLKXOR2X1 g23093(.A (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[1]), .B
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[2]), .Y (n_2371));
  CLKXOR2X1 g23091(.A (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[1]), .B
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[2]), .Y (n_2377));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[2]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0[2]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_grey_rd_ptr[1]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0[1]));
  XNOR2X1 g22788(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[9]_708
       ), .B (u_sdrc_core_r2b_raddr[9]), .Y (n_117));
  NOR2X1 g23144(.A (cfg_sdr_cas[1]), .B (cfg_sdr_cas[0]), .Y (n_116));
  NAND2X1 g21833(.A (sdr_init_done), .B (cfg_sdr_en), .Y (n_115));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_cmdfifo_grey_wr_ptr[1]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0[1]));
  XOR2XL g23092(.A (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[1]), .B
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[2]), .Y (n_2375));
  AND2XL g20983(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[1]), .B
       (sdram_resetn), .Y (n_114));
  AND2XL g20952(.A (u_sdrc_core_u_bank_ctl_rank_ba_last[0]), .B
       (sdram_resetn), .Y (n_113));
  AND2XL g20954(.A (u_sdrc_core_u_bank_ctl_rank_ba_last[2]), .B
       (sdram_resetn), .Y (n_112));
  AND2XL g20955(.A (u_sdrc_core_u_bank_ctl_rank_ba_last[3]), .B
       (sdram_resetn), .Y (n_111));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[2]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[2]));
  AND2XL g20973(.A (u_sdrc_core_u_xfr_ctl_act_cmd), .B (sdram_resetn),
       .Y (n_110));
  AND2XL g20975(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[1]), .B
       (sdram_resetn), .Y (n_109));
  AND2XL g20976(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[0]), .B
       (sdram_resetn), .Y (n_108));
  AND2XL g20977(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[2]), .B
       (sdram_resetn), .Y (n_107));
  AND2XL g20978(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[3]), .B
       (sdram_resetn), .Y (n_106));
  AND2XL g20979(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[4]), .B
       (sdram_resetn), .Y (n_105));
  AND2XL g20980(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[5]), .B
       (sdram_resetn), .Y (n_104));
  AND2XL g20982(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[0]), .B
       (sdram_resetn), .Y (n_103));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0[1]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[1]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0[1]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[1]));
  INVX1 g22768(.A (n_685), .Y (n_693));
  NOR4X1 g22689(.A (u_sdrc_core_u_xfr_ctl_cntr1[0]), .B
       (u_sdrc_core_u_xfr_ctl_cntr1[1]), .C
       (u_sdrc_core_u_xfr_ctl_cntr1[2]), .D
       (u_sdrc_core_u_xfr_ctl_cntr1[3]), .Y (n_792));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1_reg[1] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[1]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[1]));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[9] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[9]), .Q (u_sdrc_core_pad_sdr_din2[9]));
  DFFRHQX1 \u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_0[2]), .Q
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[2]));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[14] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[14]), .Q
       (u_sdrc_core_pad_sdr_din2[14]));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[15] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[15]), .Q
       (u_sdrc_core_pad_sdr_din2[15]));
  CLKXOR2X1 g23104(.A (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[3]), .B
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[2]), .Y (n_2378));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[13] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[13]), .Q
       (u_sdrc_core_pad_sdr_din2[13]));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[10] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[10]), .Q
       (u_sdrc_core_pad_sdr_din2[10]));
  NOR3X1 g22718(.A (n_102), .B (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .C
       (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .Y (n_372));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[8] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[8]), .Q (u_sdrc_core_pad_sdr_din2[8]));
  DFFRHQX1 \u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1_reg[2] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_0[2]), .Q
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[2]));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[11] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[11]), .Q
       (u_sdrc_core_pad_sdr_din2[11]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[12] (.CK (sdram_clk), .D
       (1'b0), .Q (u_sdrc_core_r2b_caddr[12]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_caddr_reg[11] (.CK (sdram_clk), .D
       (1'b0), .Q (u_sdrc_core_r2b_caddr[11]));
  NOR4X1 g22719(.A (u_sdrc_core_u_xfr_ctl_tmr0[0]), .B
       (u_sdrc_core_u_xfr_ctl_tmr0[1]), .C
       (u_sdrc_core_u_xfr_ctl_tmr0[2]), .D
       (u_sdrc_core_u_xfr_ctl_tmr0[3]), .Y (n_675));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_req_id_reg[3] (.CK (sdram_clk), .D
       (1'b0), .Q (u_sdrc_core_r2b_req_id[3]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_req_id_reg[2] (.CK (sdram_clk), .D
       (1'b0), .Q (u_sdrc_core_r2b_req_id[2]));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_req_id_reg[1] (.CK (sdram_clk), .D
       (1'b0), .Q (u_sdrc_core_r2b_req_id[1]));
  NOR2X1 g22891(.A (n_101), .B (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .Y
       (n_175));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[4] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[4]), .Q (u_sdrc_core_pad_sdr_din2[4]));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[7] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[7]), .Q (u_sdrc_core_pad_sdr_din2[7]));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[1] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[1]), .Q (u_sdrc_core_pad_sdr_din2[1]));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[2] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[2]), .Q (u_sdrc_core_pad_sdr_din2[2]));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[3] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[3]), .Q (u_sdrc_core_pad_sdr_din2[3]));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[5] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[5]), .Q (u_sdrc_core_pad_sdr_din2[5]));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[6] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[6]), .Q (u_sdrc_core_pad_sdr_din2[6]));
  DFFHQX1 \u_sdrc_core_pad_sdr_din2_reg[0] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[0]), .Q (u_sdrc_core_pad_sdr_din2[0]));
  AND2X2 g22134(.A (u_wb2sdrc_u_rddatafifo_rd_ptr[1]), .B (n_100), .Y
       (n_362));
  AND2X1 g22133(.A (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .B (n_99), .Y
       (n_364));
  AND2X2 g22132(.A (n_100), .B (n_99), .Y (n_365));
  AND3X1 g22709(.A (n_135), .B (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .C
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .Y (n_536));
  AND3X1 g22711(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .C
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .Y (n_530));
  AND2X2 g22137(.A (n_33), .B (n_98), .Y (n_352));
  AND2X2 g22138(.A (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .B (n_98), .Y
       (n_351));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_tras_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_pre_ok_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 \u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r_reg[1] (.CK
       (sdram_clk), .D (1'b0), .Q
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r[1]));
  AND2XL g20991(.A (u_sdrc_core_u_xfr_ctl_l_rd_start[2]), .B
       (sdram_resetn), .Y (n_97));
  AND2XL g20953(.A (u_sdrc_core_u_bank_ctl_rank_ba_last[1]), .B
       (sdram_resetn), .Y (n_96));
  XNOR2X1 g23102(.A (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[0]), .B
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[1]), .Y (n_95));
  XNOR2X1 g23100(.A (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[0]), .B
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[1]), .Y (n_94));
  XNOR2X1 g23097(.A (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[0]), .B
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[1]), .Y (n_93));
  XNOR2X1 g23096(.A (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[0]), .B
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[1]), .Y (n_92));
  XNOR2X1 g22813(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[12]_711
       ), .B (u_sdrc_core_r2b_raddr[12]), .Y (n_91));
  XNOR2X1 g22818(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[6]_705
       ), .B (u_sdrc_core_r2b_raddr[6]), .Y (n_90));
  NAND4XL g23038(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_l_write), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank0_fsm_x2b_wrok_r), .Y (n_89));
  NAND4XL g23037(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_l_write), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank1_fsm_x2b_wrok_r), .Y (n_88));
  NAND4XL g23036(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_l_write), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank3_fsm_x2b_wrok_r), .Y (n_87));
  XNOR2X1 g22838(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[11]_710
       ), .B (u_sdrc_core_r2b_raddr[11]), .Y (n_86));
  XNOR2X1 g22810(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[0]_699
       ), .B (u_sdrc_core_r2b_raddr[0]), .Y (n_85));
  NAND4XL g23034(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_l_write), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_xfr_ok_r), .C
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_r[0]), .D
       (u_sdrc_core_u_bank_ctl_bank2_fsm_x2b_wrok_r), .Y (n_84));
  XNOR2X1 g22789(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[9]_708
       ), .B (u_sdrc_core_r2b_raddr[9]), .Y (n_83));
  XNOR2X1 g22790(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[9]_708
       ), .B (u_sdrc_core_r2b_raddr[9]), .Y (n_82));
  XNOR2X1 g22797(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[7]_706
       ), .B (u_sdrc_core_r2b_raddr[7]), .Y (n_81));
  XNOR2X1 g22798(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[10]_709
       ), .B (u_sdrc_core_r2b_raddr[10]), .Y (n_80));
  XNOR2X1 g22799(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[1]_700
       ), .B (u_sdrc_core_r2b_raddr[1]), .Y (n_79));
  XNOR2X1 g22800(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[12]_711
       ), .B (u_sdrc_core_r2b_raddr[12]), .Y (n_78));
  XNOR2X1 g22801(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[2]_701
       ), .B (u_sdrc_core_r2b_raddr[2]), .Y (n_77));
  XNOR2X1 g22803(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[10]_709
       ), .B (u_sdrc_core_r2b_raddr[10]), .Y (n_76));
  XNOR2X1 g22804(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[8]_707
       ), .B (u_sdrc_core_r2b_raddr[8]), .Y (n_75));
  XNOR2X1 g22805(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[2]_701
       ), .B (u_sdrc_core_r2b_raddr[2]), .Y (n_74));
  XNOR2X1 g22806(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[8]_707
       ), .B (u_sdrc_core_r2b_raddr[8]), .Y (n_73));
  XNOR2X1 g22807(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[6]_705
       ), .B (u_sdrc_core_r2b_raddr[6]), .Y (n_72));
  XNOR2X1 g22808(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[5]_704
       ), .B (u_sdrc_core_r2b_raddr[5]), .Y (n_71));
  XNOR2X1 g22809(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[3]_702
       ), .B (u_sdrc_core_r2b_raddr[3]), .Y (n_70));
  XNOR2X1 g22811(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[5]_704
       ), .B (u_sdrc_core_r2b_raddr[5]), .Y (n_69));
  XNOR2X1 g22812(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[1]_700
       ), .B (u_sdrc_core_r2b_raddr[1]), .Y (n_68));
  XNOR2X1 g22814(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[8]_707
       ), .B (u_sdrc_core_r2b_raddr[8]), .Y (n_67));
  XNOR2X1 g22815(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[6]_705
       ), .B (u_sdrc_core_r2b_raddr[6]), .Y (n_66));
  XNOR2X1 g22802(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[0]_699
       ), .B (u_sdrc_core_r2b_raddr[0]), .Y (n_65));
  XNOR2X1 g22816(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[11]_710
       ), .B (u_sdrc_core_r2b_raddr[11]), .Y (n_64));
  XNOR2X1 g22819(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[3]_702
       ), .B (u_sdrc_core_r2b_raddr[3]), .Y (n_63));
  XNOR2X1 g22820(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[5]_704
       ), .B (u_sdrc_core_r2b_raddr[5]), .Y (n_62));
  XNOR2X1 g22821(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[7]_706
       ), .B (u_sdrc_core_r2b_raddr[7]), .Y (n_61));
  XNOR2X1 g22822(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[11]_710
       ), .B (u_sdrc_core_r2b_raddr[11]), .Y (n_60));
  XNOR2X1 g22823(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[11]_710
       ), .B (u_sdrc_core_r2b_raddr[11]), .Y (n_59));
  XNOR2X1 g22827(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[4]_703
       ), .B (u_sdrc_core_r2b_raddr[4]), .Y (n_58));
  XNOR2X1 g22828(.A (\u_sdrc_core_u_bank_ctl_bank3_fsm_bank_row[3]_702
       ), .B (u_sdrc_core_r2b_raddr[3]), .Y (n_57));
  XNOR2X1 g22829(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[1]_700
       ), .B (u_sdrc_core_r2b_raddr[1]), .Y (n_56));
  XNOR2X1 g22831(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[7]_706
       ), .B (u_sdrc_core_r2b_raddr[7]), .Y (n_55));
  XNOR2X1 g22832(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[4]_703
       ), .B (u_sdrc_core_r2b_raddr[4]), .Y (n_54));
  XNOR2X1 g22834(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[0]_699
       ), .B (u_sdrc_core_r2b_raddr[0]), .Y (n_53));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0_reg[0] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_grey_wr_ptr[0]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[0]));
  XNOR2X1 g22836(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[3]_702
       ), .B (u_sdrc_core_r2b_raddr[3]), .Y (n_52));
  XNOR2X1 g22837(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[10]_709
       ), .B (u_sdrc_core_r2b_raddr[10]), .Y (n_51));
  XNOR2X1 g22817(.A (\u_sdrc_core_u_bank_ctl_bank0_fsm_bank_row[4]_703
       ), .B (u_sdrc_core_r2b_raddr[4]), .Y (n_50));
  XNOR2X1 g22839(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[7]_706
       ), .B (u_sdrc_core_r2b_raddr[7]), .Y (n_49));
  XNOR2X1 g22840(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[8]_707
       ), .B (u_sdrc_core_r2b_raddr[8]), .Y (n_48));
  NOR4X1 g22931(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[2]), .B
       (u_sdrc_core_u_xfr_ctl_l_rd_next[3]), .C
       (u_sdrc_core_u_xfr_ctl_l_rd_next[4]), .D
       (u_sdrc_core_u_xfr_ctl_l_rd_next[5]), .Y (n_47));
  XNOR2X1 g22842(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[5]_704
       ), .B (u_sdrc_core_r2b_raddr[5]), .Y (n_46));
  XNOR2X1 g22843(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[6]_705
       ), .B (u_sdrc_core_r2b_raddr[6]), .Y (n_45));
  XNOR2X1 g22844(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[1]_700
       ), .B (u_sdrc_core_r2b_raddr[1]), .Y (n_44));
  XNOR2X1 g22845(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[2]_701
       ), .B (u_sdrc_core_r2b_raddr[2]), .Y (n_43));
  XNOR2X1 g22846(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[0]_699
       ), .B (u_sdrc_core_r2b_raddr[0]), .Y (n_42));
  XNOR2X1 g22847(.A (\u_sdrc_core_u_bank_ctl_bank2_fsm_bank_row[12]_711
       ), .B (u_sdrc_core_r2b_raddr[12]), .Y (n_41));
  XNOR2X1 g22835(.A (\u_sdrc_core_u_bank_ctl_bank1_fsm_bank_row[12]_711
       ), .B (u_sdrc_core_r2b_raddr[12]), .Y (n_40));
  OR4X1 g22930(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[1]), .B
       (u_sdrc_core_u_xfr_ctl_l_rd_next[2]), .C
       (u_sdrc_core_u_xfr_ctl_l_rd_next[3]), .D
       (u_sdrc_core_u_xfr_ctl_l_rd_next[4]), .Y (n_39));
  INVXL g22906(.A (n_546), .Y (n_38));
  OR4X1 g23076(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[1]), .C
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[2]), .D
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[3]), .Y
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_t));
  NOR4X1 g22296(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[0]), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[1]), .C
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[2]), .D
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[3]), .Y (n_183));
  NOR4X1 g22297(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[0]), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[1]), .C
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[2]), .D
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[3]), .Y (n_185));
  NOR4X1 g22298(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[0]), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[1]), .C
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[2]), .D
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[3]), .Y (n_187));
  NOR4X1 g22305(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[0]), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[1]), .C
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[2]), .D
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[3]), .Y (n_181));
  NAND3BXL g22666(.AN (u_sdrc_core_u_bank_ctl_i2x_cmd3[1]), .B
       (u_sdrc_core_b2x_ba[1]), .C (u_sdrc_core_b2x_ba[0]), .Y
       (n_1648));
  OR4X1 g23075(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[1]), .C
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[2]), .D
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[3]), .Y
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_t));
  OR4X1 g23074(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[1]), .C
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[2]), .D
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[3]), .Y
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_t));
  OR4X1 g23073(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[1]), .C
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[2]), .D
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[3]), .Y
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_t));
  DFFRHQX1 \u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1_reg[3] (.RN
       (sdram_resetn), .CK (sdram_clk), .D
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_0[3]), .Q
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[3]));
  NOR2X1 g22695(.A (n_37), .B (u_sdrc_core_u_bank_ctl_rank_cnt[2]), .Y
       (n_176));
  DFFQXL \u_sdrc_core_pad_sdr_din2_reg[12] (.CK (sdram_clk), .D
       (u_sdrc_core_pad_sdr_din1[12]), .Q
       (u_sdrc_core_pad_sdr_din2[12]));
  CLKXOR2X1 g23098(.A (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[2]), .B
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[3]), .Y (n_2250));
  NAND3BXL g22566(.AN (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .B
       (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .C
       (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .Y (n_486));
  NAND2X1 g22778(.A (wb_stb_i), .B (wb_cyc_i), .Y (n_214));
  DFFHQX1 \u_sdrc_core_u_req_gen_r2b_req_id_reg[0] (.CK (sdram_clk), .D
       (1'b0), .Q (u_sdrc_core_r2b_req_id[0]));
  NOR3X1 g23047(.A (n_35), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[0]), .C
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[1]), .Y (n_884));
  NOR3X1 g23048(.A (n_2), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[0]), .C
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[1]), .Y (n_903));
  NOR3X1 g23049(.A (n_6), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[0]), .C
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[1]), .Y (n_1815));
  NOR3X1 g23050(.A (n_34), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[0]), .C
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[1]), .Y (n_908));
  INVX1 g22943(.A (n_1627), .Y (n_1556));
  INVX1 g22942(.A (n_1311), .Y (n_1612));
  NOR3X1 g22985(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .B
       (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .C
       (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .Y (n_682));
  DFFHQX1 u_sdrc_core_u_req_gen_lcl_wrap_reg(.CK (sdram_clk), .D
       (1'b0), .Q (u_sdrc_core_r2b_wrap));
  NOR2X1 g23006(.A (n_2095), .B (u_sdrc_core_b2x_ba[1]), .Y (n_1092));
  AND2X2 g23110(.A (cfg_colbits[1]), .B (cfg_colbits[0]), .Y (n_2321));
  NAND2X1 g22951(.A (u_sdrc_core_u_xfr_ctl_xfr_st[1]), .B (n_36), .Y
       (n_1809));
  NOR2X1 g22952(.A (n_36), .B (u_sdrc_core_u_xfr_ctl_xfr_st[1]), .Y
       (n_1643));
  AND2X1 g23004(.A (u_sdrc_core_b2x_ba[1]), .B (n_2095), .Y (n_873));
  NOR2X1 g23003(.A (n_2095), .B (n_1695), .Y (n_871));
  INVX1 g22999(.A (n_887), .Y (n_1654));
  AND3X1 g23015(.A (n_35), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[0]), .C
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[1]), .Y (n_2141));
  AND3X1 g23016(.A (n_34), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[0]), .C
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[1]), .Y (n_2157));
  AND2X2 g22139(.A (u_wb2sdrc_u_cmdfifo_rd_ptr[1]), .B (n_33), .Y
       (n_355));
  INVX1 g23140(.A (cfg_sdr_width[0]), .Y (n_32));
  INVX1 g21982(.A (cfg_sdr_trcd_d[3]), .Y (n_31));
  INVX1 g21980(.A (cfg_sdr_trcd_d[2]), .Y (n_30));
  INVX1 g21983(.A (cfg_sdr_trcd_d[1]), .Y (n_29));
  NAND2X1 g23022(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[0]), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[1]), .Y (n_28));
  NOR2X1 g23146(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .B
       (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .Y (n_143));
  INVX1 g22273(.A (cfg_sdr_trp_d[3]), .Y (n_1875));
  NOR2X1 g23052(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[1]), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[2]), .Y (n_141));
  INVX1 g21981(.A (cfg_sdr_trcd_d[0]), .Y (n_1920));
  NAND2X1 g22901(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .B
       (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .Y (n_145));
  NOR2X1 g23051(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[1]), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[2]), .Y (n_142));
  NOR2X1 g22934(.A (u_sdrc_core_u_xfr_ctl_l_rd_next[0]), .B
       (u_sdrc_core_u_xfr_ctl_l_rd_next[1]), .Y (n_375));
  NAND2X1 g22911(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .B
       (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .Y (n_546));
  INVX1 g23141(.A (cfg_sdr_width[1]), .Y (n_810));
  NAND2X1 g22995(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .B
       (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .Y (n_373));
  NOR2X1 g23005(.A (u_sdrc_core_b2x_ba[0]), .B (u_sdrc_core_b2x_ba[1]),
       .Y (n_887));
  NOR2X1 g22780(.A (u_sdrc_core_u_req_gen_req_st[0]), .B
       (u_sdrc_core_u_req_gen_req_st[1]), .Y (n_685));
  INVXL g21986(.A (wb_sel_i[2]), .Y (n_1610));
  INVXL g21985(.A (wb_sel_i[0]), .Y (n_1607));
  INVXL g21984(.A (wb_sel_i[1]), .Y (n_1618));
  INVXL g21987(.A (wb_sel_i[3]), .Y (n_1617));
  INVX3 g22481(.A (sdram_resetn), .Y (n_2186));
  NAND2X1 g22923(.A (u_sdrc_core_u_bank_ctl_tras_ok[0]), .B
       (u_sdrc_core_u_bank_ctl_tras_ok[1]), .Y (n_27));
  NAND2XL g22031(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .Y (n_26));
  NOR2XL g22036(.A (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .B
       (u_wb2sdrc_u_cmdfifo_wr_ptr[1]), .Y (n_25));
  NOR2X1 g22048(.A (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .B
       (u_wb2sdrc_u_rddatafifo_wr_ptr[1]), .Y (n_24));
  NOR2XL g22731(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .Y (n_23));
  NAND2X1 g23025(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[0]), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[1]), .Y (n_22));
  NAND2XL g22030(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .Y (n_21));
  NOR2X1 g23054(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[1]), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[2]), .Y (n_139));
  INVX1 g23113(.A (cfg_colbits[1]), .Y (n_138));
  INVX1 g22413(.A (cfg_sdr_trp_d[2]), .Y (n_1879));
  INVX1 g22412(.A (cfg_sdr_trp_d[0]), .Y (n_1919));
  NOR2X1 g23053(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[1]), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[2]), .Y (n_140));
  NOR2X1 g22696(.A (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .B
       (u_sdrc_core_u_bank_ctl_rank_cnt[2]), .Y (n_144));
  INVX1 g23112(.A (cfg_colbits[0]), .Y (n_137));
  NAND2X1 g22746(.A (u_sdrc_core_u_bs_convert_wr_xfr_count[0]), .B
       (u_sdrc_core_u_bs_convert_wr_xfr_count[1]), .Y (n_1635));
  INVX1 g22411(.A (cfg_sdr_trp_d[1]), .Y (n_1873));
  NAND2X1 g22945(.A (u_sdrc_core_u_xfr_ctl_xfr_st[0]), .B
       (u_sdrc_core_u_xfr_ctl_xfr_st[1]), .Y (n_1311));
  INVX1 g22764(.A (wb_we_i), .Y (n_1621));
  NAND2X1 g23099(.A (u_sdrc_core_u_req_gen_page_ovflw_r), .B
       (u_sdrc_core_r2b_start), .Y (n_174));
  NOR2X1 g22946(.A (u_sdrc_core_u_xfr_ctl_xfr_st[0]), .B
       (u_sdrc_core_u_xfr_ctl_xfr_st[1]), .Y (n_1627));
  NAND2X2 g22131(.A (sdr_den_n[0]), .B (sdr_den_n[1]), .Y (n_173));
  AND2X1 g22135(.A (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .B
       (u_wb2sdrc_u_rddatafifo_rd_ptr[1]), .Y (n_361));
  AND2X2 g22136(.A (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .B
       (u_wb2sdrc_u_cmdfifo_rd_ptr[1]), .Y (n_354));
  INVX1 g23150(.A (u_sdrc_core_u_req_gen_req_st[1]), .Y (n_20));
  INVX1 g23149(.A (u_sdrc_core_u_xfr_ctl_l_rd_last[4]), .Y (n_19));
  INVX1 g23191(.A (u_sdrc_core_u_bs_convert_rd_xfr_count[1]), .Y
       (n_18));
  INVX1 g23147(.A (u_sdrc_core_u_xfr_ctl_l_start), .Y (n_17));
  INVX1 g23148(.A (u_sdrc_core_u_bank_ctl_rank_ba[2]), .Y (n_16));
  INVX1 g23163(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[0]), .Y
       (n_15));
  INVX1 g23178(.A (u_sdrc_core_u_bank_ctl_rank_ba[7]), .Y (n_14));
  INVX1 g23158(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[1]), .Y
       (n_13));
  INVX1 g23179(.A (u_sdrc_core_u_bank_ctl_rank_ba[3]), .Y (n_12));
  INVX1 g23183(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[0]), .Y
       (n_11));
  INVX1 g23176(.A (u_sdrc_core_u_bank_ctl_rank_ba[6]), .Y (n_10));
  INVX1 g23155(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[1]), .Y
       (n_9));
  INVX1 g23159(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[1]), .Y
       (n_8));
  INVX1 g23167(.A (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .Y (n_1336));
  INVX1 g23189(.A (u_wb2sdrc_u_cmdfifo_rd_ptr[1]), .Y (n_98));
  INVX1 g23193(.A (u_sdrc_core_u_xfr_ctl_xfr_st[0]), .Y (n_36));
  INVX1 g23164(.A (u_sdrc_core_r2b_start), .Y (n_168));
  INVX1 g23194(.A (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .Y (n_33));
  INVXL g23166(.A (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .Y (n_100));
  INVX1 g23173(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[0]), .Y (n_101));
  INVX1 g23195(.A (u_sdrc_core_r2b_ba[0]), .Y (n_1979));
  INVX1 g23169(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .Y (n_136));
  INVXL g23197(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .Y (n_1363));
  INVX1 g23154(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_l_write), .Y
       (n_944));
  INVX1 g23174(.A (u_sdrc_core_u_bs_convert_wr_xfr_count[0]), .Y
       (n_1641));
  INVXL g23199(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .Y (n_1365));
  INVX1 g23202(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[1]), .Y (n_194));
  INVX1 g23200(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .Y (n_622));
  INVX1 g23201(.A (u_sdrc_core_b2x_ba[1]), .Y (n_1695));
  INVX1 g23175(.A (u_sdrc_core_r2b_ba[1]), .Y (n_1976));
  INVX1 g23203(.A (u_sdrc_core_b2x_ba[0]), .Y (n_2095));
  INVX1 g23160(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[1]), .Y
       (n_7));
  INVX1 g23185(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[2]), .Y
       (n_6));
  INVX1 g23184(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[0]), .Y
       (n_5));
  INVX1 g23156(.A (u_wb2sdrc_cmdfifo_empty), .Y (n_4));
  INVX1 g23190(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[0]), .Y
       (n_3));
  INVX1 g23187(.A (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[2]), .Y
       (n_2));
  INVX1 g23177(.A (sdr_addr[11]), .Y (n_1));
  INVXL g23180(.A (u_wb2sdrc_wrdatafifo_full), .Y (n_0));
  INVX1 g23192(.A (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .Y (n_37));
  INVX1 g23162(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[2]), .Y
       (n_34));
  INVXL g23165(.A (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .Y (n_1362));
  INVX1 g23188(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[2]), .Y
       (n_35));
  INVX1 g23153(.A (sdr_init_done), .Y (n_845));
  INVXL g23161(.A (u_wb2sdrc_u_rddatafifo_rd_ptr[1]), .Y (n_99));
  INVX1 g23172(.A (u_sdrc_core_u_xfr_ctl_mgmt_st[2]), .Y (n_102));
  INVXL g23186(.A (u_wb2sdrc_u_cmdfifo_wr_ptr[1]), .Y (n_1361));
  INVX1 g23157(.A (u_wb2sdrc_u_rddatafifo_wr_ptr[1]), .Y (n_1335));
  INVX1 g23168(.A (u_sdrc_core_u_bs_convert_rd_xfr_count[0]), .Y
       (n_1221));
  INVX1 g23196(.A (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .Y (n_135));
  INVX1 g23151(.A (u_sdrc_core_u_bank_ctl_bank3_fsm_l_write), .Y
       (n_928));
  INVX1 g23171(.A (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .Y (n_177));
  INVX1 g23152(.A (u_sdrc_core_u_bank_ctl_bank1_fsm_l_write), .Y
       (n_932));
  INVX1 g23182(.A (u_sdrc_core_u_bank_ctl_bank0_fsm_l_write), .Y
       (n_930));
  INVXL g23170(.A (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]), .Y (n_1364));
  INVX1 g23198(.A (u_sdrc_core_r2b_write), .Y (n_1265));
  NAND2X1 g2131(.A (n_2489), .B (n_2487), .Y (n_2307));
  NAND2X1 g2134(.A (n_2470), .B (n_2469), .Y (n_2310));
  NAND2X1 g2135(.A (n_2474), .B (n_2472), .Y (n_2311));
  NAND2X1 g2138(.A (n_2479), .B (n_2476), .Y (n_2312));
  NAND2X1 g2140(.A (n_2468), .B (n_2466), .Y (n_2309));
  NAND2X1 g2141(.A (n_2464), .B (n_2491), .Y (n_2308));
  AOI22X1 g2143(.A0 (n_2320), .A1 (n_2567), .B0 (n_2321), .B1 (n_2552),
       .Y (n_2492));
  AOI22X1 g2144(.A0 (n_2320), .A1 (n_2573), .B0 (n_2323), .B1 (n_2525),
       .Y (n_2491));
  AOI22X1 g2146(.A0 (n_2322), .A1 (n_2542), .B0 (n_2323), .B1 (n_2526),
       .Y (n_2489));
  AOI22X1 g2148(.A0 (n_2320), .A1 (n_2574), .B0 (n_2321), .B1 (n_2559),
       .Y (n_2487));
  AOI22X1 g2156(.A0 (n_2322), .A1 (n_2537), .B0 (n_2323), .B1 (n_2521),
       .Y (n_2479));
  AOI22X1 g2159(.A0 (n_2320), .A1 (n_2569), .B0 (n_2321), .B1 (n_2554),
       .Y (n_2476));
  AOI22X1 g2161(.A0 (n_2321), .A1 (n_2555), .B0 (n_2322), .B1 (n_2538),
       .Y (n_2474));
  AOI22X1 g2163(.A0 (n_2320), .A1 (n_2570), .B0 (n_2323), .B1 (n_2522),
       .Y (n_2472));
  AOI22X1 g2165(.A0 (n_2322), .A1 (n_2539), .B0 (n_2323), .B1 (n_2523),
       .Y (n_2470));
  AOI22X1 g2166(.A0 (n_2320), .A1 (n_2571), .B0 (n_2321), .B1 (n_2556),
       .Y (n_2469));
  AOI22X1 g2167(.A0 (n_2321), .A1 (n_2557), .B0 (n_2322), .B1 (n_2540),
       .Y (n_2468));
  AOI22X1 g2169(.A0 (n_2320), .A1 (n_2572), .B0 (n_2323), .B1 (n_2524),
       .Y (n_2466));
  AOI22X1 g2171(.A0 (n_2321), .A1 (n_2558), .B0 (n_2322), .B1 (n_2541),
       .Y (n_2464));
  OAI221X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g710(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_51), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_61), .B0
       (n_2653), .B1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_54), .C0
       (n_2651), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_62));
  OAI22X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g711(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_58), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_60), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_29), .B1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_41), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_61));
  NOR4X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g712(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_45), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_42), .C
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_44), .D
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_59), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_60));
  AOI31X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g713(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_37), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_23), .A2
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_43), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_57), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_59));
  OAI211X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g714(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_42), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_55), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_50), .C0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_34), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_58));
  OAI2BB1X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g715(.A0N
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_36), .A1N
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_26), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_56), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_57));
  OAI211X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g716(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_23), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_37), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_43), .C0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_52), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_56));
  AOI32X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g717(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_39), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_25), .A2
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_46), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_38), .B1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_28), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_55));
  AOI32X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g718(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_41), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_29), .A2
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_47), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_17), .B1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_40), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_54));
  OAI2BB1X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g720(.A0N
       (n_2648), .A1N
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_24), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_49), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_52));
  NAND2BXL csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g721(.AN
       (n_2653), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_47), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_51));
  NAND3BXL csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g722(.AN
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_35), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_32), .C
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_27), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_50));
  OAI221X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g723(.A0
       (n_2648), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_24), .B0
       (n_2644), .B1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_9), .C0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_14), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_49));
  OR2XL csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g725(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_17), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_40), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_47));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g726(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_45), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_46));
  NOR2X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g727(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_38), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_28), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_45));
  NOR2X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g728(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_25), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_39), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_44));
  OR2X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g729(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_36), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_26), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_43));
  OAI22X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g730(.A0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_27), .A1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_32), .B0
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_31), .B1
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_30), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_42));
  NOR2XL csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g734(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_31), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_30), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_35));
  NAND2X1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g735(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_31), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_30), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_34));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g757(.A
       (n_2206), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_7));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g758(.A
       (n_2211), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_6));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g759(.A
       (n_2205), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_5));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g760(.A
       (n_2207), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_4));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g761(.A
       (n_2210), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_3));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g762(.A
       (n_2208), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_2));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g763(.A
       (n_2212), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_1));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_g764(.A
       (n_2209), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_0));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_206_59_g11(.A (n_2215), .Y
       (n_2526));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_206_59_g12(.A (n_2216), .Y
       (n_2525));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_206_59_g13(.A (n_2217), .Y
       (n_2524));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_206_59_g14(.A (n_2218), .Y
       (n_2523));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_206_59_g15(.A (n_2219), .Y
       (n_2522));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_206_59_g16(.A (n_2220), .Y
       (n_2521));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_207_52_g12(.A (n_2215), .Y
       (n_2542));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_207_52_g13(.A (n_2216), .Y
       (n_2541));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_207_52_g14(.A (n_2217), .Y
       (n_2540));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_207_52_g15(.A (n_2218), .Y
       (n_2539));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_207_52_g16(.A (n_2219), .Y
       (n_2538));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_207_52_g17(.A (n_2220), .Y
       (n_2537));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_207_52_g18(.A (n_2221), .Y
       (n_2536));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g13(.A (n_2215), .Y
       (n_2574));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g14(.A (n_2216), .Y
       (n_2573));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g15(.A (n_2217), .Y
       (n_2572));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g16(.A (n_2218), .Y
       (n_2571));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g17(.A (n_2219), .Y
       (n_2570));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g18(.A (n_2220), .Y
       (n_2569));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g19(.A (n_2221), .Y
       (n_2568));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_38_g20(.A (n_2222), .Y
       (n_2567));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g12(.A (n_2215), .Y
       (n_2559));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g15(.A (n_2216), .Y
       (n_2558));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g16(.A (n_2217), .Y
       (n_2557));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g17(.A (n_2218), .Y
       (n_2556));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g18(.A (n_2219), .Y
       (n_2555));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g19(.A (n_2220), .Y
       (n_2554));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g20(.A (n_2221), .Y
       (n_2553));
  INVX1 csa_tree_u_sdrc_core_u_req_gen_sub_208_78_g21(.A (n_2222), .Y
       (n_2552));
  XNOR2X1 dec_SUB_UNS_OP_g67(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[3]), .B
       (dec_SUB_UNS_OP_n_5), .Y (n_2350));
  OAI2BB1X1 dec_SUB_UNS_OP_g68(.A0N
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[2]), .A1N
       (dec_SUB_UNS_OP_n_3), .B0 (dec_SUB_UNS_OP_n_5), .Y (n_2349));
  OR2XL dec_SUB_UNS_OP_g69(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP_n_3), .Y (dec_SUB_UNS_OP_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP_g70(.A0N
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[1]), .A1N
       (dec_SUB_UNS_OP_n_1), .B0 (dec_SUB_UNS_OP_n_3), .Y (n_2348));
  OR2XL dec_SUB_UNS_OP_g71(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP_n_1), .Y (dec_SUB_UNS_OP_n_3));
  NAND2BX1 dec_SUB_UNS_OP_g73(.AN
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_timer0_tc_t), .Y
       (dec_SUB_UNS_OP_n_1));
  XNOR2X1 dec_SUB_UNS_OP1_g67(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[3]), .B
       (dec_SUB_UNS_OP1_n_5), .Y (n_2343));
  OAI2BB1X1 dec_SUB_UNS_OP1_g68(.A0N
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[2]), .A1N
       (dec_SUB_UNS_OP1_n_3), .B0 (dec_SUB_UNS_OP1_n_5), .Y (n_2342));
  OR2XL dec_SUB_UNS_OP1_g69(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP1_n_3), .Y (dec_SUB_UNS_OP1_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP1_g70(.A0N
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[1]), .A1N
       (dec_SUB_UNS_OP1_n_1), .B0 (dec_SUB_UNS_OP1_n_3), .Y (n_2341));
  OR2XL dec_SUB_UNS_OP1_g71(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP1_n_1), .Y (dec_SUB_UNS_OP1_n_3));
  NAND2BX1 dec_SUB_UNS_OP1_g73(.AN
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_timer0_tc_t), .Y
       (dec_SUB_UNS_OP1_n_1));
  XNOR2X1 dec_SUB_UNS_OP2_g67(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[3]), .B
       (dec_SUB_UNS_OP2_n_5), .Y (n_2336));
  OAI2BB1X1 dec_SUB_UNS_OP2_g68(.A0N
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[2]), .A1N
       (dec_SUB_UNS_OP2_n_3), .B0 (dec_SUB_UNS_OP2_n_5), .Y (n_2335));
  OR2XL dec_SUB_UNS_OP2_g69(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP2_n_3), .Y (dec_SUB_UNS_OP2_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP2_g70(.A0N
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[1]), .A1N
       (dec_SUB_UNS_OP2_n_1), .B0 (dec_SUB_UNS_OP2_n_3), .Y (n_2334));
  OR2XL dec_SUB_UNS_OP2_g71(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP2_n_1), .Y (dec_SUB_UNS_OP2_n_3));
  NAND2BX1 dec_SUB_UNS_OP2_g73(.AN
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_timer0_tc_t), .Y
       (dec_SUB_UNS_OP2_n_1));
  XNOR2X1 dec_SUB_UNS_OP3_g67(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[3]), .B
       (dec_SUB_UNS_OP3_n_5), .Y (n_2329));
  OAI2BB1X1 dec_SUB_UNS_OP3_g68(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[2]), .A1N
       (dec_SUB_UNS_OP3_n_3), .B0 (dec_SUB_UNS_OP3_n_5), .Y (n_2328));
  OR2XL dec_SUB_UNS_OP3_g69(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP3_n_3), .Y (dec_SUB_UNS_OP3_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP3_g70(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[1]), .A1N
       (dec_SUB_UNS_OP3_n_1), .B0 (dec_SUB_UNS_OP3_n_3), .Y (n_2327));
  OR2XL dec_SUB_UNS_OP3_g71(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP3_n_1), .Y (dec_SUB_UNS_OP3_n_3));
  NAND2BX1 dec_SUB_UNS_OP3_g73(.AN
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0[0]), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_timer0_tc_t), .Y
       (dec_SUB_UNS_OP3_n_1));
  XNOR2X1 dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_g56(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[3]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_2), .Y
       (n_2353));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_g57(.A0N
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[2]), .A1N
       (dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_0), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_2), .Y
       (n_2352));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_g58(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[2]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_0), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_g59(.A0N
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[1]), .A1N
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[0]), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_0), .Y
       (n_2351));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_g60(.A
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[1]), .B
       (u_sdrc_core_u_bank_ctl_bank0_fsm_tras_cntr[0]), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank0_fsm_sub_210_41_n_0));
  XNOR2X1 dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_g56(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[3]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_2), .Y
       (n_2346));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_g57(.A0N
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[2]), .A1N
       (dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_0), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_2), .Y
       (n_2345));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_g58(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[2]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_0), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_g59(.A0N
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[1]), .A1N
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[0]), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_0), .Y
       (n_2344));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_g60(.A
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[1]), .B
       (u_sdrc_core_u_bank_ctl_bank1_fsm_tras_cntr[0]), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank1_fsm_sub_210_41_n_0));
  XNOR2X1 dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_g56(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[3]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_2), .Y
       (n_2339));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_g57(.A0N
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[2]), .A1N
       (dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_0), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_2), .Y
       (n_2338));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_g58(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[2]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_0), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_g59(.A0N
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[1]), .A1N
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[0]), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_0), .Y
       (n_2337));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_g60(.A
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[1]), .B
       (u_sdrc_core_u_bank_ctl_bank2_fsm_tras_cntr[0]), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank2_fsm_sub_210_41_n_0));
  XNOR2X1 dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_g56(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[3]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_2), .Y
       (n_2332));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_g57(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[2]), .A1N
       (dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_0), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_2), .Y
       (n_2331));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_g58(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[2]), .B
       (dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_0), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_g59(.A0N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[1]), .A1N
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[0]), .B0
       (dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_0), .Y
       (n_2330));
  OR2XL dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_g60(.A
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[1]), .B
       (u_sdrc_core_u_bank_ctl_bank3_fsm_tras_cntr[0]), .Y
       (dec_u_sdrc_core_u_bank_ctl_bank3_fsm_sub_210_41_n_0));
  XOR2XL dec_u_sdrc_core_u_bank_ctl_sub_341_50_g37(.A
       (u_sdrc_core_u_bank_ctl_rank_cnt[2]), .B
       (dec_u_sdrc_core_u_bank_ctl_sub_341_50_n_0), .Y (n_2245));
  AO21XL dec_u_sdrc_core_u_bank_ctl_sub_341_50_g38(.A0
       (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .A1
       (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .B0
       (dec_u_sdrc_core_u_bank_ctl_sub_341_50_n_0), .Y (n_2244));
  NOR2X1 dec_u_sdrc_core_u_bank_ctl_sub_341_50_g39(.A
       (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .B
       (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .Y
       (dec_u_sdrc_core_u_bank_ctl_sub_341_50_n_0));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g117(.A0N
       (u_sdrc_core_u_xfr_ctl_l_len[5]), .A1N
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_6), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_8), .Y (n_2359));
  OR2X1 dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g118(.A
       (u_sdrc_core_u_xfr_ctl_l_len[5]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_6), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_8));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g119(.A0N
       (u_sdrc_core_u_xfr_ctl_l_len[4]), .A1N
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_4), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_6), .Y (n_2358));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g120(.A
       (u_sdrc_core_u_xfr_ctl_l_len[4]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_4), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_6));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g121(.A0N
       (u_sdrc_core_u_xfr_ctl_l_len[3]), .A1N
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_2), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_4), .Y (n_2357));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g122(.A
       (u_sdrc_core_u_xfr_ctl_l_len[3]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_2), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_4));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g123(.A0N
       (u_sdrc_core_u_xfr_ctl_l_len[2]), .A1N
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_0), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_2), .Y (n_2356));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g124(.A
       (u_sdrc_core_u_xfr_ctl_l_len[2]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_0), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_2));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g125(.A0N
       (u_sdrc_core_u_xfr_ctl_l_len[1]), .A1N
       (u_sdrc_core_u_xfr_ctl_l_len[0]), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_0), .Y (n_2355));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_281_31_g126(.A
       (u_sdrc_core_u_xfr_ctl_l_len[1]), .B
       (u_sdrc_core_u_xfr_ctl_l_len[0]), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_0));
  XNOR2X1 dec_u_sdrc_core_u_xfr_ctl_sub_616_23_g56(.A
       (u_sdrc_core_u_xfr_ctl_tmr0[3]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_2), .Y (n_2364));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_616_23_g57(.A0N
       (u_sdrc_core_u_xfr_ctl_tmr0[2]), .A1N
       (dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_0), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_2), .Y (n_2363));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_616_23_g58(.A
       (u_sdrc_core_u_xfr_ctl_tmr0[2]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_0), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_2));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_616_23_g59(.A0N
       (u_sdrc_core_u_xfr_ctl_tmr0[1]), .A1N
       (u_sdrc_core_u_xfr_ctl_tmr0[0]), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_0), .Y (n_2362));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_616_23_g60(.A
       (u_sdrc_core_u_xfr_ctl_tmr0[1]), .B
       (u_sdrc_core_u_xfr_ctl_tmr0[0]), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_616_23_n_0));
  XNOR2X1 dec_u_sdrc_core_u_xfr_ctl_sub_618_25_g56(.A
       (u_sdrc_core_u_xfr_ctl_cntr1[3]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_2), .Y (n_2367));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_618_25_g57(.A0N
       (u_sdrc_core_u_xfr_ctl_cntr1[2]), .A1N
       (dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_0), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_2), .Y (n_2366));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_618_25_g58(.A
       (u_sdrc_core_u_xfr_ctl_cntr1[2]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_0), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_2));
  OAI2BB1X1 dec_u_sdrc_core_u_xfr_ctl_sub_618_25_g59(.A0N
       (u_sdrc_core_u_xfr_ctl_cntr1[1]), .A1N
       (u_sdrc_core_u_xfr_ctl_cntr1[0]), .B0
       (dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_0), .Y (n_2365));
  OR2XL dec_u_sdrc_core_u_xfr_ctl_sub_618_25_g60(.A
       (u_sdrc_core_u_xfr_ctl_cntr1[1]), .B
       (u_sdrc_core_u_xfr_ctl_cntr1[0]), .Y
       (dec_u_sdrc_core_u_xfr_ctl_sub_618_25_n_0));
  XNOR2X1 inc_u_sdrc_core_u_bank_ctl_add_340_57_g23(.A
       (u_sdrc_core_u_bank_ctl_rank_cnt[2]), .B
       (inc_u_sdrc_core_u_bank_ctl_add_340_57_n_0), .Y (n_2247));
  OA21X1 inc_u_sdrc_core_u_bank_ctl_add_340_57_g24(.A0
       (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .A1
       (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .B0
       (inc_u_sdrc_core_u_bank_ctl_add_340_57_n_0), .Y (n_2246));
  NAND2X1 inc_u_sdrc_core_u_bank_ctl_add_340_57_g25(.A
       (u_sdrc_core_u_bank_ctl_rank_cnt[1]), .B
       (u_sdrc_core_u_bank_ctl_rank_cnt[0]), .Y
       (inc_u_sdrc_core_u_bank_ctl_add_340_57_n_0));
  XOR2XL inc_u_sdrc_core_u_bs_convert_add_204_41_g21(.A
       (u_sdrc_core_u_bs_convert_wr_xfr_count[1]), .B
       (u_sdrc_core_u_bs_convert_wr_xfr_count[0]), .Y (n_2324));
  XOR2XL inc_u_sdrc_core_u_bs_convert_add_212_43_g21(.A
       (u_sdrc_core_u_bs_convert_rd_xfr_count[1]), .B
       (u_sdrc_core_u_bs_convert_rd_xfr_count[0]), .Y (n_2325));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g145(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[12]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_20), .Y (n_2235));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g146(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[11]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_16), .Y (n_2234));
  NAND2BX1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g147(.AN
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_16), .B
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[11]), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_20));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g148(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[9]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_13), .Y (n_2232));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g149(.A0
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[10]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_12), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_16), .Y (n_2233));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g150(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[7]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_8), .Y (n_2230));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g151(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[10]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_12), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_16));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g152(.A0
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[8]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_11), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_13), .Y (n_2231));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g153(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[5]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_6), .Y (n_2228));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g154(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[8]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_11), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_13));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_239_40_g155(.A
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_11), .B
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[9]), .C
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[8]), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_12));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_239_40_g156(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[6]), .B
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[7]), .C
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_5), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_11));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g157(.A0
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[6]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_5), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_8), .Y (n_2229));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g158(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[3]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_2), .Y (n_2226));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g159(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[6]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_5), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_8));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g160(.A0
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[4]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_4), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_6), .Y (n_2227));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g161(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[4]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_4), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_6));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_239_40_g162(.A
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_4), .B
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[5]), .C
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[4]), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_5));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_239_40_g163(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[3]), .B
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[2]), .C
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_0), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_4));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g164(.A0
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[2]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_0), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_2), .Y (n_2225));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g165(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[2]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_0), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_2));
  AOI2BB1X1 inc_u_sdrc_core_u_xfr_ctl_add_239_40_g166(.A0N
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[1]), .A1N
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[0]), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_0), .Y (n_2224));
  AND2XL inc_u_sdrc_core_u_xfr_ctl_add_239_40_g167(.A
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[1]), .B
       (u_sdrc_core_u_xfr_ctl_xfr_caddr[0]), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_239_40_n_0));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g133(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[11]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_17), .Y (n_2389));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g134(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[9]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_12), .Y (n_2387));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g135(.A0
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[10]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_14), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_17), .Y (n_2388));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g136(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[10]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_14), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_17));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g137(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[7]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_8), .Y (n_2385));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g138(.A0
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[8]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_11), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_12), .Y (n_2386));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_620_50_g139(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[9]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[8]), .C
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_11), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_14));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g140(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[5]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_6), .Y (n_2383));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g141(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[8]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_11), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_12));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_620_50_g142(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[6]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[7]), .C
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_5), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_11));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g143(.A0
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[6]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_5), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_8), .Y (n_2384));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g144(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[3]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_2), .Y (n_2381));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g145(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[6]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_5), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_8));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g146(.A0
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[4]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_4), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_6), .Y (n_2382));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g147(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[4]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_4), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_6));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_620_50_g148(.A
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_4), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[5]), .C
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[4]), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_5));
  AND3XL inc_u_sdrc_core_u_xfr_ctl_add_620_50_g149(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[3]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[2]), .C
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_0), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_4));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g150(.A0
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[2]), .A1
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_0), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_2), .Y (n_2380));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_620_50_g151(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[2]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_0), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_2));
  AOI2BB1XL inc_u_sdrc_core_u_xfr_ctl_add_620_50_g152(.A0N
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[1]), .A1N
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[0]), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_0), .Y (n_2379));
  AND2XL inc_u_sdrc_core_u_xfr_ctl_add_620_50_g153(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[1]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_timer[0]), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_620_50_n_0));
  XNOR2X1 inc_u_sdrc_core_u_xfr_ctl_add_622_36_g23(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[2]), .B
       (inc_u_sdrc_core_u_xfr_ctl_add_622_36_n_0), .Y (n_2369));
  OA21X1 inc_u_sdrc_core_u_xfr_ctl_add_622_36_g24(.A0
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[1]), .A1
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[0]), .B0
       (inc_u_sdrc_core_u_xfr_ctl_add_622_36_n_0), .Y (n_2368));
  NAND2X1 inc_u_sdrc_core_u_xfr_ctl_add_622_36_g25(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[1]), .B
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[0]), .Y
       (inc_u_sdrc_core_u_xfr_ctl_add_622_36_n_0));
  XNOR2X1 inc_u_wb2sdrc_u_cmdfifo_add_102_36_g23(.A
       (inc_u_wb2sdrc_u_cmdfifo_add_102_36_n_0), .B
       (u_wb2sdrc_u_cmdfifo_wr_ptr[2]), .Y
       (u_wb2sdrc_u_cmdfifo_wr_ptr_inc[2]));
  OA21X1 inc_u_wb2sdrc_u_cmdfifo_add_102_36_g24(.A0
       (u_wb2sdrc_u_cmdfifo_wr_ptr[1]), .A1
       (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .B0
       (inc_u_wb2sdrc_u_cmdfifo_add_102_36_n_0), .Y
       (u_wb2sdrc_u_cmdfifo_wr_ptr_inc[1]));
  NAND2XL inc_u_wb2sdrc_u_cmdfifo_add_102_36_g25(.A
       (u_wb2sdrc_u_cmdfifo_wr_ptr[1]), .B
       (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .Y
       (inc_u_wb2sdrc_u_cmdfifo_add_102_36_n_0));
  XNOR2X1 inc_u_wb2sdrc_u_cmdfifo_add_162_36_g23(.A
       (u_wb2sdrc_u_cmdfifo_rd_ptr[2]), .B
       (inc_u_wb2sdrc_u_cmdfifo_add_162_36_n_0), .Y
       (u_wb2sdrc_u_cmdfifo_rd_ptr_inc[2]));
  OA21X1 inc_u_wb2sdrc_u_cmdfifo_add_162_36_g24(.A0
       (u_wb2sdrc_u_cmdfifo_rd_ptr[1]), .A1
       (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .B0
       (inc_u_wb2sdrc_u_cmdfifo_add_162_36_n_0), .Y
       (u_wb2sdrc_u_cmdfifo_rd_ptr_inc[1]));
  NAND2X1 inc_u_wb2sdrc_u_cmdfifo_add_162_36_g25(.A
       (u_wb2sdrc_u_cmdfifo_rd_ptr[1]), .B
       (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .Y
       (inc_u_wb2sdrc_u_cmdfifo_add_162_36_n_0));
  XNOR2X1 inc_u_wb2sdrc_u_rddatafifo_add_102_36_g23(.A
       (u_wb2sdrc_u_rddatafifo_wr_ptr[2]), .B
       (inc_u_wb2sdrc_u_rddatafifo_add_102_36_n_0), .Y
       (u_wb2sdrc_u_rddatafifo_wr_ptr_inc[2]));
  OA21X1 inc_u_wb2sdrc_u_rddatafifo_add_102_36_g24(.A0
       (u_wb2sdrc_u_rddatafifo_wr_ptr[1]), .A1
       (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .B0
       (inc_u_wb2sdrc_u_rddatafifo_add_102_36_n_0), .Y
       (u_wb2sdrc_u_rddatafifo_wr_ptr_inc[1]));
  NAND2X1 inc_u_wb2sdrc_u_rddatafifo_add_102_36_g25(.A
       (u_wb2sdrc_u_rddatafifo_wr_ptr[1]), .B
       (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .Y
       (inc_u_wb2sdrc_u_rddatafifo_add_102_36_n_0));
  XNOR2X1 inc_u_wb2sdrc_u_rddatafifo_add_162_36_g23(.A
       (inc_u_wb2sdrc_u_rddatafifo_add_162_36_n_0), .B
       (u_wb2sdrc_u_rddatafifo_rd_ptr[2]), .Y
       (u_wb2sdrc_u_rddatafifo_rd_ptr_inc[2]));
  OA21X1 inc_u_wb2sdrc_u_rddatafifo_add_162_36_g24(.A0
       (u_wb2sdrc_u_rddatafifo_rd_ptr[1]), .A1
       (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .B0
       (inc_u_wb2sdrc_u_rddatafifo_add_162_36_n_0), .Y
       (u_wb2sdrc_u_rddatafifo_rd_ptr_inc[1]));
  NAND2XL inc_u_wb2sdrc_u_rddatafifo_add_162_36_g25(.A
       (u_wb2sdrc_u_rddatafifo_rd_ptr[1]), .B
       (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .Y
       (inc_u_wb2sdrc_u_rddatafifo_add_162_36_n_0));
  XNOR2X1 inc_u_wb2sdrc_u_wrdatafifo_add_102_36_g38(.A
       (inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_2), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[3]), .Y
       (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[3]));
  OA21X1 inc_u_wb2sdrc_u_wrdatafifo_add_102_36_g39(.A0
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]), .A1
       (inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_0), .B0
       (inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_2), .Y
       (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[2]));
  NAND2XL inc_u_wb2sdrc_u_wrdatafifo_add_102_36_g40(.A
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]), .B
       (inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_0), .Y
       (inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_2));
  AOI2BB1XL inc_u_wb2sdrc_u_wrdatafifo_add_102_36_g41(.A0N
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .A1N
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .B0
       (inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_0), .Y
       (u_wb2sdrc_u_wrdatafifo_wr_ptr_inc[1]));
  AND2X1 inc_u_wb2sdrc_u_wrdatafifo_add_102_36_g42(.A
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .Y
       (inc_u_wb2sdrc_u_wrdatafifo_add_102_36_n_0));
  XNOR2X1 inc_u_wb2sdrc_u_wrdatafifo_add_162_36_g38(.A
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[3]), .B
       (inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_2), .Y
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[3]));
  OA21X1 inc_u_wb2sdrc_u_wrdatafifo_add_162_36_g39(.A0
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .A1
       (inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_0), .B0
       (inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_2), .Y
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[2]));
  NAND2X1 inc_u_wb2sdrc_u_wrdatafifo_add_162_36_g40(.A
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .B
       (inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_0), .Y
       (inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_2));
  AOI2BB1X1 inc_u_wb2sdrc_u_wrdatafifo_add_162_36_g41(.A0N
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .A1N
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .B0
       (inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_0), .Y
       (u_wb2sdrc_u_wrdatafifo_rd_ptr_inc[1]));
  AND2XL inc_u_wb2sdrc_u_wrdatafifo_add_162_36_g42(.A
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .Y
       (inc_u_wb2sdrc_u_wrdatafifo_add_162_36_n_0));
  XNOR2X1 u_sdrc_core_u_req_gen_add_231_41_g345(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[25]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_48), .Y (n_2276));
  OA21X1 u_sdrc_core_u_req_gen_add_231_41_g346(.A0
       (u_sdrc_core_u_req_gen_curr_sdr_addr[24]), .A1
       (u_sdrc_core_u_req_gen_add_231_41_n_46), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_48), .Y (n_2275));
  NAND2X1 u_sdrc_core_u_req_gen_add_231_41_g347(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[24]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_46), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_48));
  AOI2BB1X1 u_sdrc_core_u_req_gen_add_231_41_g348(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[23]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_44), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_46), .Y (n_2274));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g349(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[23]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_44), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_46));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g350(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[22]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_42), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_44), .Y (n_2273));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g351(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[22]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_42), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_44));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g352(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[21]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_40), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_42), .Y (n_2272));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g353(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[21]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_40), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_42));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g354(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[20]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_38), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_40), .Y (n_2271));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g355(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[20]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_38), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_40));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g356(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[19]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_36), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_38), .Y (n_2270));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g357(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[19]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_36), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_38));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g358(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[18]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_34), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_36), .Y (n_2269));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g359(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[18]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_34), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_36));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g360(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[17]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_32), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_34), .Y (n_2268));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g361(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[17]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_32), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_34));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g362(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[16]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_30), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_32), .Y (n_2267));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g363(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[16]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_30), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_32));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g364(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[15]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_28), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_30), .Y (n_2266));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g365(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[15]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_28), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_30));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g366(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[14]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_26), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_28), .Y (n_2265));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g367(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[14]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_26), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_28));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g368(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[13]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_24), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_26), .Y (n_2264));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g369(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[13]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_24), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_26));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g370(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[12]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_22), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_24), .Y (n_2263));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g371(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[12]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_22), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_24));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g372(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[11]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_20), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_22), .Y (n_2262));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g373(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[11]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_20), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_22));
  AOI2BB1X1 u_sdrc_core_u_req_gen_add_231_41_g374(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[10]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_18), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_20), .Y (n_2261));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g375(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[10]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_18), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_20));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g376(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[9]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_16), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_18), .Y (n_2260));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g377(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[9]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_16), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_18));
  AOI2BB1X1 u_sdrc_core_u_req_gen_add_231_41_g378(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[8]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_14), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_16), .Y (n_2259));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g379(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[8]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_14), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_16));
  AOI2BB1XL u_sdrc_core_u_req_gen_add_231_41_g380(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[7]), .A1N
       (u_sdrc_core_u_req_gen_add_231_41_n_13), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_14), .Y (n_2258));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g381(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[7]), .B
       (u_sdrc_core_u_req_gen_add_231_41_n_13), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_14));
  ADDFX1 u_sdrc_core_u_req_gen_add_231_41_g382(.A
       (u_sdrc_core_u_req_gen_add_231_41_n_10), .B
       (u_sdrc_core_r2b_len[6]), .CI
       (u_sdrc_core_u_req_gen_curr_sdr_addr[6]), .CO
       (u_sdrc_core_u_req_gen_add_231_41_n_13), .S (n_2257));
  ADDFX1 u_sdrc_core_u_req_gen_add_231_41_g383(.A
       (u_sdrc_core_u_req_gen_add_231_41_n_8), .B
       (u_sdrc_core_r2b_len[5]), .CI
       (u_sdrc_core_u_req_gen_curr_sdr_addr[5]), .CO
       (u_sdrc_core_u_req_gen_add_231_41_n_10), .S (n_2256));
  ADDFX1 u_sdrc_core_u_req_gen_add_231_41_g384(.A
       (u_sdrc_core_u_req_gen_add_231_41_n_6), .B
       (u_sdrc_core_r2b_len[4]), .CI
       (u_sdrc_core_u_req_gen_curr_sdr_addr[4]), .CO
       (u_sdrc_core_u_req_gen_add_231_41_n_8), .S (n_2255));
  ADDFX1 u_sdrc_core_u_req_gen_add_231_41_g385(.A
       (u_sdrc_core_u_req_gen_add_231_41_n_4), .B
       (u_sdrc_core_r2b_len[3]), .CI
       (u_sdrc_core_u_req_gen_curr_sdr_addr[3]), .CO
       (u_sdrc_core_u_req_gen_add_231_41_n_6), .S (n_2254));
  ADDFX1 u_sdrc_core_u_req_gen_add_231_41_g386(.A
       (u_sdrc_core_u_req_gen_add_231_41_n_2), .B
       (u_sdrc_core_r2b_len[2]), .CI
       (u_sdrc_core_u_req_gen_curr_sdr_addr[2]), .CO
       (u_sdrc_core_u_req_gen_add_231_41_n_4), .S (n_2253));
  ADDFX1 u_sdrc_core_u_req_gen_add_231_41_g387(.A
       (u_sdrc_core_u_req_gen_add_231_41_n_0), .B
       (u_sdrc_core_r2b_len[1]), .CI
       (u_sdrc_core_u_req_gen_curr_sdr_addr[1]), .CO
       (u_sdrc_core_u_req_gen_add_231_41_n_2), .S (n_2252));
  AOI2BB1X1 u_sdrc_core_u_req_gen_add_231_41_g388(.A0N
       (u_sdrc_core_u_req_gen_curr_sdr_addr[0]), .A1N
       (u_sdrc_core_r2b_len[0]), .B0
       (u_sdrc_core_u_req_gen_add_231_41_n_0), .Y (n_2251));
  AND2XL u_sdrc_core_u_req_gen_add_231_41_g389(.A
       (u_sdrc_core_u_req_gen_curr_sdr_addr[0]), .B
       (u_sdrc_core_r2b_len[0]), .Y
       (u_sdrc_core_u_req_gen_add_231_41_n_0));
  XOR2XL u_sdrc_core_u_req_gen_sub_229_38_g271(.A
       (u_sdrc_core_u_req_gen_sub_229_38_n_7), .B
       (u_sdrc_core_u_req_gen_sub_229_38_n_17), .Y (n_2242));
  ADDFX1 u_sdrc_core_u_req_gen_sub_229_38_g272(.A
       (u_sdrc_core_u_req_gen_sub_229_38_n_15), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[5]), .CI
       (u_sdrc_core_u_req_gen_sub_229_38_n_0), .CO
       (u_sdrc_core_u_req_gen_sub_229_38_n_17), .S (n_2241));
  ADDFX1 u_sdrc_core_u_req_gen_sub_229_38_g273(.A
       (u_sdrc_core_u_req_gen_sub_229_38_n_13), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[4]), .CI
       (u_sdrc_core_u_req_gen_sub_229_38_n_1), .CO
       (u_sdrc_core_u_req_gen_sub_229_38_n_15), .S (n_2240));
  ADDFX1 u_sdrc_core_u_req_gen_sub_229_38_g274(.A
       (u_sdrc_core_u_req_gen_sub_229_38_n_11), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[3]), .CI
       (u_sdrc_core_u_req_gen_sub_229_38_n_3), .CO
       (u_sdrc_core_u_req_gen_sub_229_38_n_13), .S (n_2239));
  ADDFX1 u_sdrc_core_u_req_gen_sub_229_38_g275(.A
       (u_sdrc_core_u_req_gen_sub_229_38_n_9), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[2]), .CI
       (u_sdrc_core_u_req_gen_sub_229_38_n_5), .CO
       (u_sdrc_core_u_req_gen_sub_229_38_n_11), .S (n_2238));
  ADDFX1 u_sdrc_core_u_req_gen_sub_229_38_g276(.A
       (u_sdrc_core_u_req_gen_sub_229_38_n_6), .B
       (u_sdrc_core_u_req_gen_lcl_req_len[1]), .CI
       (u_sdrc_core_u_req_gen_sub_229_38_n_2), .CO
       (u_sdrc_core_u_req_gen_sub_229_38_n_9), .S (n_2237));
  OAI2BB1X1 u_sdrc_core_u_req_gen_sub_229_38_g277(.A0N
       (u_sdrc_core_u_req_gen_lcl_req_len[0]), .A1N
       (u_sdrc_core_u_req_gen_sub_229_38_n_4), .B0
       (u_sdrc_core_u_req_gen_sub_229_38_n_6), .Y (n_2236));
  XNOR2X1 u_sdrc_core_u_req_gen_sub_229_38_g278(.A
       (u_sdrc_core_u_req_gen_lcl_req_len[6]), .B
       (u_sdrc_core_r2b_len[6]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_7));
  NAND2BX1 u_sdrc_core_u_req_gen_sub_229_38_g279(.AN
       (u_sdrc_core_u_req_gen_lcl_req_len[0]), .B
       (u_sdrc_core_r2b_len[0]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_6));
  INVX1 u_sdrc_core_u_req_gen_sub_229_38_g280(.A
       (u_sdrc_core_r2b_len[2]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_5));
  INVX1 u_sdrc_core_u_req_gen_sub_229_38_g281(.A
       (u_sdrc_core_r2b_len[0]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_4));
  INVX1 u_sdrc_core_u_req_gen_sub_229_38_g282(.A
       (u_sdrc_core_r2b_len[3]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_3));
  INVX1 u_sdrc_core_u_req_gen_sub_229_38_g283(.A
       (u_sdrc_core_r2b_len[1]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_2));
  INVX1 u_sdrc_core_u_req_gen_sub_229_38_g284(.A
       (u_sdrc_core_r2b_len[4]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_1));
  INVX1 u_sdrc_core_u_req_gen_sub_229_38_g285(.A
       (u_sdrc_core_r2b_len[5]), .Y
       (u_sdrc_core_u_req_gen_sub_229_38_n_0));
  OAI22X1 u_sdrc_core_u_xfr_ctl_gte_631_35_g94(.A0
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_1), .A1
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_4), .B0
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_0), .B1 (cfg_sdr_rfmax[2]),
       .Y (u_sdrc_core_u_xfr_ctl_n_748));
  AOI21X1 u_sdrc_core_u_xfr_ctl_gte_631_35_g95(.A0
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[1]), .A1
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_2), .B0
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_3), .Y
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_4));
  AOI2BB1XL u_sdrc_core_u_xfr_ctl_gte_631_35_g96(.A0N
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[1]), .A1N
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_2), .B0 (cfg_sdr_rfmax[1]),
       .Y (u_sdrc_core_u_xfr_ctl_gte_631_35_n_3));
  NAND2BX1 u_sdrc_core_u_xfr_ctl_gte_631_35_g97(.AN
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[0]), .B (cfg_sdr_rfmax[0]),
       .Y (u_sdrc_core_u_xfr_ctl_gte_631_35_n_2));
  NOR2BX1 u_sdrc_core_u_xfr_ctl_gte_631_35_g98(.AN (cfg_sdr_rfmax[2]),
       .B (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[2]), .Y
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_1));
  INVX1 u_sdrc_core_u_xfr_ctl_gte_631_35_g99(.A
       (u_sdrc_core_u_xfr_ctl_rfsh_row_cnt[2]), .Y
       (u_sdrc_core_u_xfr_ctl_gte_631_35_n_0));
  CLKXOR2X1 \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_g96 (.A
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_3 ), .B
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_5 ), .Y
       (u_wb2sdrc_u_cmdfifo_wr_cnt[2]));
  ADDFX1 \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_g97 (.A
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_2 ), .B
       (u_wb2sdrc_u_cmdfifo_wr_ptr[1]), .CI
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_1 ), .CO
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_5 ), .S
       (u_wb2sdrc_u_cmdfifo_wr_cnt[1]));
  OAI21XL \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_g98 (.A0
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_0 ), .A1
       (n_2370), .B0 (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_2
       ), .Y (u_wb2sdrc_u_cmdfifo_wr_cnt[0]));
  XNOR2X1 \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_g99 (.A
       (u_wb2sdrc_u_cmdfifo_wr_ptr[2]), .B
       (u_wb2sdrc_u_cmdfifo_sync_rd_ptr_1[2]), .Y
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_3 ));
  NAND2XL \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_g100 (.A
       (n_2370), .B (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_0
       ), .Y (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_2 ));
  INVX1 \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_g101 (.A (n_2371),
       .Y (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_1 ));
  INVX1 \u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_g102 (.A
       (u_wb2sdrc_u_cmdfifo_wr_ptr[0]), .Y
       (\u_wb2sdrc_u_cmdfifo_get_cnt_103_25:sub00563_n_0 ));
  XOR2XL \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_g96 (.A
       (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_3 ), .B
       (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_5 ), .Y
       (u_wb2sdrc_u_cmdfifo_rd_cnt[2]));
  ADDFX1 \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_g97 (.A
       (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_2 ), .B
       (n_2373), .CI (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_0
       ), .CO (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_5 ), .S
       (u_wb2sdrc_u_cmdfifo_rd_cnt[1]));
  OAI2BB1X1 \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_g98 (.A0N
       (n_2372), .A1N (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_1
       ), .B0 (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_2 ), .Y
       (u_wb2sdrc_u_cmdfifo_rd_cnt[0]));
  XNOR2X1 \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_g99 (.A
       (u_wb2sdrc_u_cmdfifo_rd_ptr[2]), .B
       (u_wb2sdrc_u_cmdfifo_sync_wr_ptr_1[2]), .Y
       (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_3 ));
  NAND2BX1 \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_g100 (.AN
       (n_2372), .B (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .Y
       (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_2 ));
  INVX1 \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_g101 (.A
       (u_wb2sdrc_u_cmdfifo_rd_ptr[0]), .Y
       (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_1 ));
  INVX1 \u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_g102 (.A
       (u_wb2sdrc_u_cmdfifo_rd_ptr[1]), .Y
       (\u_wb2sdrc_u_cmdfifo_get_cnt_164_25:sub00563_n_0 ));
  XOR2XL \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_g96 (.A
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_3 ), .B
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_5 ), .Y
       (u_wb2sdrc_u_rddatafifo_wr_cnt[2]));
  ADDFX1 \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_g97 (.A
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_2 ), .B
       (u_wb2sdrc_u_rddatafifo_wr_ptr[1]), .CI
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_0 ), .CO
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_5 ), .S
       (u_wb2sdrc_u_rddatafifo_wr_cnt[1]));
  OAI2BB1X1 \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_g98 (.A0N
       (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .A1N
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_1 ), .B0
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_2 ), .Y
       (u_wb2sdrc_u_rddatafifo_wr_cnt[0]));
  XNOR2X1 \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_g99 (.A
       (u_wb2sdrc_u_rddatafifo_sync_rd_ptr_1[2]), .B
       (u_wb2sdrc_u_rddatafifo_wr_ptr[2]), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_3 ));
  NAND2BX1 \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_g100 (.AN
       (u_wb2sdrc_u_rddatafifo_wr_ptr[0]), .B (n_2374), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_2 ));
  INVX1 \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_g101 (.A
       (n_2374), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_1 ));
  INVX1 \u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_g102 (.A
       (n_2375), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_103_25:sub004532_n_0 ));
  CLKXOR2X1 \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_g96 (.A
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_3 ), .B
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_5 ), .Y
       (u_wb2sdrc_u_rddatafifo_rd_cnt[2]));
  ADDFX1 \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_g97 (.A
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_2 ), .B
       (n_2377), .CI
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_1 ), .CO
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_5 ), .S
       (u_wb2sdrc_u_rddatafifo_rd_cnt[1]));
  OAI21XL \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_g98 (.A0
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_0 ), .A1
       (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .B0
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_2 ), .Y
       (u_wb2sdrc_u_rddatafifo_rd_cnt[0]));
  XNOR2X1 \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_g99 (.A
       (u_wb2sdrc_u_rddatafifo_sync_wr_ptr_1[2]), .B
       (u_wb2sdrc_u_rddatafifo_rd_ptr[2]), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_3 ));
  NAND2XL \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_g100 (.A
       (u_wb2sdrc_u_rddatafifo_rd_ptr[0]), .B
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_0 ), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_2 ));
  INVX1 \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_g101 (.A
       (u_wb2sdrc_u_rddatafifo_rd_ptr[1]), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_1 ));
  INVX1 \u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_g102 (.A
       (n_2376), .Y
       (\u_wb2sdrc_u_rddatafifo_get_cnt_164_25:sub004532_n_0 ));
  CLKXOR2X1 \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g136 (.A
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_4 ), .B
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_8 ), .Y
       (u_wb2sdrc_u_wrdatafifo_wr_cnt[3]));
  ADDFX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g137 (.A
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_6 ), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[2]), .CI
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_0 ), .CO
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_8 ), .S
       (u_wb2sdrc_u_wrdatafifo_wr_cnt[2]));
  ADDFX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g138 (.A
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_3 ), .B
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[1]), .CI
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_2 ), .CO
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_6 ), .S
       (u_wb2sdrc_u_wrdatafifo_wr_cnt[1]));
  OAI21XL \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g139 (.A0
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_1 ), .A1
       (n_2390), .B0
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_3 ), .Y
       (u_wb2sdrc_u_wrdatafifo_wr_cnt[0]));
  XNOR2X1 \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g140 (.A
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[3]), .B
       (u_wb2sdrc_u_wrdatafifo_sync_rd_ptr_1[3]), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_4 ));
  NAND2XL \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g141 (.A
       (n_2390), .B
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_1 ), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_3 ));
  INVX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g142 (.A
       (n_2391), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_2 ));
  INVX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g143 (.A
       (u_wb2sdrc_u_wrdatafifo_wr_ptr[0]), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_1 ));
  INVX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_g144 (.A
       (n_2378), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_103_25:sub002466_n_0 ));
  XOR2XL \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g136 (.A
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_4 ), .B
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_8 ), .Y
       (u_wb2sdrc_u_wrdatafifo_rd_cnt[3]));
  ADDFX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g137 (.A
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_6 ), .B
       (n_2250), .CI
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_0 ), .CO
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_8 ), .S
       (u_wb2sdrc_u_wrdatafifo_rd_cnt[2]));
  ADDFX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g138 (.A
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_3 ), .B
       (n_2249), .CI
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_2 ), .CO
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_6 ), .S
       (u_wb2sdrc_u_wrdatafifo_rd_cnt[1]));
  OAI2BB1X1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g139 (.A0N
       (n_2248), .A1N
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_1 ), .B0
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_3 ), .Y
       (u_wb2sdrc_u_wrdatafifo_rd_cnt[0]));
  XNOR2X1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g140 (.A
       (u_wb2sdrc_u_wrdatafifo_sync_wr_ptr_1[3]), .B
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[3]), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_4 ));
  OR2X1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g141 (.A
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_1 ), .B
       (n_2248), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_3 ));
  INVX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g142 (.A
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[1]), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_2 ));
  INVX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g143 (.A
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[0]), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_1 ));
  INVX1 \u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_g144 (.A
       (u_wb2sdrc_u_wrdatafifo_rd_ptr[2]), .Y
       (\u_wb2sdrc_u_wrdatafifo_get_cnt_164_25:sub002466_n_0 ));
  INVXL g24604(.A (u_sdrc_core_u_xfr_ctl_l_wrap), .Y (n_1348));
  INVXL g24605(.A (u_sdrc_core_u_xfr_ctl_xfr_caddr[1]), .Y (n_2354));
  INVXL g24607(.A (dec_SUB_UNS_OP3_n_1), .Y (n_2326));
  INVXL g24608(.A (dec_SUB_UNS_OP_n_1), .Y (n_2347));
  INVXL g24609(.A (dec_SUB_UNS_OP1_n_1), .Y (n_2340));
  INVXL g24610(.A (dec_SUB_UNS_OP2_n_1), .Y (n_2333));
  CLKBUFX2 g24611(.A (n_488), .Y (n_1318));
  INVXL g24612(.A (n_2141), .Y (n_826));
  INVXL g24613(.A (n_995), .Y (n_704));
  INVXL g24614(.A (n_2204), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_14));
  INVXL g24615(.A (n_558), .Y (n_706));
  INVXL g24616(.A (n_987), .Y (n_705));
  INVXL g24617(.A (n_2650), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_9));
  INVXL g24618(.A (n_814), .Y (n_1263));
  INVXL g24619(.A (n_676), .Y (n_785));
  INVXL g24620(.A (n_2492), .Y (n_2314));
  INVXL g24621(.A (n_2649), .Y (n_2315));
  CLKBUFX2 g24622(.A (n_2644), .Y
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_0));
  CLKBUFX2 g24623(.A (n_2492), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_13));
  CLKBUFX2 g24624(.A (n_2649), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_11));
  INVXL g24625(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_11), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_19));
  CLKBUFX2 g24626(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_13), .Y
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_17));
  INVXL g24627(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_62), .Y
       (n_2243));
  INVX1 g24629(.A (n_1872), .Y (n_2068));
  ADDHX1 g24630(.A (n_2646), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_1), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_40), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_41));
  ADDHX1 g24631(.A (n_2309), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_2), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_38), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_39));
  ADDHX1 g24632(.A (n_2307), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_7), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_36), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_37));
  ADDHX1 g24633(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_3), .B
       (n_2311), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_31), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_32));
  ADDHX1 g24634(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_6), .B
       (n_2312), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_29), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_30));
  ADDHX1 g24635(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_0), .B
       (n_2310), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_27), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_28));
  ADDHX1 g24636(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_4), .B
       (n_2308), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_25), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_26));
  ADDHX1 g24637(.A (n_2650), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_5), .CO
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_23), .S
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_24));
  ADDHX1 g24638(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_19), .B
       (n_2315), .CO (n_2288), .S (n_2287));
  ADDHX1 g24639(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_17), .B
       (n_2314), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_19), .S
       (n_2286));
  ADDHX1 g24640(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_15), .B
       (n_2646), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_17), .S
       (n_2285));
  ADDHX1 g24641(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_13), .B
       (n_2312), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_15), .S
       (n_2284));
  ADDHX1 g24642(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_11), .B
       (n_2311), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_13), .S
       (n_2283));
  ADDHX1 g24643(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_9), .B
       (n_2310), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_11), .S
       (n_2282));
  ADDHX1 g24644(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_7), .B
       (n_2309), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_9), .S
       (n_2281));
  ADDHX1 g24645(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_5), .B
       (n_2308), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_7), .S
       (n_2280));
  ADDHX1 g24646(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_3), .B
       (n_2307), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_5), .S
       (n_2279));
  ADDHX1 g24647(.A
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_0), .B
       (n_2648), .CO
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_3), .S
       (n_2278));
  AOI21X1 g24648(.A0 (n_630), .A1 (n_2165), .B0 (n_2585), .Y (n_2584));
  OAI21X1 g24649(.A0 (n_1755), .A1 (n_2165), .B0 (n_2164), .Y (n_2585));
  AOI31X1 g24650(.A0 (n_2158), .A1 (n_2157), .A2 (n_2160), .B0
       (n_2159), .Y (n_2586));
  AOI31X1 g24651(.A0 (n_2158), .A1 (n_2149), .A2 (n_1761), .B0
       (n_2150), .Y (n_2587));
  AOI31X1 g24652(.A0 (n_2158), .A1 (n_2145), .A2 (n_2147), .B0
       (n_2146), .Y (n_2588));
  AND2XL g24653(.A (n_2132), .B (sdram_resetn), .Y (n_2589));
  OAI211X1 g24654(.A0 (n_2059), .A1 (n_626), .B0 (n_2122), .C0
       (n_2121), .Y (n_2590));
  OAI21X1 g24655(.A0 (n_1651), .A1 (n_1872), .B0 (n_2595), .Y (n_2591));
  AOI22X1 g24656(.A0 (n_1761), .A1 (n_1815), .B0 (n_1762), .B1
       (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[2]), .Y (n_2592));
  AOI22XL g24657(.A0 (n_806), .A1 (n_1798), .B0 (n_1706), .B1 (n_1797),
       .Y (n_2593));
  AOI21X1 g24658(.A0 (n_1758), .A1 (u_wb2sdrc_u_wrdatafifo_rd_cnt[0]),
       .B0 (n_2602), .Y (n_2594));
  AOI21X1 g24659(.A0 (n_1663), .A1 (n_1872), .B0 (n_1802), .Y (n_2595));
  AOI22X1 g24660(.A0 (u_sdrc_core_u_bank_ctl_bank1_fsm_bank_st[2]), .A1
       (n_883), .B0 (n_1788), .B1 (n_884), .Y (n_2596));
  AOI22X1 g24661(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[2]), .A1
       (n_902), .B0 (n_2147), .B1 (n_903), .Y (n_2597));
  AOI22X1 g24662(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[2]), .A1
       (n_907), .B0 (n_2160), .B1 (n_908), .Y (n_2598));
  NAND2BX1 g24663(.AN (n_1768), .B (sdram_resetn), .Y (n_2599));
  NOR2X1 g24664(.A (n_2186), .B (n_1770), .Y (n_2600));
  OAI21X1 g24665(.A0 (n_1774), .A1 (n_1801), .B0 (n_2074), .Y (n_2601));
  NOR2X1 g24666(.A (n_1758), .B (n_1806), .Y (n_2602));
  NOR2X1 g24667(.A (n_2186), .B (n_1748), .Y (n_2603));
  AOI21X1 g24668(.A0 (n_1706), .A1 (n_1689), .B0 (n_2186), .Y (n_2604));
  NAND2X2 g24669(.A (sdram_resetn), .B (n_1703), .Y (n_2605));
  NAND2X1 g24670(.A (n_778), .B (n_1720), .Y (n_2607));
  NAND2X1 g24671(.A (n_1671), .B (n_1739), .Y (n_2608));
  NAND2X1 g24672(.A (n_1671), .B (n_1721), .Y (n_2609));
  OAI21X1 g24673(.A0 (n_1652), .A1 (n_1766), .B0 (n_1872), .Y (n_2610));
  OR2X2 g24674(.A (n_1651), .B (n_1872), .Y (n_2611));
  AOI21X1 g24675(.A0 (n_1766), .A1 (n_2623), .B0 (n_2614), .Y (n_2612));
  NAND2X1 g24676(.A (n_1631), .B (n_1613), .Y (n_2613));
  OA21X1 g24677(.A0 (n_2623), .A1 (n_1556), .B0 (n_1810), .Y (n_2614));
  OR2XL g24678(.A (n_1553), .B (n_1628), .Y (n_2615));
  NOR3BXL g24679(.AN (n_2650), .B
       (final_adder_F_u_sdrc_core_u_req_gen_mux_206_38_n_0), .C
       (n_1583), .Y (n_2616));
  AOI31X1 g24680(.A0 (n_1627), .A1 (n_1366), .A2 (n_1553), .B0
       (n_1473), .Y (n_2617));
  AOI31X1 g24681(.A0 (n_1553), .A1 (n_1286), .A2 (n_1627), .B0
       (n_1458), .Y (n_2618));
  AOI22X1 g24682(.A0 (n_1048), .A1 (n_1440), .B0 (n_821), .B1 (n_1453),
       .Y (n_2619));
  OAI21X1 g24683(.A0 (n_834), .A1 (n_1441), .B0 (n_2624), .Y (n_2620));
  OAI22X1 g24684(.A0 (n_0), .A1 (u_wb2sdrc_u_wrdatafifo_wr_cnt[3]), .B0
       (n_879), .B1 (n_1449), .Y (n_2622));
  NAND2BX1 g24685(.AN (n_1367), .B (n_1366), .Y (n_2623));
  OA21X1 g24686(.A0 (n_1348), .A1 (n_1263), .B0 (n_1347), .Y (n_2624));
  NAND2X1 g24687(.A (n_1366), .B (n_1631), .Y (n_2625));
  AOI21X1 g24688(.A0 (wb_ack_o), .A1 (wb_we_i), .B0 (n_215), .Y
       (n_2626));
  NAND2X1 g24689(.A (n_488), .B (n_1212), .Y (n_2627));
  NOR2X2 g24690(.A (n_2628), .B (n_2186), .Y (n_2629));
  OA21X1 g3(.A0 (u_sdrc_core_u_bs_convert_rd_xfr_count[0]), .A1
       (n_1282), .B0 (n_1194), .Y (n_2628));
  AOI21X1 g24691(.A0 (n_1627), .A1 (n_1273), .B0 (n_1272), .Y (n_2630));
  AOI21X1 g24692(.A0 (n_1663), .A1 (n_1273), .B0 (n_1050), .Y (n_2631));
  NAND2X1 g24693(.A (n_944), .B (n_831), .Y (n_2632));
  NAND2X1 g24694(.A (n_932), .B (n_825), .Y (n_2633));
  NAND2X1 g24695(.A (n_930), .B (n_827), .Y (n_2634));
  NAND2X1 g24696(.A (n_928), .B (n_829), .Y (n_2635));
  AOI21X1 g24697(.A0 (u_sdrc_core_u_bank_ctl_bank3_fsm_bank_st[0]), .A1
       (n_1762), .B0 (n_1012), .Y (n_2637));
  OAI31X1 g24698(.A0 (u_wb2sdrc_u_cmdfifo_rd_cnt[0]), .A1
       (u_wb2sdrc_u_cmdfifo_rd_cnt[1]), .A2
       (u_wb2sdrc_u_cmdfifo_rd_cnt[2]), .B0 (u_wb2sdrc_cmdfifo_empty),
       .Y (n_2638));
  NAND2X1 g24699(.A (n_2059), .B (n_683), .Y (n_2639));
  AOI21X1 g24700(.A0 (u_sdrc_core_u_bank_ctl_bank0_fsm_bank_st[0]), .A1
       (n_907), .B0 (n_899), .Y (n_2640));
  AOI21X1 g24701(.A0 (u_sdrc_core_u_bank_ctl_bank2_fsm_bank_st[0]), .A1
       (n_902), .B0 (n_936), .Y (n_2641));
  AOI21X1 g24702(.A0 (n_147), .A1 (n_148), .B0
       (u_sdrc_core_u_bank_ctl_rank_cnt[2]), .Y (n_2642));
  AOI2BB1X1 g24703(.A0N (n_2643), .A1N (n_2322), .B0 (n_2213), .Y
       (n_2644));
  OR3XL g24704(.A (n_2323), .B (n_2320), .C (n_2321), .Y (n_2643));
  INVXL g24705(.A (n_2645), .Y (n_2646));
  AOI222X1 g24706(.A0 (n_2322), .A1 (n_2536), .B0 (n_2320), .B1
       (n_2568), .C0 (n_2321), .C1 (n_2553), .Y (n_2645));
  AOI2BB1X1 g24707(.A0N (n_2647), .A1N (n_2321), .B0 (n_2214), .Y
       (n_2648));
  OR3XL g24708(.A (n_2322), .B (n_2320), .C (n_2323), .Y (n_2647));
  NAND2BX1 g24709(.AN (n_2223), .B (n_2321), .Y (n_2649));
  OR4X1 g24710(.A (n_2322), .B (n_2323), .C (n_2320), .D (n_2321), .Y
       (n_2650));
  NOR2BX1 g24711(.AN
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_11), .B
       (n_2652), .Y (n_2651));
  NOR2X1 g24712(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_19), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_13), .Y
       (n_2652));
  AND2X1 g24713(.A
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_13), .B
       (csa_tree_u_sdrc_core_u_req_gen_gt_224_45_groupi_n_19), .Y
       (n_2653));
  XNOR2X1 g24714(.A (u_sdrc_core_u_xfr_ctl_l_len[6]), .B
       (dec_u_sdrc_core_u_xfr_ctl_sub_281_31_n_8), .Y (n_2654));
endmodule

