$date
	Sun Aug 09 00:15:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out8 $end
$var wire 1 " out7 $end
$var wire 1 # out6 $end
$var wire 1 $ out5 $end
$var wire 1 % out4 $end
$var wire 1 & out3 $end
$var wire 1 ' out2 $end
$var wire 1 ( out1 $end
$var reg 1 ) r1 $end
$var reg 1 * r10 $end
$var reg 1 + r11 $end
$var reg 1 , r12 $end
$var reg 1 - r13 $end
$var reg 1 . r14 $end
$var reg 1 / r15 $end
$var reg 1 0 r16 $end
$var reg 1 1 r17 $end
$var reg 1 2 r18 $end
$var reg 1 3 r19 $end
$var reg 1 4 r2 $end
$var reg 1 5 r20 $end
$var reg 1 6 r21 $end
$var reg 1 7 r22 $end
$var reg 1 8 r23 $end
$var reg 1 9 r24 $end
$var reg 1 : r25 $end
$var reg 1 ; r26 $end
$var reg 1 < r27 $end
$var reg 1 = r28 $end
$var reg 1 > r3 $end
$var reg 1 ? r4 $end
$var reg 1 @ r5 $end
$var reg 1 A r6 $end
$var reg 1 B r7 $end
$var reg 1 C r8 $end
$var reg 1 D r9 $end
$scope module G1 $end
$var wire 1 ) A $end
$var wire 1 4 B $end
$var wire 1 > C $end
$var wire 1 ( Y $end
$var wire 1 E notA $end
$var wire 1 F notB $end
$var wire 1 G notC $end
$var wire 1 H w1 $end
$var wire 1 I w2 $end
$var wire 1 J w3 $end
$upscope $end
$scope module G2 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 A C $end
$var wire 1 ' Y $end
$upscope $end
$scope module G3 $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 D C $end
$var wire 1 * D $end
$var wire 1 & Y $end
$var wire 1 K notA $end
$var wire 1 L notB $end
$var wire 1 M notC $end
$var wire 1 N notD $end
$var wire 1 O w1 $end
$var wire 1 P w2 $end
$var wire 1 Q w3 $end
$var wire 1 R w4 $end
$var wire 1 S w5 $end
$var wire 1 T w6 $end
$var wire 1 U w7 $end
$var wire 1 V w8 $end
$upscope $end
$scope module G4 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 % Y $end
$var wire 1 W notD $end
$var wire 1 X w1 $end
$var wire 1 Y w2 $end
$var wire 1 Z w3 $end
$upscope $end
$scope module OP1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 1 C $end
$var wire 1 2 D $end
$var wire 1 $ Y $end
$upscope $end
$scope module OP2 $end
$var wire 1 3 A $end
$var wire 1 5 B $end
$var wire 1 6 C $end
$var wire 1 # Y $end
$upscope $end
$scope module OP3 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 : D $end
$var wire 1 " Y $end
$upscope $end
$scope module OP4 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 = C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
0J
0I
1H
1G
1F
1E
xD
xC
xB
xA
x@
x?
0>
x=
x<
x;
x:
x9
x8
x7
x6
x5
04
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0H
0G
1>
#2
1(
1H
1G
0F
0>
14
#3
0(
0H
0G
1>
#4
1(
1I
1G
1F
0E
0>
04
1)
#5
0G
1J
1>
#6
0(
0I
1G
0J
0F
0>
14
#7
1(
0G
1J
1>
#10
1'
0A
0@
0?
#11
1A
#12
0'
0A
1@
#13
1A
#14
1'
0A
0@
1?
#15
1A
#16
0'
0A
1@
#17
1A
#19
1&
1O
1N
1M
0P
1L
0Q
0R
1K
0S
0T
0U
0V
0*
0D
0C
0B
#20
0&
0O
0N
1*
#21
1N
0M
0*
1D
#22
1&
0N
1P
1*
#23
0&
1N
1M
0P
0L
0*
0D
1C
#24
1&
0N
1Q
1*
#25
1&
1R
1N
0Q
0M
0*
1D
#26
0&
0R
0N
1*
#27
1N
1M
1L
0K
0*
0D
0C
1B
#28
1&
0N
1S
1*
#29
1&
1T
1N
0S
0M
0*
1D
#30
0&
0T
0N
1*
#31
1&
1U
1N
1M
0L
0*
0D
1C
#32
0&
0U
0N
1*
#33
1N
0M
0*
1D
#34
1&
0N
1V
1*
#36
0%
1W
0Y
0X
0Z
0.
0-
0,
0+
#37
0W
1.
#38
1W
0.
1-
#39
0W
1.
#40
1W
0.
0-
1,
#41
1%
0W
1Y
1.
#42
0%
1W
0Y
0.
1-
#43
1%
0W
1Y
1.
#44
1X
1%
1W
0Y
0.
0-
0,
1+
#45
0%
0X
0W
1.
#46
1X
1%
1W
1Z
0.
1-
#47
0X
0W
1.
#48
1X
1%
1W
0Z
0.
0-
1,
#49
0X
0W
1Y
1.
#50
1X
1W
0Y
1Z
0.
1-
#51
0X
0W
1Y
1.
#53
1$
02
01
00
0/
#54
0$
12
#55
02
11
#56
12
#57
02
01
10
#58
12
#59
02
11
#60
12
#61
1$
02
01
00
1/
#62
12
#63
02
11
#64
12
#65
1$
02
01
10
#66
12
#67
02
11
#68
0$
12
#70
1#
06
05
03
#71
16
#72
0#
06
15
#73
1#
16
#74
06
05
13
#75
16
#76
0#
06
15
#77
1#
16
#79
0"
0:
09
08
07
#80
1"
1:
#81
0"
0:
19
#82
1:
#83
1"
0:
09
18
#84
1:
#85
0:
19
#86
1:
#87
0"
0:
09
08
17
#88
1"
1:
#89
0"
0:
19
#90
1"
1:
#91
0:
09
18
#92
1:
#93
0:
19
#94
1:
#96
1!
0=
0<
0;
#97
0!
1=
#98
1!
0=
1<
#99
1=
#100
0!
0=
0<
1;
#101
1=
#102
1!
0=
1<
#103
1=
#111
