$date
	Tue Sep 27 23:42:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counting $end
$var wire 1 ! ans $end
$var reg 1 " clk $end
$var reg 2 # num [1:0] $end
$scope module u_counting $end
$var wire 1 " clk $end
$var wire 2 $ num [1:0] $end
$var wire 1 ! ans $end
$var reg 2 % status [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
b1 #
b1 $
#25000
b1 %
1"
#30000
b10 #
b10 $
0"
#35000
b10 %
1"
#40000
b11 #
b11 $
0"
#45000
1!
b11 %
1"
#50000
0"
#55000
1"
#60000
b1 #
b1 $
0"
#65000
0!
b1 %
1"
#70000
b10 #
b10 $
0"
#75000
b10 %
1"
#80000
b1 #
b1 $
0"
#85000
b1 %
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
b10 #
b10 $
0"
#115000
b10 %
1"
#120000
0"
#125000
1"
#130000
b11 #
b11 $
0"
#135000
1!
b11 %
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
b1 #
b1 $
0"
#165000
0!
b1 %
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
