{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@103:113@HdlIdDef", "    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n    \n    assign up_clk = s_axi_aclk;\n    assign up_rstn = s_axi_aresetn;\n"], "Clone Blocks": [["hdl/library/axi_ad9122/axi_ad9122.v@139:149", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@83:93", "wire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@138:148", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@107:117", "  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@115:125", "  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@98:108", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@118:128", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@118:128", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@114:124", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@78:88", "\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@116:126", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@153:163", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@140:150", "  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@156:166", "  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n  wire            up_rack_tx_s;\n  wire            up_adc_ce;\n  wire            up_dac_ce;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@101:111", "    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n    \n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@621:631", "  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n\n  // channel broadcast\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@115:125", "  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@117:127", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@117:127", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@114:124", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@153:163", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@105:115", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@115:125", "  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@93:103", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@122:132", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@119:129", "  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@100:110", "  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@154:164", "  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@120:130", "  wire                                    up_wreq_s;\n  wire    [ 13:0]                         up_waddr_s;\n  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@80:90", "  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@236:246", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@106:116", "  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@84:94", "wire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@121:131", "  wire    [ 13:0]                         up_waddr_s;\n  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@121:131", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@154:164", "  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@102:112", "    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n    \n    assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@106:116", "  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@122:132", "  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@235:245", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@77:87", "  input       [ 2:0]      s_axi_arprot);\n\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@114:124", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@92:102", "  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@99:109", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@104:114", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"]], "Diff Content": {"Delete": [[108, "    wire              up_rack_s;\n"]], "Add": []}}