// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_top,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=12.600000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.198000,HLS_SYN_LAT=1620237,HLS_SYN_TPT=none,HLS_SYN_MEM=14,HLS_SYN_DSP=0,HLS_SYN_FF=15039,HLS_SYN_LUT=49016,HLS_VERSION=2025_1}" *)

module top (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY,
        m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY,
        m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID,
        m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA,
        m_axi_gmem_in_RLAST,
        m_axi_gmem_in_RID,
        m_axi_gmem_in_RUSER,
        m_axi_gmem_in_RRESP,
        m_axi_gmem_in_BVALID,
        m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP,
        m_axi_gmem_in_BID,
        m_axi_gmem_in_BUSER,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_IN_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_OUT_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_IN_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_OUT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_in_AWVALID;
input   m_axi_gmem_in_AWREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_AWADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_AWID;
output  [7:0] m_axi_gmem_in_AWLEN;
output  [2:0] m_axi_gmem_in_AWSIZE;
output  [1:0] m_axi_gmem_in_AWBURST;
output  [1:0] m_axi_gmem_in_AWLOCK;
output  [3:0] m_axi_gmem_in_AWCACHE;
output  [2:0] m_axi_gmem_in_AWPROT;
output  [3:0] m_axi_gmem_in_AWQOS;
output  [3:0] m_axi_gmem_in_AWREGION;
output  [C_M_AXI_GMEM_IN_AWUSER_WIDTH - 1:0] m_axi_gmem_in_AWUSER;
output   m_axi_gmem_in_WVALID;
input   m_axi_gmem_in_WREADY;
output  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_WDATA;
output  [C_M_AXI_GMEM_IN_WSTRB_WIDTH - 1:0] m_axi_gmem_in_WSTRB;
output   m_axi_gmem_in_WLAST;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_WID;
output  [C_M_AXI_GMEM_IN_WUSER_WIDTH - 1:0] m_axi_gmem_in_WUSER;
output   m_axi_gmem_in_ARVALID;
input   m_axi_gmem_in_ARREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_ARADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_ARID;
output  [7:0] m_axi_gmem_in_ARLEN;
output  [2:0] m_axi_gmem_in_ARSIZE;
output  [1:0] m_axi_gmem_in_ARBURST;
output  [1:0] m_axi_gmem_in_ARLOCK;
output  [3:0] m_axi_gmem_in_ARCACHE;
output  [2:0] m_axi_gmem_in_ARPROT;
output  [3:0] m_axi_gmem_in_ARQOS;
output  [3:0] m_axi_gmem_in_ARREGION;
output  [C_M_AXI_GMEM_IN_ARUSER_WIDTH - 1:0] m_axi_gmem_in_ARUSER;
input   m_axi_gmem_in_RVALID;
output   m_axi_gmem_in_RREADY;
input  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_RDATA;
input   m_axi_gmem_in_RLAST;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_RID;
input  [C_M_AXI_GMEM_IN_RUSER_WIDTH - 1:0] m_axi_gmem_in_RUSER;
input  [1:0] m_axi_gmem_in_RRESP;
input   m_axi_gmem_in_BVALID;
output   m_axi_gmem_in_BREADY;
input  [1:0] m_axi_gmem_in_BRESP;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_BID;
input  [C_M_AXI_GMEM_IN_BUSER_WIDTH - 1:0] m_axi_gmem_in_BUSER;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_AWADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_AWID;
output  [7:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [C_M_AXI_GMEM_OUT_AWUSER_WIDTH - 1:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_WDATA;
output  [C_M_AXI_GMEM_OUT_WSTRB_WIDTH - 1:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_WID;
output  [C_M_AXI_GMEM_OUT_WUSER_WIDTH - 1:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_ARADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_ARID;
output  [7:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [C_M_AXI_GMEM_OUT_ARUSER_WIDTH - 1:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_RID;
input  [C_M_AXI_GMEM_OUT_RUSER_WIDTH - 1:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_BID;
input  [C_M_AXI_GMEM_OUT_BUSER_WIDTH - 1:0] m_axi_gmem_out_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] image_r;
wire   [63:0] conv1_out;
wire   [63:0] pool1_out;
wire   [63:0] conv2_out;
wire   [63:0] pool2_out;
wire   [63:0] flat_out;
wire   [63:0] fc1_out;
wire   [63:0] fc2_out;
reg    prediction_reg_ap_vld;
wire   [31:0] ctrl;
wire   [31:0] status_i;
reg   [31:0] status_o;
reg    status_o_ap_vld;
reg    magic_ap_vld;
reg    bytes_rd_ap_vld;
reg    bytes_wr_ap_vld;
reg    cycle_count_ap_vld;
reg   [63:0] fc2_out_read_reg_555;
reg   [63:0] fc1_out_read_reg_561;
reg   [63:0] flat_out_read_reg_567;
reg   [63:0] pool2_out_read_reg_573;
reg   [63:0] conv2_out_read_reg_579;
reg   [63:0] pool1_out_read_reg_585;
reg   [63:0] conv1_out_read_reg_591;
reg   [63:0] image_r_read_reg_597;
reg   [61:0] p_cast_reg_611;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state18;
reg   [31:0] max_val_reg_621;
wire    ap_CS_fsm_state19;
reg   [3:0] logits_address0;
reg    logits_ce0;
reg    logits_we0;
wire   [31:0] logits_q0;
wire    grp_c1_fu_368_ap_start;
wire    grp_c1_fu_368_ap_done;
wire    grp_c1_fu_368_ap_idle;
wire    grp_c1_fu_368_ap_ready;
wire    grp_c1_fu_368_m_axi_gmem_in_0_AWVALID;
wire   [63:0] grp_c1_fu_368_m_axi_gmem_in_0_AWADDR;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_in_0_AWID;
wire   [31:0] grp_c1_fu_368_m_axi_gmem_in_0_AWLEN;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_in_0_AWSIZE;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_in_0_AWBURST;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_in_0_AWLOCK;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_in_0_AWCACHE;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_in_0_AWPROT;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_in_0_AWQOS;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_in_0_AWREGION;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_in_0_AWUSER;
wire    grp_c1_fu_368_m_axi_gmem_in_0_WVALID;
wire   [31:0] grp_c1_fu_368_m_axi_gmem_in_0_WDATA;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_in_0_WSTRB;
wire    grp_c1_fu_368_m_axi_gmem_in_0_WLAST;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_in_0_WID;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_in_0_WUSER;
wire    grp_c1_fu_368_m_axi_gmem_in_0_ARVALID;
wire   [63:0] grp_c1_fu_368_m_axi_gmem_in_0_ARADDR;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_in_0_ARID;
wire   [31:0] grp_c1_fu_368_m_axi_gmem_in_0_ARLEN;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_in_0_ARSIZE;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_in_0_ARBURST;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_in_0_ARLOCK;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_in_0_ARCACHE;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_in_0_ARPROT;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_in_0_ARQOS;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_in_0_ARREGION;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_in_0_ARUSER;
wire    grp_c1_fu_368_m_axi_gmem_in_0_RREADY;
wire    grp_c1_fu_368_m_axi_gmem_in_0_BREADY;
wire    grp_c1_fu_368_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_c1_fu_368_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_c1_fu_368_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_out_0_AWUSER;
wire    grp_c1_fu_368_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_c1_fu_368_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_out_0_WSTRB;
wire    grp_c1_fu_368_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_out_0_WID;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_out_0_WUSER;
wire    grp_c1_fu_368_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_c1_fu_368_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_c1_fu_368_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_c1_fu_368_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_c1_fu_368_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_c1_fu_368_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_c1_fu_368_m_axi_gmem_out_0_ARUSER;
wire    grp_c1_fu_368_m_axi_gmem_out_0_RREADY;
wire    grp_c1_fu_368_m_axi_gmem_out_0_BREADY;
wire   [31:0] grp_c1_fu_368_grp_fu_626_p_din0;
wire   [31:0] grp_c1_fu_368_grp_fu_626_p_din1;
wire   [1:0] grp_c1_fu_368_grp_fu_626_p_opcode;
wire    grp_c1_fu_368_grp_fu_626_p_ce;
wire   [31:0] grp_c1_fu_368_grp_fu_630_p_din0;
wire   [31:0] grp_c1_fu_368_grp_fu_630_p_din1;
wire    grp_c1_fu_368_grp_fu_630_p_ce;
wire   [31:0] grp_c1_fu_368_grp_fu_634_p_din0;
wire   [31:0] grp_c1_fu_368_grp_fu_634_p_din1;
wire   [4:0] grp_c1_fu_368_grp_fu_634_p_opcode;
wire    grp_c1_fu_368_grp_fu_634_p_ce;
wire    grp_m1_fu_430_ap_start;
wire    grp_m1_fu_430_ap_done;
wire    grp_m1_fu_430_ap_idle;
wire    grp_m1_fu_430_ap_ready;
wire    grp_m1_fu_430_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_m1_fu_430_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_m1_fu_430_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_m1_fu_430_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_m1_fu_430_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_m1_fu_430_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_m1_fu_430_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_m1_fu_430_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_m1_fu_430_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_m1_fu_430_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_m1_fu_430_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_m1_fu_430_m_axi_gmem_out_0_AWUSER;
wire    grp_m1_fu_430_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_m1_fu_430_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_m1_fu_430_m_axi_gmem_out_0_WSTRB;
wire    grp_m1_fu_430_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_m1_fu_430_m_axi_gmem_out_0_WID;
wire   [0:0] grp_m1_fu_430_m_axi_gmem_out_0_WUSER;
wire    grp_m1_fu_430_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_m1_fu_430_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_m1_fu_430_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_m1_fu_430_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_m1_fu_430_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_m1_fu_430_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_m1_fu_430_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_m1_fu_430_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_m1_fu_430_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_m1_fu_430_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_m1_fu_430_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_m1_fu_430_m_axi_gmem_out_0_ARUSER;
wire    grp_m1_fu_430_m_axi_gmem_out_0_RREADY;
wire    grp_m1_fu_430_m_axi_gmem_out_0_BREADY;
wire   [31:0] grp_m1_fu_430_grp_fu_634_p_din0;
wire   [31:0] grp_m1_fu_430_grp_fu_634_p_din1;
wire   [4:0] grp_m1_fu_430_grp_fu_634_p_opcode;
wire    grp_m1_fu_430_grp_fu_634_p_ce;
wire    grp_c2_fu_438_ap_start;
wire    grp_c2_fu_438_ap_done;
wire    grp_c2_fu_438_ap_idle;
wire    grp_c2_fu_438_ap_ready;
wire    grp_c2_fu_438_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_c2_fu_438_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_c2_fu_438_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_c2_fu_438_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_c2_fu_438_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_c2_fu_438_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_c2_fu_438_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_c2_fu_438_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_c2_fu_438_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_c2_fu_438_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_c2_fu_438_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_c2_fu_438_m_axi_gmem_out_0_AWUSER;
wire    grp_c2_fu_438_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_c2_fu_438_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_c2_fu_438_m_axi_gmem_out_0_WSTRB;
wire    grp_c2_fu_438_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_c2_fu_438_m_axi_gmem_out_0_WID;
wire   [0:0] grp_c2_fu_438_m_axi_gmem_out_0_WUSER;
wire    grp_c2_fu_438_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_c2_fu_438_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_c2_fu_438_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_c2_fu_438_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_c2_fu_438_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_c2_fu_438_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_c2_fu_438_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_c2_fu_438_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_c2_fu_438_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_c2_fu_438_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_c2_fu_438_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_c2_fu_438_m_axi_gmem_out_0_ARUSER;
wire    grp_c2_fu_438_m_axi_gmem_out_0_RREADY;
wire    grp_c2_fu_438_m_axi_gmem_out_0_BREADY;
wire   [31:0] grp_c2_fu_438_grp_fu_626_p_din0;
wire   [31:0] grp_c2_fu_438_grp_fu_626_p_din1;
wire   [1:0] grp_c2_fu_438_grp_fu_626_p_opcode;
wire    grp_c2_fu_438_grp_fu_626_p_ce;
wire   [31:0] grp_c2_fu_438_grp_fu_630_p_din0;
wire   [31:0] grp_c2_fu_438_grp_fu_630_p_din1;
wire    grp_c2_fu_438_grp_fu_630_p_ce;
wire   [31:0] grp_c2_fu_438_grp_fu_634_p_din0;
wire   [31:0] grp_c2_fu_438_grp_fu_634_p_din1;
wire   [4:0] grp_c2_fu_438_grp_fu_634_p_opcode;
wire    grp_c2_fu_438_grp_fu_634_p_ce;
wire    grp_m2_fu_450_ap_start;
wire    grp_m2_fu_450_ap_done;
wire    grp_m2_fu_450_ap_idle;
wire    grp_m2_fu_450_ap_ready;
wire    grp_m2_fu_450_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_m2_fu_450_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_m2_fu_450_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_m2_fu_450_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_m2_fu_450_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_m2_fu_450_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_m2_fu_450_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_m2_fu_450_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_m2_fu_450_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_m2_fu_450_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_m2_fu_450_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_m2_fu_450_m_axi_gmem_out_0_AWUSER;
wire    grp_m2_fu_450_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_m2_fu_450_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_m2_fu_450_m_axi_gmem_out_0_WSTRB;
wire    grp_m2_fu_450_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_m2_fu_450_m_axi_gmem_out_0_WID;
wire   [0:0] grp_m2_fu_450_m_axi_gmem_out_0_WUSER;
wire    grp_m2_fu_450_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_m2_fu_450_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_m2_fu_450_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_m2_fu_450_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_m2_fu_450_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_m2_fu_450_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_m2_fu_450_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_m2_fu_450_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_m2_fu_450_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_m2_fu_450_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_m2_fu_450_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_m2_fu_450_m_axi_gmem_out_0_ARUSER;
wire    grp_m2_fu_450_m_axi_gmem_out_0_RREADY;
wire    grp_m2_fu_450_m_axi_gmem_out_0_BREADY;
wire   [31:0] grp_m2_fu_450_grp_fu_634_p_din0;
wire   [31:0] grp_m2_fu_450_grp_fu_634_p_din1;
wire   [4:0] grp_m2_fu_450_grp_fu_634_p_opcode;
wire    grp_m2_fu_450_grp_fu_634_p_ce;
wire    grp_f1_fu_458_ap_start;
wire    grp_f1_fu_458_ap_done;
wire    grp_f1_fu_458_ap_idle;
wire    grp_f1_fu_458_ap_ready;
wire    grp_f1_fu_458_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_f1_fu_458_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_f1_fu_458_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_f1_fu_458_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_f1_fu_458_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_f1_fu_458_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_f1_fu_458_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_f1_fu_458_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_f1_fu_458_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_f1_fu_458_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_f1_fu_458_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_f1_fu_458_m_axi_gmem_out_0_AWUSER;
wire    grp_f1_fu_458_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_f1_fu_458_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_f1_fu_458_m_axi_gmem_out_0_WSTRB;
wire    grp_f1_fu_458_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_f1_fu_458_m_axi_gmem_out_0_WID;
wire   [0:0] grp_f1_fu_458_m_axi_gmem_out_0_WUSER;
wire    grp_f1_fu_458_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_f1_fu_458_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_f1_fu_458_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_f1_fu_458_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_f1_fu_458_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_f1_fu_458_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_f1_fu_458_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_f1_fu_458_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_f1_fu_458_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_f1_fu_458_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_f1_fu_458_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_f1_fu_458_m_axi_gmem_out_0_ARUSER;
wire    grp_f1_fu_458_m_axi_gmem_out_0_RREADY;
wire    grp_f1_fu_458_m_axi_gmem_out_0_BREADY;
wire    grp_fc_400_120_s_fu_466_ap_start;
wire    grp_fc_400_120_s_fu_466_ap_done;
wire    grp_fc_400_120_s_fu_466_ap_idle;
wire    grp_fc_400_120_s_fu_466_ap_ready;
wire    grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWUSER;
wire    grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WSTRB;
wire    grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WID;
wire   [0:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WUSER;
wire    grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARUSER;
wire    grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_RREADY;
wire    grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_BREADY;
wire   [31:0] grp_fc_400_120_s_fu_466_grp_fu_626_p_din0;
wire   [31:0] grp_fc_400_120_s_fu_466_grp_fu_626_p_din1;
wire   [1:0] grp_fc_400_120_s_fu_466_grp_fu_626_p_opcode;
wire    grp_fc_400_120_s_fu_466_grp_fu_626_p_ce;
wire   [31:0] grp_fc_400_120_s_fu_466_grp_fu_630_p_din0;
wire   [31:0] grp_fc_400_120_s_fu_466_grp_fu_630_p_din1;
wire    grp_fc_400_120_s_fu_466_grp_fu_630_p_ce;
wire   [31:0] grp_fc_400_120_s_fu_466_grp_fu_634_p_din0;
wire   [31:0] grp_fc_400_120_s_fu_466_grp_fu_634_p_din1;
wire   [4:0] grp_fc_400_120_s_fu_466_grp_fu_634_p_opcode;
wire    grp_fc_400_120_s_fu_466_grp_fu_634_p_ce;
wire    grp_fc_120_84_s_fu_478_ap_start;
wire    grp_fc_120_84_s_fu_478_ap_done;
wire    grp_fc_120_84_s_fu_478_ap_idle;
wire    grp_fc_120_84_s_fu_478_ap_ready;
wire    grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWUSER;
wire    grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WSTRB;
wire    grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WID;
wire   [0:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WUSER;
wire    grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARUSER;
wire    grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_RREADY;
wire    grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_BREADY;
wire   [31:0] grp_fc_120_84_s_fu_478_grp_fu_626_p_din0;
wire   [31:0] grp_fc_120_84_s_fu_478_grp_fu_626_p_din1;
wire   [1:0] grp_fc_120_84_s_fu_478_grp_fu_626_p_opcode;
wire    grp_fc_120_84_s_fu_478_grp_fu_626_p_ce;
wire   [31:0] grp_fc_120_84_s_fu_478_grp_fu_630_p_din0;
wire   [31:0] grp_fc_120_84_s_fu_478_grp_fu_630_p_din1;
wire    grp_fc_120_84_s_fu_478_grp_fu_630_p_ce;
wire   [31:0] grp_fc_120_84_s_fu_478_grp_fu_634_p_din0;
wire   [31:0] grp_fc_120_84_s_fu_478_grp_fu_634_p_din1;
wire   [4:0] grp_fc_120_84_s_fu_478_grp_fu_634_p_opcode;
wire    grp_fc_120_84_s_fu_478_grp_fu_634_p_ce;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_ready;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWUSER;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WSTRB;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WID;
wire   [0:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WUSER;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARUSER;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_RREADY;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_BREADY;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_address0;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_d0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_din0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_din1;
wire   [1:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_opcode;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_ce;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_din0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_din1;
wire    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_ce;
wire    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_logits_address0;
wire    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_logits_ce0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_argmax_out;
wire    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_argmax_out_ap_vld;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_din0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_din1;
wire   [4:0] grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_opcode;
wire    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_ce;
wire    gmem_in_0_AWREADY;
wire    gmem_in_0_WREADY;
reg    gmem_in_0_ARVALID;
wire    gmem_in_0_ARREADY;
wire    gmem_in_0_RVALID;
reg    gmem_in_0_RREADY;
wire   [31:0] gmem_in_0_RDATA;
wire   [8:0] gmem_in_0_RFIFONUM;
wire    gmem_in_0_BVALID;
reg    gmem_out_0_AWVALID;
wire    gmem_out_0_AWREADY;
reg   [63:0] gmem_out_0_AWADDR;
reg   [31:0] gmem_out_0_AWLEN;
reg    gmem_out_0_WVALID;
wire    gmem_out_0_WREADY;
reg   [31:0] gmem_out_0_WDATA;
reg   [3:0] gmem_out_0_WSTRB;
reg    gmem_out_0_ARVALID;
wire    gmem_out_0_ARREADY;
reg   [63:0] gmem_out_0_ARADDR;
reg   [31:0] gmem_out_0_ARLEN;
wire    gmem_out_0_RVALID;
reg    gmem_out_0_RREADY;
wire   [31:0] gmem_out_0_RDATA;
wire   [8:0] gmem_out_0_RFIFONUM;
wire    gmem_out_0_BVALID;
reg    gmem_out_0_BREADY;
reg    grp_c1_fu_368_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_m1_fu_430_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_c2_fu_438_ap_start_reg;
reg   [21:0] ap_NS_fsm;
wire    ap_NS_fsm_state6;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_m2_fu_450_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_f1_fu_458_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fc_400_120_s_fu_466_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_fc_120_84_s_fu_478_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire   [0:0] tmp_fu_515_p3;
wire   [31:0] or_ln_fu_546_p3;
reg    logits_ce0_local;
wire   [22:0] tmp_4_fu_536_p4;
wire   [31:0] grp_fu_626_p2;
reg   [31:0] grp_fu_626_p0;
reg   [31:0] grp_fu_626_p1;
reg    grp_fu_626_ce;
wire   [31:0] grp_fu_630_p2;
reg   [31:0] grp_fu_630_p0;
reg   [31:0] grp_fu_630_p1;
reg    grp_fu_630_ce;
wire   [0:0] grp_fu_634_p2;
reg   [31:0] grp_fu_634_p0;
reg   [31:0] grp_fu_634_p1;
reg    grp_fu_634_ce;
reg   [4:0] grp_fu_634_opcode;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_c1_fu_368_ap_start_reg = 1'b0;
#0 grp_m1_fu_430_ap_start_reg = 1'b0;
#0 grp_c2_fu_438_ap_start_reg = 1'b0;
#0 grp_m2_fu_450_ap_start_reg = 1'b0;
#0 grp_f1_fu_458_ap_start_reg = 1'b0;
#0 grp_fc_400_120_s_fu_466_ap_start_reg = 1'b0;
#0 grp_fc_120_84_s_fu_478_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start_reg = 1'b0;
end

top_logits_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
logits_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(logits_address0),
    .ce0(logits_ce0),
    .we0(logits_we0),
    .d0(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_d0),
    .q0(logits_q0)
);

top_c1 grp_c1_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_c1_fu_368_ap_start),
    .ap_done(grp_c1_fu_368_ap_done),
    .ap_idle(grp_c1_fu_368_ap_idle),
    .ap_ready(grp_c1_fu_368_ap_ready),
    .m_axi_gmem_in_0_AWVALID(grp_c1_fu_368_m_axi_gmem_in_0_AWVALID),
    .m_axi_gmem_in_0_AWREADY(1'b0),
    .m_axi_gmem_in_0_AWADDR(grp_c1_fu_368_m_axi_gmem_in_0_AWADDR),
    .m_axi_gmem_in_0_AWID(grp_c1_fu_368_m_axi_gmem_in_0_AWID),
    .m_axi_gmem_in_0_AWLEN(grp_c1_fu_368_m_axi_gmem_in_0_AWLEN),
    .m_axi_gmem_in_0_AWSIZE(grp_c1_fu_368_m_axi_gmem_in_0_AWSIZE),
    .m_axi_gmem_in_0_AWBURST(grp_c1_fu_368_m_axi_gmem_in_0_AWBURST),
    .m_axi_gmem_in_0_AWLOCK(grp_c1_fu_368_m_axi_gmem_in_0_AWLOCK),
    .m_axi_gmem_in_0_AWCACHE(grp_c1_fu_368_m_axi_gmem_in_0_AWCACHE),
    .m_axi_gmem_in_0_AWPROT(grp_c1_fu_368_m_axi_gmem_in_0_AWPROT),
    .m_axi_gmem_in_0_AWQOS(grp_c1_fu_368_m_axi_gmem_in_0_AWQOS),
    .m_axi_gmem_in_0_AWREGION(grp_c1_fu_368_m_axi_gmem_in_0_AWREGION),
    .m_axi_gmem_in_0_AWUSER(grp_c1_fu_368_m_axi_gmem_in_0_AWUSER),
    .m_axi_gmem_in_0_WVALID(grp_c1_fu_368_m_axi_gmem_in_0_WVALID),
    .m_axi_gmem_in_0_WREADY(1'b0),
    .m_axi_gmem_in_0_WDATA(grp_c1_fu_368_m_axi_gmem_in_0_WDATA),
    .m_axi_gmem_in_0_WSTRB(grp_c1_fu_368_m_axi_gmem_in_0_WSTRB),
    .m_axi_gmem_in_0_WLAST(grp_c1_fu_368_m_axi_gmem_in_0_WLAST),
    .m_axi_gmem_in_0_WID(grp_c1_fu_368_m_axi_gmem_in_0_WID),
    .m_axi_gmem_in_0_WUSER(grp_c1_fu_368_m_axi_gmem_in_0_WUSER),
    .m_axi_gmem_in_0_ARVALID(grp_c1_fu_368_m_axi_gmem_in_0_ARVALID),
    .m_axi_gmem_in_0_ARREADY(gmem_in_0_ARREADY),
    .m_axi_gmem_in_0_ARADDR(grp_c1_fu_368_m_axi_gmem_in_0_ARADDR),
    .m_axi_gmem_in_0_ARID(grp_c1_fu_368_m_axi_gmem_in_0_ARID),
    .m_axi_gmem_in_0_ARLEN(grp_c1_fu_368_m_axi_gmem_in_0_ARLEN),
    .m_axi_gmem_in_0_ARSIZE(grp_c1_fu_368_m_axi_gmem_in_0_ARSIZE),
    .m_axi_gmem_in_0_ARBURST(grp_c1_fu_368_m_axi_gmem_in_0_ARBURST),
    .m_axi_gmem_in_0_ARLOCK(grp_c1_fu_368_m_axi_gmem_in_0_ARLOCK),
    .m_axi_gmem_in_0_ARCACHE(grp_c1_fu_368_m_axi_gmem_in_0_ARCACHE),
    .m_axi_gmem_in_0_ARPROT(grp_c1_fu_368_m_axi_gmem_in_0_ARPROT),
    .m_axi_gmem_in_0_ARQOS(grp_c1_fu_368_m_axi_gmem_in_0_ARQOS),
    .m_axi_gmem_in_0_ARREGION(grp_c1_fu_368_m_axi_gmem_in_0_ARREGION),
    .m_axi_gmem_in_0_ARUSER(grp_c1_fu_368_m_axi_gmem_in_0_ARUSER),
    .m_axi_gmem_in_0_RVALID(gmem_in_0_RVALID),
    .m_axi_gmem_in_0_RREADY(grp_c1_fu_368_m_axi_gmem_in_0_RREADY),
    .m_axi_gmem_in_0_RDATA(gmem_in_0_RDATA),
    .m_axi_gmem_in_0_RLAST(1'b0),
    .m_axi_gmem_in_0_RID(1'd0),
    .m_axi_gmem_in_0_RFIFONUM(gmem_in_0_RFIFONUM),
    .m_axi_gmem_in_0_RUSER(1'd0),
    .m_axi_gmem_in_0_RRESP(2'd0),
    .m_axi_gmem_in_0_BVALID(1'b0),
    .m_axi_gmem_in_0_BREADY(grp_c1_fu_368_m_axi_gmem_in_0_BREADY),
    .m_axi_gmem_in_0_BRESP(2'd0),
    .m_axi_gmem_in_0_BID(1'd0),
    .m_axi_gmem_in_0_BUSER(1'd0),
    .input_r(image_r_read_reg_597),
    .m_axi_gmem_out_0_AWVALID(grp_c1_fu_368_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_c1_fu_368_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_c1_fu_368_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_c1_fu_368_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_c1_fu_368_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_c1_fu_368_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_c1_fu_368_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_c1_fu_368_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_c1_fu_368_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_c1_fu_368_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_c1_fu_368_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_c1_fu_368_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_c1_fu_368_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_c1_fu_368_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_c1_fu_368_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_c1_fu_368_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_c1_fu_368_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_c1_fu_368_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_c1_fu_368_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(1'b0),
    .m_axi_gmem_out_0_ARADDR(grp_c1_fu_368_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_c1_fu_368_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_c1_fu_368_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_c1_fu_368_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_c1_fu_368_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_c1_fu_368_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_c1_fu_368_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_c1_fu_368_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_c1_fu_368_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_c1_fu_368_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_c1_fu_368_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(1'b0),
    .m_axi_gmem_out_0_RREADY(grp_c1_fu_368_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(32'd0),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(9'd0),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_c1_fu_368_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .output_r(conv1_out_read_reg_591),
    .grp_fu_626_p_din0(grp_c1_fu_368_grp_fu_626_p_din0),
    .grp_fu_626_p_din1(grp_c1_fu_368_grp_fu_626_p_din1),
    .grp_fu_626_p_opcode(grp_c1_fu_368_grp_fu_626_p_opcode),
    .grp_fu_626_p_dout0(grp_fu_626_p2),
    .grp_fu_626_p_ce(grp_c1_fu_368_grp_fu_626_p_ce),
    .grp_fu_630_p_din0(grp_c1_fu_368_grp_fu_630_p_din0),
    .grp_fu_630_p_din1(grp_c1_fu_368_grp_fu_630_p_din1),
    .grp_fu_630_p_dout0(grp_fu_630_p2),
    .grp_fu_630_p_ce(grp_c1_fu_368_grp_fu_630_p_ce),
    .grp_fu_634_p_din0(grp_c1_fu_368_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_c1_fu_368_grp_fu_634_p_din1),
    .grp_fu_634_p_opcode(grp_c1_fu_368_grp_fu_634_p_opcode),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_c1_fu_368_grp_fu_634_p_ce)
);

top_m1 grp_m1_fu_430(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_m1_fu_430_ap_start),
    .ap_done(grp_m1_fu_430_ap_done),
    .ap_idle(grp_m1_fu_430_ap_idle),
    .ap_ready(grp_m1_fu_430_ap_ready),
    .m_axi_gmem_out_0_AWVALID(grp_m1_fu_430_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_m1_fu_430_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_m1_fu_430_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_m1_fu_430_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_m1_fu_430_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_m1_fu_430_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_m1_fu_430_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_m1_fu_430_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_m1_fu_430_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_m1_fu_430_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_m1_fu_430_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_m1_fu_430_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_m1_fu_430_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_m1_fu_430_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_m1_fu_430_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_m1_fu_430_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_m1_fu_430_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_m1_fu_430_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_m1_fu_430_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(gmem_out_0_ARREADY),
    .m_axi_gmem_out_0_ARADDR(grp_m1_fu_430_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_m1_fu_430_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_m1_fu_430_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_m1_fu_430_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_m1_fu_430_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_m1_fu_430_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_m1_fu_430_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_m1_fu_430_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_m1_fu_430_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_m1_fu_430_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_m1_fu_430_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(gmem_out_0_RVALID),
    .m_axi_gmem_out_0_RREADY(grp_m1_fu_430_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(gmem_out_0_RDATA),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(gmem_out_0_RFIFONUM),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_m1_fu_430_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .input_r(conv1_out_read_reg_591),
    .output_r(pool1_out_read_reg_585),
    .grp_fu_634_p_din0(grp_m1_fu_430_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_m1_fu_430_grp_fu_634_p_din1),
    .grp_fu_634_p_opcode(grp_m1_fu_430_grp_fu_634_p_opcode),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_m1_fu_430_grp_fu_634_p_ce)
);

top_c2 grp_c2_fu_438(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_c2_fu_438_ap_start),
    .ap_done(grp_c2_fu_438_ap_done),
    .ap_idle(grp_c2_fu_438_ap_idle),
    .ap_ready(grp_c2_fu_438_ap_ready),
    .m_axi_gmem_out_0_AWVALID(grp_c2_fu_438_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_c2_fu_438_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_c2_fu_438_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_c2_fu_438_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_c2_fu_438_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_c2_fu_438_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_c2_fu_438_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_c2_fu_438_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_c2_fu_438_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_c2_fu_438_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_c2_fu_438_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_c2_fu_438_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_c2_fu_438_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_c2_fu_438_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_c2_fu_438_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_c2_fu_438_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_c2_fu_438_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_c2_fu_438_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_c2_fu_438_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(gmem_out_0_ARREADY),
    .m_axi_gmem_out_0_ARADDR(grp_c2_fu_438_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_c2_fu_438_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_c2_fu_438_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_c2_fu_438_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_c2_fu_438_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_c2_fu_438_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_c2_fu_438_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_c2_fu_438_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_c2_fu_438_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_c2_fu_438_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_c2_fu_438_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(gmem_out_0_RVALID),
    .m_axi_gmem_out_0_RREADY(grp_c2_fu_438_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(gmem_out_0_RDATA),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(gmem_out_0_RFIFONUM),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_c2_fu_438_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .input_r(pool1_out_read_reg_585),
    .output_r(conv2_out_read_reg_579),
    .grp_fu_626_p_din0(grp_c2_fu_438_grp_fu_626_p_din0),
    .grp_fu_626_p_din1(grp_c2_fu_438_grp_fu_626_p_din1),
    .grp_fu_626_p_opcode(grp_c2_fu_438_grp_fu_626_p_opcode),
    .grp_fu_626_p_dout0(grp_fu_626_p2),
    .grp_fu_626_p_ce(grp_c2_fu_438_grp_fu_626_p_ce),
    .grp_fu_630_p_din0(grp_c2_fu_438_grp_fu_630_p_din0),
    .grp_fu_630_p_din1(grp_c2_fu_438_grp_fu_630_p_din1),
    .grp_fu_630_p_dout0(grp_fu_630_p2),
    .grp_fu_630_p_ce(grp_c2_fu_438_grp_fu_630_p_ce),
    .grp_fu_634_p_din0(grp_c2_fu_438_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_c2_fu_438_grp_fu_634_p_din1),
    .grp_fu_634_p_opcode(grp_c2_fu_438_grp_fu_634_p_opcode),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_c2_fu_438_grp_fu_634_p_ce)
);

top_m2 grp_m2_fu_450(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_m2_fu_450_ap_start),
    .ap_done(grp_m2_fu_450_ap_done),
    .ap_idle(grp_m2_fu_450_ap_idle),
    .ap_ready(grp_m2_fu_450_ap_ready),
    .m_axi_gmem_out_0_AWVALID(grp_m2_fu_450_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_m2_fu_450_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_m2_fu_450_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_m2_fu_450_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_m2_fu_450_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_m2_fu_450_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_m2_fu_450_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_m2_fu_450_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_m2_fu_450_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_m2_fu_450_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_m2_fu_450_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_m2_fu_450_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_m2_fu_450_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_m2_fu_450_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_m2_fu_450_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_m2_fu_450_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_m2_fu_450_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_m2_fu_450_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_m2_fu_450_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(gmem_out_0_ARREADY),
    .m_axi_gmem_out_0_ARADDR(grp_m2_fu_450_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_m2_fu_450_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_m2_fu_450_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_m2_fu_450_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_m2_fu_450_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_m2_fu_450_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_m2_fu_450_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_m2_fu_450_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_m2_fu_450_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_m2_fu_450_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_m2_fu_450_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(gmem_out_0_RVALID),
    .m_axi_gmem_out_0_RREADY(grp_m2_fu_450_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(gmem_out_0_RDATA),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(gmem_out_0_RFIFONUM),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_m2_fu_450_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .input_r(conv2_out_read_reg_579),
    .output_r(pool2_out_read_reg_573),
    .grp_fu_634_p_din0(grp_m2_fu_450_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_m2_fu_450_grp_fu_634_p_din1),
    .grp_fu_634_p_opcode(grp_m2_fu_450_grp_fu_634_p_opcode),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_m2_fu_450_grp_fu_634_p_ce)
);

top_f1 grp_f1_fu_458(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_f1_fu_458_ap_start),
    .ap_done(grp_f1_fu_458_ap_done),
    .ap_idle(grp_f1_fu_458_ap_idle),
    .ap_ready(grp_f1_fu_458_ap_ready),
    .m_axi_gmem_out_0_AWVALID(grp_f1_fu_458_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_f1_fu_458_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_f1_fu_458_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_f1_fu_458_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_f1_fu_458_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_f1_fu_458_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_f1_fu_458_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_f1_fu_458_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_f1_fu_458_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_f1_fu_458_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_f1_fu_458_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_f1_fu_458_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_f1_fu_458_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_f1_fu_458_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_f1_fu_458_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_f1_fu_458_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_f1_fu_458_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_f1_fu_458_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_f1_fu_458_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(gmem_out_0_ARREADY),
    .m_axi_gmem_out_0_ARADDR(grp_f1_fu_458_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_f1_fu_458_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_f1_fu_458_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_f1_fu_458_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_f1_fu_458_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_f1_fu_458_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_f1_fu_458_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_f1_fu_458_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_f1_fu_458_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_f1_fu_458_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_f1_fu_458_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(gmem_out_0_RVALID),
    .m_axi_gmem_out_0_RREADY(grp_f1_fu_458_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(gmem_out_0_RDATA),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(gmem_out_0_RFIFONUM),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_f1_fu_458_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .input_r(pool2_out_read_reg_573),
    .output_r(flat_out_read_reg_567)
);

top_fc_400_120_s grp_fc_400_120_s_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fc_400_120_s_fu_466_ap_start),
    .ap_done(grp_fc_400_120_s_fu_466_ap_done),
    .ap_idle(grp_fc_400_120_s_fu_466_ap_idle),
    .ap_ready(grp_fc_400_120_s_fu_466_ap_ready),
    .m_axi_gmem_out_0_AWVALID(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(gmem_out_0_ARREADY),
    .m_axi_gmem_out_0_ARADDR(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(gmem_out_0_RVALID),
    .m_axi_gmem_out_0_RREADY(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(gmem_out_0_RDATA),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(gmem_out_0_RFIFONUM),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .input_r(flat_out_read_reg_567),
    .output_r(fc1_out_read_reg_561),
    .grp_fu_626_p_din0(grp_fc_400_120_s_fu_466_grp_fu_626_p_din0),
    .grp_fu_626_p_din1(grp_fc_400_120_s_fu_466_grp_fu_626_p_din1),
    .grp_fu_626_p_opcode(grp_fc_400_120_s_fu_466_grp_fu_626_p_opcode),
    .grp_fu_626_p_dout0(grp_fu_626_p2),
    .grp_fu_626_p_ce(grp_fc_400_120_s_fu_466_grp_fu_626_p_ce),
    .grp_fu_630_p_din0(grp_fc_400_120_s_fu_466_grp_fu_630_p_din0),
    .grp_fu_630_p_din1(grp_fc_400_120_s_fu_466_grp_fu_630_p_din1),
    .grp_fu_630_p_dout0(grp_fu_630_p2),
    .grp_fu_630_p_ce(grp_fc_400_120_s_fu_466_grp_fu_630_p_ce),
    .grp_fu_634_p_din0(grp_fc_400_120_s_fu_466_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_fc_400_120_s_fu_466_grp_fu_634_p_din1),
    .grp_fu_634_p_opcode(grp_fc_400_120_s_fu_466_grp_fu_634_p_opcode),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_fc_400_120_s_fu_466_grp_fu_634_p_ce)
);

top_fc_120_84_s grp_fc_120_84_s_fu_478(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fc_120_84_s_fu_478_ap_start),
    .ap_done(grp_fc_120_84_s_fu_478_ap_done),
    .ap_idle(grp_fc_120_84_s_fu_478_ap_idle),
    .ap_ready(grp_fc_120_84_s_fu_478_ap_ready),
    .m_axi_gmem_out_0_AWVALID(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(gmem_out_0_ARREADY),
    .m_axi_gmem_out_0_ARADDR(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(gmem_out_0_RVALID),
    .m_axi_gmem_out_0_RREADY(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(gmem_out_0_RDATA),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(gmem_out_0_RFIFONUM),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .input_r(fc1_out_read_reg_561),
    .output_r(fc2_out_read_reg_555),
    .grp_fu_626_p_din0(grp_fc_120_84_s_fu_478_grp_fu_626_p_din0),
    .grp_fu_626_p_din1(grp_fc_120_84_s_fu_478_grp_fu_626_p_din1),
    .grp_fu_626_p_opcode(grp_fc_120_84_s_fu_478_grp_fu_626_p_opcode),
    .grp_fu_626_p_dout0(grp_fu_626_p2),
    .grp_fu_626_p_ce(grp_fc_120_84_s_fu_478_grp_fu_626_p_ce),
    .grp_fu_630_p_din0(grp_fc_120_84_s_fu_478_grp_fu_630_p_din0),
    .grp_fu_630_p_din1(grp_fc_120_84_s_fu_478_grp_fu_630_p_din1),
    .grp_fu_630_p_dout0(grp_fu_630_p2),
    .grp_fu_630_p_ce(grp_fc_120_84_s_fu_478_grp_fu_630_p_ce),
    .grp_fu_634_p_din0(grp_fc_120_84_s_fu_478_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_fc_120_84_s_fu_478_grp_fu_634_p_din1),
    .grp_fu_634_p_opcode(grp_fc_120_84_s_fu_478_grp_fu_634_p_opcode),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_fc_120_84_s_fu_478_grp_fu_634_p_ce)
);

top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2 grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_ready),
    .m_axi_gmem_out_0_AWVALID(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(1'b0),
    .m_axi_gmem_out_0_AWADDR(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(1'b0),
    .m_axi_gmem_out_0_WDATA(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(gmem_out_0_ARREADY),
    .m_axi_gmem_out_0_ARADDR(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(gmem_out_0_RVALID),
    .m_axi_gmem_out_0_RREADY(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(gmem_out_0_RDATA),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(gmem_out_0_RFIFONUM),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(1'b0),
    .m_axi_gmem_out_0_BREADY(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(2'd0),
    .m_axi_gmem_out_0_BID(1'd0),
    .m_axi_gmem_out_0_BUSER(1'd0),
    .logits_address0(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_address0),
    .logits_ce0(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_ce0),
    .logits_we0(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_we0),
    .logits_d0(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_d0),
    .p_cast_cast(p_cast_reg_611),
    .grp_fu_626_p_din0(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_din0),
    .grp_fu_626_p_din1(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_din1),
    .grp_fu_626_p_opcode(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_opcode),
    .grp_fu_626_p_dout0(grp_fu_626_p2),
    .grp_fu_626_p_ce(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_ce),
    .grp_fu_630_p_din0(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_din0),
    .grp_fu_630_p_din1(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_din1),
    .grp_fu_630_p_dout0(grp_fu_630_p2),
    .grp_fu_630_p_ce(grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_ce)
);

top_top_Pipeline_VITIS_LOOP_198_3 grp_top_Pipeline_VITIS_LOOP_198_3_fu_508(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_ready),
    .max_val(max_val_reg_621),
    .logits_address0(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_logits_address0),
    .logits_ce0(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_logits_ce0),
    .logits_q0(logits_q0),
    .argmax_out(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_argmax_out),
    .argmax_out_ap_vld(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_argmax_out_ap_vld),
    .grp_fu_634_p_din0(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_din1),
    .grp_fu_634_p_opcode(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_opcode),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_ce)
);

top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .image_r(image_r),
    .conv1_out(conv1_out),
    .pool1_out(pool1_out),
    .conv2_out(conv2_out),
    .pool2_out(pool2_out),
    .flat_out(flat_out),
    .fc1_out(fc1_out),
    .fc2_out(fc2_out),
    .prediction_reg(grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_argmax_out),
    .prediction_reg_ap_vld(prediction_reg_ap_vld),
    .ctrl(ctrl),
    .status_o(status_o),
    .status_o_ap_vld(status_o_ap_vld),
    .status_i(status_i),
    .magic(32'd514785281),
    .magic_ap_vld(magic_ap_vld),
    .bytes_rd(32'd3136),
    .bytes_rd_ap_vld(bytes_rd_ap_vld),
    .bytes_wr(32'd33940),
    .bytes_wr_ap_vld(bytes_wr_ap_vld),
    .cycle_count(32'd0),
    .cycle_count_ap_vld(cycle_count_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

top_gmem_in_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_IN_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_IN_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_IN_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_IN_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_IN_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_IN_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_IN_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_IN_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_IN_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_IN_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_IN_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem_in_m_axi_U(
    .AWVALID(m_axi_gmem_in_AWVALID),
    .AWREADY(m_axi_gmem_in_AWREADY),
    .AWADDR(m_axi_gmem_in_AWADDR),
    .AWID(m_axi_gmem_in_AWID),
    .AWLEN(m_axi_gmem_in_AWLEN),
    .AWSIZE(m_axi_gmem_in_AWSIZE),
    .AWBURST(m_axi_gmem_in_AWBURST),
    .AWLOCK(m_axi_gmem_in_AWLOCK),
    .AWCACHE(m_axi_gmem_in_AWCACHE),
    .AWPROT(m_axi_gmem_in_AWPROT),
    .AWQOS(m_axi_gmem_in_AWQOS),
    .AWREGION(m_axi_gmem_in_AWREGION),
    .AWUSER(m_axi_gmem_in_AWUSER),
    .WVALID(m_axi_gmem_in_WVALID),
    .WREADY(m_axi_gmem_in_WREADY),
    .WDATA(m_axi_gmem_in_WDATA),
    .WSTRB(m_axi_gmem_in_WSTRB),
    .WLAST(m_axi_gmem_in_WLAST),
    .WID(m_axi_gmem_in_WID),
    .WUSER(m_axi_gmem_in_WUSER),
    .ARVALID(m_axi_gmem_in_ARVALID),
    .ARREADY(m_axi_gmem_in_ARREADY),
    .ARADDR(m_axi_gmem_in_ARADDR),
    .ARID(m_axi_gmem_in_ARID),
    .ARLEN(m_axi_gmem_in_ARLEN),
    .ARSIZE(m_axi_gmem_in_ARSIZE),
    .ARBURST(m_axi_gmem_in_ARBURST),
    .ARLOCK(m_axi_gmem_in_ARLOCK),
    .ARCACHE(m_axi_gmem_in_ARCACHE),
    .ARPROT(m_axi_gmem_in_ARPROT),
    .ARQOS(m_axi_gmem_in_ARQOS),
    .ARREGION(m_axi_gmem_in_ARREGION),
    .ARUSER(m_axi_gmem_in_ARUSER),
    .RVALID(m_axi_gmem_in_RVALID),
    .RREADY(m_axi_gmem_in_RREADY),
    .RDATA(m_axi_gmem_in_RDATA),
    .RLAST(m_axi_gmem_in_RLAST),
    .RID(m_axi_gmem_in_RID),
    .RUSER(m_axi_gmem_in_RUSER),
    .RRESP(m_axi_gmem_in_RRESP),
    .BVALID(m_axi_gmem_in_BVALID),
    .BREADY(m_axi_gmem_in_BREADY),
    .BRESP(m_axi_gmem_in_BRESP),
    .BID(m_axi_gmem_in_BID),
    .BUSER(m_axi_gmem_in_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_in_0_ARVALID),
    .I_CH0_ARREADY(gmem_in_0_ARREADY),
    .I_CH0_ARADDR(grp_c1_fu_368_m_axi_gmem_in_0_ARADDR),
    .I_CH0_ARLEN(grp_c1_fu_368_m_axi_gmem_in_0_ARLEN),
    .I_CH0_RVALID(gmem_in_0_RVALID),
    .I_CH0_RREADY(gmem_in_0_RREADY),
    .I_CH0_RDATA(gmem_in_0_RDATA),
    .I_CH0_RFIFONUM(gmem_in_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem_in_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem_in_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem_in_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

top_gmem_out_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_OUT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_OUT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_OUT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_OUT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_OUT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_OUT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_OUT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_OUT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_OUT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_OUT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_OUT_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_out_m_axi_U(
    .AWVALID(m_axi_gmem_out_AWVALID),
    .AWREADY(m_axi_gmem_out_AWREADY),
    .AWADDR(m_axi_gmem_out_AWADDR),
    .AWID(m_axi_gmem_out_AWID),
    .AWLEN(m_axi_gmem_out_AWLEN),
    .AWSIZE(m_axi_gmem_out_AWSIZE),
    .AWBURST(m_axi_gmem_out_AWBURST),
    .AWLOCK(m_axi_gmem_out_AWLOCK),
    .AWCACHE(m_axi_gmem_out_AWCACHE),
    .AWPROT(m_axi_gmem_out_AWPROT),
    .AWQOS(m_axi_gmem_out_AWQOS),
    .AWREGION(m_axi_gmem_out_AWREGION),
    .AWUSER(m_axi_gmem_out_AWUSER),
    .WVALID(m_axi_gmem_out_WVALID),
    .WREADY(m_axi_gmem_out_WREADY),
    .WDATA(m_axi_gmem_out_WDATA),
    .WSTRB(m_axi_gmem_out_WSTRB),
    .WLAST(m_axi_gmem_out_WLAST),
    .WID(m_axi_gmem_out_WID),
    .WUSER(m_axi_gmem_out_WUSER),
    .ARVALID(m_axi_gmem_out_ARVALID),
    .ARREADY(m_axi_gmem_out_ARREADY),
    .ARADDR(m_axi_gmem_out_ARADDR),
    .ARID(m_axi_gmem_out_ARID),
    .ARLEN(m_axi_gmem_out_ARLEN),
    .ARSIZE(m_axi_gmem_out_ARSIZE),
    .ARBURST(m_axi_gmem_out_ARBURST),
    .ARLOCK(m_axi_gmem_out_ARLOCK),
    .ARCACHE(m_axi_gmem_out_ARCACHE),
    .ARPROT(m_axi_gmem_out_ARPROT),
    .ARQOS(m_axi_gmem_out_ARQOS),
    .ARREGION(m_axi_gmem_out_ARREGION),
    .ARUSER(m_axi_gmem_out_ARUSER),
    .RVALID(m_axi_gmem_out_RVALID),
    .RREADY(m_axi_gmem_out_RREADY),
    .RDATA(m_axi_gmem_out_RDATA),
    .RLAST(m_axi_gmem_out_RLAST),
    .RID(m_axi_gmem_out_RID),
    .RUSER(m_axi_gmem_out_RUSER),
    .RRESP(m_axi_gmem_out_RRESP),
    .BVALID(m_axi_gmem_out_BVALID),
    .BREADY(m_axi_gmem_out_BREADY),
    .BRESP(m_axi_gmem_out_BRESP),
    .BID(m_axi_gmem_out_BID),
    .BUSER(m_axi_gmem_out_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_out_0_ARVALID),
    .I_CH0_ARREADY(gmem_out_0_ARREADY),
    .I_CH0_ARADDR(gmem_out_0_ARADDR),
    .I_CH0_ARLEN(gmem_out_0_ARLEN),
    .I_CH0_RVALID(gmem_out_0_RVALID),
    .I_CH0_RREADY(gmem_out_0_RREADY),
    .I_CH0_RDATA(gmem_out_0_RDATA),
    .I_CH0_RFIFONUM(gmem_out_0_RFIFONUM),
    .I_CH0_AWVALID(gmem_out_0_AWVALID),
    .I_CH0_AWREADY(gmem_out_0_AWREADY),
    .I_CH0_AWADDR(gmem_out_0_AWADDR),
    .I_CH0_AWLEN(gmem_out_0_AWLEN),
    .I_CH0_WVALID(gmem_out_0_WVALID),
    .I_CH0_WREADY(gmem_out_0_WREADY),
    .I_CH0_WDATA(gmem_out_0_WDATA),
    .I_CH0_WSTRB(gmem_out_0_WSTRB),
    .I_CH0_BVALID(gmem_out_0_BVALID),
    .I_CH0_BREADY(gmem_out_0_BREADY)
);

top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U225(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_626_p0),
    .din1(grp_fu_626_p1),
    .ce(grp_fu_626_ce),
    .dout(grp_fu_626_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U226(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_630_p0),
    .din1(grp_fu_630_p1),
    .ce(grp_fu_630_ce),
    .dout(grp_fu_630_p2)
);

top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U227(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_634_p0),
    .din1(grp_fu_634_p1),
    .ce(grp_fu_634_ce),
    .opcode(grp_fu_634_opcode),
    .dout(grp_fu_634_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_c1_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_c1_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_c1_fu_368_ap_ready == 1'b1)) begin
            grp_c1_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_c2_fu_438_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (1'b1 == ap_NS_fsm_state6))) begin
            grp_c2_fu_438_ap_start_reg <= 1'b1;
        end else if ((grp_c2_fu_438_ap_ready == 1'b1)) begin
            grp_c2_fu_438_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_f1_fu_458_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_f1_fu_458_ap_start_reg <= 1'b1;
        end else if ((grp_f1_fu_458_ap_ready == 1'b1)) begin
            grp_f1_fu_458_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fc_120_84_s_fu_478_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fc_120_84_s_fu_478_ap_start_reg <= 1'b1;
        end else if ((grp_fc_120_84_s_fu_478_ap_ready == 1'b1)) begin
            grp_fc_120_84_s_fu_478_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fc_400_120_s_fu_466_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fc_400_120_s_fu_466_ap_start_reg <= 1'b1;
        end else if ((grp_fc_400_120_s_fu_466_ap_ready == 1'b1)) begin
            grp_fc_400_120_s_fu_466_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_m1_fu_430_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_m1_fu_430_ap_start_reg <= 1'b1;
        end else if ((grp_m1_fu_430_ap_ready == 1'b1)) begin
            grp_m1_fu_430_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_m2_fu_450_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_m2_fu_450_ap_start_reg <= 1'b1;
        end else if ((grp_m2_fu_450_ap_ready == 1'b1)) begin
            grp_m2_fu_450_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv1_out_read_reg_591 <= conv1_out;
        conv2_out_read_reg_579 <= conv2_out;
        fc1_out_read_reg_561 <= fc1_out;
        fc2_out_read_reg_555 <= fc2_out;
        flat_out_read_reg_567 <= flat_out;
        image_r_read_reg_597 <= image_r;
        pool1_out_read_reg_585 <= pool1_out;
        pool2_out_read_reg_573 <= pool2_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        max_val_reg_621 <= logits_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_cast_reg_611 <= {{fc2_out_read_reg_555[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_f1_fu_458_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_fc_400_120_s_fu_466_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fc_120_84_s_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_c1_fu_368_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_m1_fu_430_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_c2_fu_438_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_m2_fu_450_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        bytes_rd_ap_vld = 1'b1;
    end else begin
        bytes_rd_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        bytes_wr_ap_vld = 1'b1;
    end else begin
        bytes_wr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        cycle_count_ap_vld = 1'b1;
    end else begin
        cycle_count_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_in_0_ARVALID = grp_c1_fu_368_m_axi_gmem_in_0_ARVALID;
    end else begin
        gmem_in_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_in_0_RREADY = grp_c1_fu_368_m_axi_gmem_in_0_RREADY;
    end else begin
        gmem_in_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_out_0_ARADDR = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_ARADDR = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_ARADDR = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_ARADDR = grp_f1_fu_458_m_axi_gmem_out_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_ARADDR = grp_m2_fu_450_m_axi_gmem_out_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_ARADDR = grp_c2_fu_438_m_axi_gmem_out_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_ARADDR = grp_m1_fu_430_m_axi_gmem_out_0_ARADDR;
    end else begin
        gmem_out_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_out_0_ARLEN = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_ARLEN = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_ARLEN = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_ARLEN = grp_f1_fu_458_m_axi_gmem_out_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_ARLEN = grp_m2_fu_450_m_axi_gmem_out_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_ARLEN = grp_c2_fu_438_m_axi_gmem_out_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_ARLEN = grp_m1_fu_430_m_axi_gmem_out_0_ARLEN;
    end else begin
        gmem_out_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_out_0_ARVALID = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_ARVALID = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_ARVALID = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_ARVALID = grp_f1_fu_458_m_axi_gmem_out_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_ARVALID = grp_m2_fu_450_m_axi_gmem_out_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_ARVALID = grp_c2_fu_438_m_axi_gmem_out_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_ARVALID = grp_m1_fu_430_m_axi_gmem_out_0_ARVALID;
    end else begin
        gmem_out_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_AWADDR = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_AWADDR = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_AWADDR = grp_f1_fu_458_m_axi_gmem_out_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_AWADDR = grp_m2_fu_450_m_axi_gmem_out_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_AWADDR = grp_c2_fu_438_m_axi_gmem_out_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_AWADDR = grp_m1_fu_430_m_axi_gmem_out_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_out_0_AWADDR = grp_c1_fu_368_m_axi_gmem_out_0_AWADDR;
    end else begin
        gmem_out_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_AWLEN = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_AWLEN = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_AWLEN = grp_f1_fu_458_m_axi_gmem_out_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_AWLEN = grp_m2_fu_450_m_axi_gmem_out_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_AWLEN = grp_c2_fu_438_m_axi_gmem_out_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_AWLEN = grp_m1_fu_430_m_axi_gmem_out_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_out_0_AWLEN = grp_c1_fu_368_m_axi_gmem_out_0_AWLEN;
    end else begin
        gmem_out_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_AWVALID = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_AWVALID = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_AWVALID = grp_f1_fu_458_m_axi_gmem_out_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_AWVALID = grp_m2_fu_450_m_axi_gmem_out_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_AWVALID = grp_c2_fu_438_m_axi_gmem_out_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_AWVALID = grp_m1_fu_430_m_axi_gmem_out_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_out_0_AWVALID = grp_c1_fu_368_m_axi_gmem_out_0_AWVALID;
    end else begin
        gmem_out_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_BREADY = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_BREADY = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_BREADY = grp_f1_fu_458_m_axi_gmem_out_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_BREADY = grp_m2_fu_450_m_axi_gmem_out_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_BREADY = grp_c2_fu_438_m_axi_gmem_out_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_BREADY = grp_m1_fu_430_m_axi_gmem_out_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_out_0_BREADY = grp_c1_fu_368_m_axi_gmem_out_0_BREADY;
    end else begin
        gmem_out_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_out_0_RREADY = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_m_axi_gmem_out_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_RREADY = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_RREADY = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_RREADY = grp_f1_fu_458_m_axi_gmem_out_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_RREADY = grp_m2_fu_450_m_axi_gmem_out_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_RREADY = grp_c2_fu_438_m_axi_gmem_out_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_RREADY = grp_m1_fu_430_m_axi_gmem_out_0_RREADY;
    end else begin
        gmem_out_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_WDATA = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_WDATA = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_WDATA = grp_f1_fu_458_m_axi_gmem_out_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_WDATA = grp_m2_fu_450_m_axi_gmem_out_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_WDATA = grp_c2_fu_438_m_axi_gmem_out_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_WDATA = grp_m1_fu_430_m_axi_gmem_out_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_out_0_WDATA = grp_c1_fu_368_m_axi_gmem_out_0_WDATA;
    end else begin
        gmem_out_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_WSTRB = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_WSTRB = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_WSTRB = grp_f1_fu_458_m_axi_gmem_out_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_WSTRB = grp_m2_fu_450_m_axi_gmem_out_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_WSTRB = grp_c2_fu_438_m_axi_gmem_out_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_WSTRB = grp_m1_fu_430_m_axi_gmem_out_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_out_0_WSTRB = grp_c1_fu_368_m_axi_gmem_out_0_WSTRB;
    end else begin
        gmem_out_0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem_out_0_WVALID = grp_fc_120_84_s_fu_478_m_axi_gmem_out_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_out_0_WVALID = grp_fc_400_120_s_fu_466_m_axi_gmem_out_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_out_0_WVALID = grp_f1_fu_458_m_axi_gmem_out_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_out_0_WVALID = grp_m2_fu_450_m_axi_gmem_out_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_out_0_WVALID = grp_c2_fu_438_m_axi_gmem_out_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_out_0_WVALID = grp_m1_fu_430_m_axi_gmem_out_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_out_0_WVALID = grp_c1_fu_368_m_axi_gmem_out_0_WVALID;
    end else begin
        gmem_out_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_626_ce = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_626_ce = grp_fc_120_84_s_fu_478_grp_fu_626_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_626_ce = grp_fc_400_120_s_fu_466_grp_fu_626_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_626_ce = grp_c2_fu_438_grp_fu_626_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_626_ce = grp_c1_fu_368_grp_fu_626_p_ce;
    end else begin
        grp_fu_626_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_626_p0 = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_626_p0 = grp_fc_120_84_s_fu_478_grp_fu_626_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_626_p0 = grp_fc_400_120_s_fu_466_grp_fu_626_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_626_p0 = grp_c2_fu_438_grp_fu_626_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_626_p0 = grp_c1_fu_368_grp_fu_626_p_din0;
    end else begin
        grp_fu_626_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_626_p1 = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_626_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_626_p1 = grp_fc_120_84_s_fu_478_grp_fu_626_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_626_p1 = grp_fc_400_120_s_fu_466_grp_fu_626_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_626_p1 = grp_c2_fu_438_grp_fu_626_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_626_p1 = grp_c1_fu_368_grp_fu_626_p_din1;
    end else begin
        grp_fu_626_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_630_ce = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_630_ce = grp_fc_120_84_s_fu_478_grp_fu_630_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_630_ce = grp_fc_400_120_s_fu_466_grp_fu_630_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_630_ce = grp_c2_fu_438_grp_fu_630_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_630_ce = grp_c1_fu_368_grp_fu_630_p_ce;
    end else begin
        grp_fu_630_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_630_p0 = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_630_p0 = grp_fc_120_84_s_fu_478_grp_fu_630_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_630_p0 = grp_fc_400_120_s_fu_466_grp_fu_630_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_630_p0 = grp_c2_fu_438_grp_fu_630_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_630_p0 = grp_c1_fu_368_grp_fu_630_p_din0;
    end else begin
        grp_fu_630_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_630_p1 = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_grp_fu_630_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_630_p1 = grp_fc_120_84_s_fu_478_grp_fu_630_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_630_p1 = grp_fc_400_120_s_fu_466_grp_fu_630_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_630_p1 = grp_c2_fu_438_grp_fu_630_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_630_p1 = grp_c1_fu_368_grp_fu_630_p_din1;
    end else begin
        grp_fu_630_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_634_ce = grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_634_ce = grp_fc_120_84_s_fu_478_grp_fu_634_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_634_ce = grp_fc_400_120_s_fu_466_grp_fu_634_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_634_ce = grp_m2_fu_450_grp_fu_634_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_634_ce = grp_c2_fu_438_grp_fu_634_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_634_ce = grp_m1_fu_430_grp_fu_634_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_634_ce = grp_c1_fu_368_grp_fu_634_p_ce;
    end else begin
        grp_fu_634_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_634_opcode = grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_634_opcode = grp_fc_120_84_s_fu_478_grp_fu_634_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_634_opcode = grp_fc_400_120_s_fu_466_grp_fu_634_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_634_opcode = grp_m2_fu_450_grp_fu_634_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_634_opcode = grp_c2_fu_438_grp_fu_634_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_634_opcode = grp_m1_fu_430_grp_fu_634_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_634_opcode = grp_c1_fu_368_grp_fu_634_p_opcode;
    end else begin
        grp_fu_634_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_634_p0 = grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_634_p0 = grp_fc_120_84_s_fu_478_grp_fu_634_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_634_p0 = grp_fc_400_120_s_fu_466_grp_fu_634_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_634_p0 = grp_m2_fu_450_grp_fu_634_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_634_p0 = grp_c2_fu_438_grp_fu_634_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_634_p0 = grp_m1_fu_430_grp_fu_634_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_634_p0 = grp_c1_fu_368_grp_fu_634_p_din0;
    end else begin
        grp_fu_634_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_634_p1 = grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_grp_fu_634_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_634_p1 = grp_fc_120_84_s_fu_478_grp_fu_634_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_634_p1 = grp_fc_400_120_s_fu_466_grp_fu_634_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_634_p1 = grp_m2_fu_450_grp_fu_634_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_634_p1 = grp_c2_fu_438_grp_fu_634_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_634_p1 = grp_m1_fu_430_grp_fu_634_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_634_p1 = grp_c1_fu_368_grp_fu_634_p_din1;
    end else begin
        grp_fu_634_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        logits_address0 = grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_logits_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        logits_address0 = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_address0;
    end else begin
        logits_address0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        logits_ce0 = grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_logits_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        logits_ce0 = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_ce0;
    end else begin
        logits_ce0 = logits_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        logits_ce0_local = 1'b1;
    end else begin
        logits_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        logits_we0 = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_logits_we0;
    end else begin
        logits_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        magic_ap_vld = 1'b1;
    end else begin
        magic_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        prediction_reg_ap_vld = 1'b1;
    end else begin
        prediction_reg_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        status_o = or_ln_fu_546_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_515_p3 == 1'd1))) begin
        status_o = 32'd0;
    end else begin
        status_o = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_515_p3 == 1'd1)))) begin
        status_o_ap_vld = 1'b1;
    end else begin
        status_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_c1_fu_368_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_m1_fu_430_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_c2_fu_438_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_m2_fu_450_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_f1_fu_458_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_fc_400_120_s_fu_466_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fc_120_84_s_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state6 = ap_NS_fsm[32'd5];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_c1_fu_368_ap_start = grp_c1_fu_368_ap_start_reg;

assign grp_c2_fu_438_ap_start = grp_c2_fu_438_ap_start_reg;

assign grp_f1_fu_458_ap_start = grp_f1_fu_458_ap_start_reg;

assign grp_fc_120_84_s_fu_478_ap_start = grp_fc_120_84_s_fu_478_ap_start_reg;

assign grp_fc_400_120_s_fu_466_ap_start = grp_fc_400_120_s_fu_466_ap_start_reg;

assign grp_m1_fu_430_ap_start = grp_m1_fu_430_ap_start_reg;

assign grp_m2_fu_450_ap_start = grp_m2_fu_450_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start = grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start = grp_top_Pipeline_VITIS_LOOP_198_3_fu_508_ap_start_reg;

assign or_ln_fu_546_p3 = {{tmp_4_fu_536_p4}, {9'd511}};

assign tmp_4_fu_536_p4 = {{status_i[31:9]}};

assign tmp_fu_515_p3 = ctrl[32'd1];

endmodule //top
