
TP_capteur_cottu_jaimes.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c84  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08003e54  08003e54  00013e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004038  08004038  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08004038  08004038  00014038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004040  08004040  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004040  08004040  00014040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004044  08004044  00014044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08004048  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  2000007c  080040c4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  080040c4  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0c0  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cac  00000000  00000000  0002d16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b90  00000000  00000000  0002ee18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002f9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000228ae  00000000  00000000  00030498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e92c  00000000  00000000  00052d46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce9d0  00000000  00000000  00061672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00130042  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000385c  00000000  00000000  00130094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003e3c 	.word	0x08003e3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	08003e3c 	.word	0x08003e3c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <clean_Rx_order_buffer>:

void BMP_get_calibration_temp_press(void){

}

void clean_Rx_order_buffer(void){
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
	for(int i=0;i<ORDER_SIZE+1;i++){
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	e007      	b.n	80005d0 <clean_Rx_order_buffer+0x1c>
		Rx_order_buffer[i]=0;
 80005c0:	4a08      	ldr	r2, [pc, #32]	; (80005e4 <clean_Rx_order_buffer+0x30>)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	4413      	add	r3, r2
 80005c6:	2200      	movs	r2, #0
 80005c8:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<ORDER_SIZE+1;i++){
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	3301      	adds	r3, #1
 80005ce:	607b      	str	r3, [r7, #4]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2b0c      	cmp	r3, #12
 80005d4:	ddf4      	ble.n	80005c0 <clean_Rx_order_buffer+0xc>
	}
}
 80005d6:	bf00      	nop
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	2000019c 	.word	0x2000019c

080005e8 <Rx_order_buffer_analyse>:

void Rx_order_buffer_analyse(void){
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
	if((Rx_order_buffer[0]==71)&&(Rx_order_buffer[1]==69)&&(Rx_order_buffer[2]==84)&&(Rx_order_buffer[3]==95)){
 80005ee:	4b39      	ldr	r3, [pc, #228]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b47      	cmp	r3, #71	; 0x47
 80005f4:	d13e      	bne.n	8000674 <Rx_order_buffer_analyse+0x8c>
 80005f6:	4b37      	ldr	r3, [pc, #220]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 80005f8:	785b      	ldrb	r3, [r3, #1]
 80005fa:	2b45      	cmp	r3, #69	; 0x45
 80005fc:	d13a      	bne.n	8000674 <Rx_order_buffer_analyse+0x8c>
 80005fe:	4b35      	ldr	r3, [pc, #212]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 8000600:	789b      	ldrb	r3, [r3, #2]
 8000602:	2b54      	cmp	r3, #84	; 0x54
 8000604:	d136      	bne.n	8000674 <Rx_order_buffer_analyse+0x8c>
 8000606:	4b33      	ldr	r3, [pc, #204]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 8000608:	78db      	ldrb	r3, [r3, #3]
 800060a:	2b5f      	cmp	r3, #95	; 0x5f
 800060c:	d132      	bne.n	8000674 <Rx_order_buffer_analyse+0x8c>
		if((Rx_order_buffer[4]==84)){
 800060e:	4b31      	ldr	r3, [pc, #196]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 8000610:	791b      	ldrb	r3, [r3, #4]
 8000612:	2b54      	cmp	r3, #84	; 0x54
 8000614:	d108      	bne.n	8000628 <Rx_order_buffer_analyse+0x40>
			//temp=get_temperature()
			printf(temp);
 8000616:	4b30      	ldr	r3, [pc, #192]	; (80006d8 <Rx_order_buffer_analyse+0xf0>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4618      	mov	r0, r3
 800061c:	f002 fc0a 	bl	8002e34 <iprintf>
			printf("recu GET_T\r\n");
 8000620:	482e      	ldr	r0, [pc, #184]	; (80006dc <Rx_order_buffer_analyse+0xf4>)
 8000622:	f002 fc8d 	bl	8002f40 <puts>
		if((Rx_order_buffer[4]==84)){
 8000626:	e04f      	b.n	80006c8 <Rx_order_buffer_analyse+0xe0>
		}
		else if((Rx_order_buffer[4]==80)){
 8000628:	4b2a      	ldr	r3, [pc, #168]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 800062a:	791b      	ldrb	r3, [r3, #4]
 800062c:	2b50      	cmp	r3, #80	; 0x50
 800062e:	d108      	bne.n	8000642 <Rx_order_buffer_analyse+0x5a>
			//press=get_pres()
			printf(press);
 8000630:	4b2b      	ldr	r3, [pc, #172]	; (80006e0 <Rx_order_buffer_analyse+0xf8>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4618      	mov	r0, r3
 8000636:	f002 fbfd 	bl	8002e34 <iprintf>
			printf("reçu GET_P\r\n");
 800063a:	482a      	ldr	r0, [pc, #168]	; (80006e4 <Rx_order_buffer_analyse+0xfc>)
 800063c:	f002 fc80 	bl	8002f40 <puts>
		if((Rx_order_buffer[4]==84)){
 8000640:	e042      	b.n	80006c8 <Rx_order_buffer_analyse+0xe0>
		}
		else if((Rx_order_buffer[4]==65)){
 8000642:	4b24      	ldr	r3, [pc, #144]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 8000644:	791b      	ldrb	r3, [r3, #4]
 8000646:	2b41      	cmp	r3, #65	; 0x41
 8000648:	d108      	bne.n	800065c <Rx_order_buffer_analyse+0x74>
			//angle=get_angle()
			printf(angle);
 800064a:	4b27      	ldr	r3, [pc, #156]	; (80006e8 <Rx_order_buffer_analyse+0x100>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4618      	mov	r0, r3
 8000650:	f002 fbf0 	bl	8002e34 <iprintf>
			printf("reçu GET_A\r\n");
 8000654:	4825      	ldr	r0, [pc, #148]	; (80006ec <Rx_order_buffer_analyse+0x104>)
 8000656:	f002 fc73 	bl	8002f40 <puts>
		if((Rx_order_buffer[4]==84)){
 800065a:	e035      	b.n	80006c8 <Rx_order_buffer_analyse+0xe0>
		}
		else if((Rx_order_buffer[4]=75)){
 800065c:	4b1d      	ldr	r3, [pc, #116]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 800065e:	224b      	movs	r2, #75	; 0x4b
 8000660:	711a      	strb	r2, [r3, #4]
			//coefK=get_coefK()
			printf(coefK);
 8000662:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <Rx_order_buffer_analyse+0x108>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4618      	mov	r0, r3
 8000668:	f002 fbe4 	bl	8002e34 <iprintf>
			printf("reçu get_K\r\n");
 800066c:	4821      	ldr	r0, [pc, #132]	; (80006f4 <Rx_order_buffer_analyse+0x10c>)
 800066e:	f002 fc67 	bl	8002f40 <puts>
		if((Rx_order_buffer[4]==84)){
 8000672:	e029      	b.n	80006c8 <Rx_order_buffer_analyse+0xe0>
		}
		else{
			printf("commande invalide\r\n");
		}
	}
	else if(Rx_order_buffer[0]==83){
 8000674:	4b17      	ldr	r3, [pc, #92]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b53      	cmp	r3, #83	; 0x53
 800067a:	d125      	bne.n	80006c8 <Rx_order_buffer_analyse+0xe0>
		int rx_index=0;
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
		for(int i=0;i<11;i++){
 8000680:	2300      	movs	r3, #0
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	e013      	b.n	80006ae <Rx_order_buffer_analyse+0xc6>
			if(Rx_order_buffer[i]!=set_k[i]){
 8000686:	4a13      	ldr	r2, [pc, #76]	; (80006d4 <Rx_order_buffer_analyse+0xec>)
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	4413      	add	r3, r2
 800068c:	781a      	ldrb	r2, [r3, #0]
 800068e:	491a      	ldr	r1, [pc, #104]	; (80006f8 <Rx_order_buffer_analyse+0x110>)
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	440b      	add	r3, r1
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	429a      	cmp	r2, r3
 8000698:	d003      	beq.n	80006a2 <Rx_order_buffer_analyse+0xba>
				printf("commande invalide\r\n");
 800069a:	4818      	ldr	r0, [pc, #96]	; (80006fc <Rx_order_buffer_analyse+0x114>)
 800069c:	f002 fc50 	bl	8002f40 <puts>
 80006a0:	e002      	b.n	80006a8 <Rx_order_buffer_analyse+0xc0>
			}
			else{
				rx_index++;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	3301      	adds	r3, #1
 80006a6:	607b      	str	r3, [r7, #4]
		for(int i=0;i<11;i++){
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	3301      	adds	r3, #1
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	2b0a      	cmp	r3, #10
 80006b2:	dde8      	ble.n	8000686 <Rx_order_buffer_analyse+0x9e>
			}
		}
		if(rx_index==10){
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2b0a      	cmp	r3, #10
 80006b8:	d103      	bne.n	80006c2 <Rx_order_buffer_analyse+0xda>
			//set_k()
			printf("SET_K=SET_OK\r\n");
 80006ba:	4811      	ldr	r0, [pc, #68]	; (8000700 <Rx_order_buffer_analyse+0x118>)
 80006bc:	f002 fc40 	bl	8002f40 <puts>
 80006c0:	e002      	b.n	80006c8 <Rx_order_buffer_analyse+0xe0>
		}
		else{
			printf("commande invalide\r\n");
 80006c2:	480e      	ldr	r0, [pc, #56]	; (80006fc <Rx_order_buffer_analyse+0x114>)
 80006c4:	f002 fc3c 	bl	8002f40 <puts>
		}
	}
	clean_Rx_order_buffer();
 80006c8:	f7ff ff74 	bl	80005b4 <clean_Rx_order_buffer>
}
 80006cc:	bf00      	nop
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000019c 	.word	0x2000019c
 80006d8:	200001a8 	.word	0x200001a8
 80006dc:	08003f28 	.word	0x08003f28
 80006e0:	200001ac 	.word	0x200001ac
 80006e4:	08003f34 	.word	0x08003f34
 80006e8:	200001b0 	.word	0x200001b0
 80006ec:	08003f44 	.word	0x08003f44
 80006f0:	200001b4 	.word	0x200001b4
 80006f4:	08003f54 	.word	0x08003f54
 80006f8:	20000000 	.word	0x20000000
 80006fc:	08003f64 	.word	0x08003f64
 8000700:	08003f78 	.word	0x08003f78

08000704 <wait_for_order>:


void wait_for_order(void){
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
	HAL_UART_Receive(&huart1, Rx_order_buffer,ORDER_SIZE,5000);
 8000708:	f241 3388 	movw	r3, #5000	; 0x1388
 800070c:	220c      	movs	r2, #12
 800070e:	4904      	ldr	r1, [pc, #16]	; (8000720 <wait_for_order+0x1c>)
 8000710:	4804      	ldr	r0, [pc, #16]	; (8000724 <wait_for_order+0x20>)
 8000712:	f001 ffd8 	bl	80026c6 <HAL_UART_Receive>
	Rx_order_buffer_analyse();
 8000716:	f7ff ff67 	bl	80005e8 <Rx_order_buffer_analyse>
}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	2000019c 	.word	0x2000019c
 8000724:	20000114 	.word	0x20000114

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072c:	f000 fbd8 	bl	8000ee0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000730:	f000 f80e 	bl	8000750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000734:	f000 f930 	bl	8000998 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000738:	f000 f904 	bl	8000944 <MX_USART2_UART_Init>
  MX_CAN2_Init();
 800073c:	f000 f876 	bl	800082c <MX_CAN2_Init>
  MX_I2C1_Init();
 8000740:	f000 f8a8 	bl	8000894 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000744:	f000 f8d4 	bl	80008f0 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		wait_for_order();
 8000748:	f7ff ffdc 	bl	8000704 <wait_for_order>
 800074c:	e7fc      	b.n	8000748 <main+0x20>
	...

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b094      	sub	sp, #80	; 0x50
 8000754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 031c 	add.w	r3, r7, #28
 800075a:	2234      	movs	r2, #52	; 0x34
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f002 fb60 	bl	8002e24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000774:	2300      	movs	r3, #0
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	4b2a      	ldr	r3, [pc, #168]	; (8000824 <SystemClock_Config+0xd4>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800077c:	4a29      	ldr	r2, [pc, #164]	; (8000824 <SystemClock_Config+0xd4>)
 800077e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000782:	6413      	str	r3, [r2, #64]	; 0x40
 8000784:	4b27      	ldr	r3, [pc, #156]	; (8000824 <SystemClock_Config+0xd4>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000790:	2300      	movs	r3, #0
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	4b24      	ldr	r3, [pc, #144]	; (8000828 <SystemClock_Config+0xd8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800079c:	4a22      	ldr	r2, [pc, #136]	; (8000828 <SystemClock_Config+0xd8>)
 800079e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	4b20      	ldr	r3, [pc, #128]	; (8000828 <SystemClock_Config+0xd8>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ac:	603b      	str	r3, [r7, #0]
 80007ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b0:	2302      	movs	r3, #2
 80007b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b4:	2301      	movs	r3, #1
 80007b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b8:	2310      	movs	r3, #16
 80007ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007bc:	2302      	movs	r3, #2
 80007be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007c0:	2300      	movs	r3, #0
 80007c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007c4:	2310      	movs	r3, #16
 80007c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007c8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007ce:	2304      	movs	r3, #4
 80007d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007d2:	2302      	movs	r3, #2
 80007d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007d6:	2302      	movs	r3, #2
 80007d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	4618      	mov	r0, r3
 80007e0:	f001 fbf4 	bl	8001fcc <HAL_RCC_OscConfig>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007ea:	f000 f90b 	bl	8000a04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ee:	230f      	movs	r3, #15
 80007f0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f2:	2302      	movs	r3, #2
 80007f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000800:	2300      	movs	r3, #0
 8000802:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000804:	f107 0308 	add.w	r3, r7, #8
 8000808:	2102      	movs	r1, #2
 800080a:	4618      	mov	r0, r3
 800080c:	f001 f894 	bl	8001938 <HAL_RCC_ClockConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000816:	f000 f8f5 	bl	8000a04 <Error_Handler>
  }
}
 800081a:	bf00      	nop
 800081c:	3750      	adds	r7, #80	; 0x50
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800
 8000828:	40007000 	.word	0x40007000

0800082c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000830:	4b16      	ldr	r3, [pc, #88]	; (800088c <MX_CAN2_Init+0x60>)
 8000832:	4a17      	ldr	r2, [pc, #92]	; (8000890 <MX_CAN2_Init+0x64>)
 8000834:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <MX_CAN2_Init+0x60>)
 8000838:	2210      	movs	r2, #16
 800083a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800083c:	4b13      	ldr	r3, [pc, #76]	; (800088c <MX_CAN2_Init+0x60>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000842:	4b12      	ldr	r3, [pc, #72]	; (800088c <MX_CAN2_Init+0x60>)
 8000844:	2200      	movs	r2, #0
 8000846:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000848:	4b10      	ldr	r3, [pc, #64]	; (800088c <MX_CAN2_Init+0x60>)
 800084a:	2200      	movs	r2, #0
 800084c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 800084e:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_CAN2_Init+0x60>)
 8000850:	2200      	movs	r2, #0
 8000852:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000854:	4b0d      	ldr	r3, [pc, #52]	; (800088c <MX_CAN2_Init+0x60>)
 8000856:	2200      	movs	r2, #0
 8000858:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800085a:	4b0c      	ldr	r3, [pc, #48]	; (800088c <MX_CAN2_Init+0x60>)
 800085c:	2200      	movs	r2, #0
 800085e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000860:	4b0a      	ldr	r3, [pc, #40]	; (800088c <MX_CAN2_Init+0x60>)
 8000862:	2200      	movs	r2, #0
 8000864:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000866:	4b09      	ldr	r3, [pc, #36]	; (800088c <MX_CAN2_Init+0x60>)
 8000868:	2200      	movs	r2, #0
 800086a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800086c:	4b07      	ldr	r3, [pc, #28]	; (800088c <MX_CAN2_Init+0x60>)
 800086e:	2200      	movs	r2, #0
 8000870:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000872:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_CAN2_Init+0x60>)
 8000874:	2200      	movs	r2, #0
 8000876:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000878:	4804      	ldr	r0, [pc, #16]	; (800088c <MX_CAN2_Init+0x60>)
 800087a:	f000 fba3 	bl	8000fc4 <HAL_CAN_Init>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000884:	f000 f8be 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}
 800088c:	20000098 	.word	0x20000098
 8000890:	40006800 	.word	0x40006800

08000894 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000898:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <MX_I2C1_Init+0x50>)
 800089a:	4a13      	ldr	r2, [pc, #76]	; (80008e8 <MX_I2C1_Init+0x54>)
 800089c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800089e:	4b11      	ldr	r3, [pc, #68]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008a0:	4a12      	ldr	r2, [pc, #72]	; (80008ec <MX_I2C1_Init+0x58>)
 80008a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008a4:	4b0f      	ldr	r3, [pc, #60]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b8:	4b0a      	ldr	r3, [pc, #40]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008be:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008c4:	4b07      	ldr	r3, [pc, #28]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ca:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008d0:	4804      	ldr	r0, [pc, #16]	; (80008e4 <MX_I2C1_Init+0x50>)
 80008d2:	f000 feed 	bl	80016b0 <HAL_I2C_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008dc:	f000 f892 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	200000c0 	.word	0x200000c0
 80008e8:	40005400 	.word	0x40005400
 80008ec:	000186a0 	.word	0x000186a0

080008f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008f4:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_USART1_UART_Init+0x4c>)
 80008f6:	4a12      	ldr	r2, [pc, #72]	; (8000940 <MX_USART1_UART_Init+0x50>)
 80008f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008fa:	4b10      	ldr	r3, [pc, #64]	; (800093c <MX_USART1_UART_Init+0x4c>)
 80008fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000900:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <MX_USART1_UART_Init+0x4c>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800090e:	4b0b      	ldr	r3, [pc, #44]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000916:	220c      	movs	r2, #12
 8000918:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091a:	4b08      	ldr	r3, [pc, #32]	; (800093c <MX_USART1_UART_Init+0x4c>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000922:	2200      	movs	r2, #0
 8000924:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000926:	4805      	ldr	r0, [pc, #20]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000928:	f001 fdee 	bl	8002508 <HAL_UART_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000932:	f000 f867 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000114 	.word	0x20000114
 8000940:	40011000 	.word	0x40011000

08000944 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000948:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800094a:	4a12      	ldr	r2, [pc, #72]	; (8000994 <MX_USART2_UART_Init+0x50>)
 800094c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800094e:	4b10      	ldr	r3, [pc, #64]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000950:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000954:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800095e:	2200      	movs	r2, #0
 8000960:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000968:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800096a:	220c      	movs	r2, #12
 800096c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000970:	2200      	movs	r2, #0
 8000972:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000976:	2200      	movs	r2, #0
 8000978:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800097c:	f001 fdc4 	bl	8002508 <HAL_UART_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000986:	f000 f83d 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000158 	.word	0x20000158
 8000994:	40004400 	.word	0x40004400

08000998 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000998:	b480      	push	{r7}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	4b17      	ldr	r3, [pc, #92]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	4a16      	ldr	r2, [pc, #88]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009ac:	6313      	str	r3, [r2, #48]	; 0x30
 80009ae:	4b14      	ldr	r3, [pc, #80]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	4b10      	ldr	r3, [pc, #64]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	4a0f      	ldr	r2, [pc, #60]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ca:	4b0d      	ldr	r3, [pc, #52]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	4a08      	ldr	r2, [pc, #32]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009e0:	f043 0302 	orr.w	r3, r3, #2
 80009e4:	6313      	str	r3, [r2, #48]	; 0x30
 80009e6:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <MX_GPIO_Init+0x68>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	f003 0302 	and.w	r3, r3, #2
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]

}
 80009f2:	bf00      	nop
 80009f4:	3714      	adds	r7, #20
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	40023800 	.word	0x40023800

08000a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000a0c:	e7fe      	b.n	8000a0c <Error_Handler+0x8>
	...

08000a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	4b10      	ldr	r3, [pc, #64]	; (8000a5c <HAL_MspInit+0x4c>)
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1e:	4a0f      	ldr	r2, [pc, #60]	; (8000a5c <HAL_MspInit+0x4c>)
 8000a20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a24:	6453      	str	r3, [r2, #68]	; 0x44
 8000a26:	4b0d      	ldr	r3, [pc, #52]	; (8000a5c <HAL_MspInit+0x4c>)
 8000a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	603b      	str	r3, [r7, #0]
 8000a36:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <HAL_MspInit+0x4c>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3a:	4a08      	ldr	r2, [pc, #32]	; (8000a5c <HAL_MspInit+0x4c>)
 8000a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a40:	6413      	str	r3, [r2, #64]	; 0x40
 8000a42:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <HAL_MspInit+0x4c>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a4e:	2007      	movs	r0, #7
 8000a50:	f000 fc66 	bl	8001320 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40023800 	.word	0x40023800

08000a60 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b08a      	sub	sp, #40	; 0x28
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a20      	ldr	r2, [pc, #128]	; (8000b00 <HAL_CAN_MspInit+0xa0>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d139      	bne.n	8000af6 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
 8000a86:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	4a1e      	ldr	r2, [pc, #120]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000a8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000a90:	6413      	str	r3, [r2, #64]	; 0x40
 8000a92:	4b1c      	ldr	r3, [pc, #112]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa6:	4a17      	ldr	r2, [pc, #92]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000aa8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aac:	6413      	str	r3, [r2, #64]	; 0x40
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a10      	ldr	r2, [pc, #64]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000ac4:	f043 0302 	orr.w	r3, r3, #2
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <HAL_CAN_MspInit+0xa4>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0302 	and.w	r3, r3, #2
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000ad6:	2360      	movs	r3, #96	; 0x60
 8000ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	2302      	movs	r3, #2
 8000adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000ae6:	2309      	movs	r3, #9
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <HAL_CAN_MspInit+0xa8>)
 8000af2:	f000 fc49 	bl	8001388 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	; 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40006800 	.word	0x40006800
 8000b04:	40023800 	.word	0x40023800
 8000b08:	40020400 	.word	0x40020400

08000b0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08a      	sub	sp, #40	; 0x28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a19      	ldr	r2, [pc, #100]	; (8000b90 <HAL_I2C_MspInit+0x84>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d12c      	bne.n	8000b88 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <HAL_I2C_MspInit+0x88>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	4a17      	ldr	r2, [pc, #92]	; (8000b94 <HAL_I2C_MspInit+0x88>)
 8000b38:	f043 0302 	orr.w	r3, r3, #2
 8000b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <HAL_I2C_MspInit+0x88>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b42:	f003 0302 	and.w	r3, r3, #2
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b4a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b50:	2312      	movs	r3, #18
 8000b52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b58:	2303      	movs	r3, #3
 8000b5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b5c:	2304      	movs	r3, #4
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	4619      	mov	r1, r3
 8000b66:	480c      	ldr	r0, [pc, #48]	; (8000b98 <HAL_I2C_MspInit+0x8c>)
 8000b68:	f000 fc0e 	bl	8001388 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <HAL_I2C_MspInit+0x88>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b74:	4a07      	ldr	r2, [pc, #28]	; (8000b94 <HAL_I2C_MspInit+0x88>)
 8000b76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b7c:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <HAL_I2C_MspInit+0x88>)
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b88:	bf00      	nop
 8000b8a:	3728      	adds	r7, #40	; 0x28
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40005400 	.word	0x40005400
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40020400 	.word	0x40020400

08000b9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08c      	sub	sp, #48	; 0x30
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 031c 	add.w	r3, r7, #28
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a32      	ldr	r2, [pc, #200]	; (8000c84 <HAL_UART_MspInit+0xe8>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d12d      	bne.n	8000c1a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
 8000bc2:	4b31      	ldr	r3, [pc, #196]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc6:	4a30      	ldr	r2, [pc, #192]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000bc8:	f043 0310 	orr.w	r3, r3, #16
 8000bcc:	6453      	str	r3, [r2, #68]	; 0x44
 8000bce:	4b2e      	ldr	r3, [pc, #184]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bd2:	f003 0310 	and.w	r3, r3, #16
 8000bd6:	61bb      	str	r3, [r7, #24]
 8000bd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	617b      	str	r3, [r7, #20]
 8000bde:	4b2a      	ldr	r3, [pc, #168]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a29      	ldr	r2, [pc, #164]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000be4:	f043 0301 	orr.w	r3, r3, #1
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b27      	ldr	r3, [pc, #156]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f003 0301 	and.w	r3, r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]
 8000bf4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bf6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c04:	2303      	movs	r3, #3
 8000c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c08:	2307      	movs	r3, #7
 8000c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	f107 031c 	add.w	r3, r7, #28
 8000c10:	4619      	mov	r1, r3
 8000c12:	481e      	ldr	r0, [pc, #120]	; (8000c8c <HAL_UART_MspInit+0xf0>)
 8000c14:	f000 fbb8 	bl	8001388 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c18:	e030      	b.n	8000c7c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a1c      	ldr	r2, [pc, #112]	; (8000c90 <HAL_UART_MspInit+0xf4>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d12b      	bne.n	8000c7c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c24:	2300      	movs	r3, #0
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2c:	4a16      	ldr	r2, [pc, #88]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000c2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c32:	6413      	str	r3, [r2, #64]	; 0x40
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c40:	2300      	movs	r3, #0
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c48:	4a0f      	ldr	r2, [pc, #60]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000c4a:	f043 0301 	orr.w	r3, r3, #1
 8000c4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c50:	4b0d      	ldr	r3, [pc, #52]	; (8000c88 <HAL_UART_MspInit+0xec>)
 8000c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c5c:	230c      	movs	r3, #12
 8000c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c60:	2302      	movs	r3, #2
 8000c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c6c:	2307      	movs	r3, #7
 8000c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c70:	f107 031c 	add.w	r3, r7, #28
 8000c74:	4619      	mov	r1, r3
 8000c76:	4805      	ldr	r0, [pc, #20]	; (8000c8c <HAL_UART_MspInit+0xf0>)
 8000c78:	f000 fb86 	bl	8001388 <HAL_GPIO_Init>
}
 8000c7c:	bf00      	nop
 8000c7e:	3730      	adds	r7, #48	; 0x30
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40011000 	.word	0x40011000
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40020000 	.word	0x40020000
 8000c90:	40004400 	.word	0x40004400

08000c94 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000c9c:	1d39      	adds	r1, r7, #4
 8000c9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4807      	ldr	r0, [pc, #28]	; (8000cc4 <__io_putchar+0x30>)
 8000ca6:	f001 fc7c 	bl	80025a2 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000caa:	1d39      	adds	r1, r7, #4
 8000cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	4805      	ldr	r0, [pc, #20]	; (8000cc8 <__io_putchar+0x34>)
 8000cb4:	f001 fc75 	bl	80025a2 <HAL_UART_Transmit>

  return ch;
 8000cb8:	687b      	ldr	r3, [r7, #4]
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000158 	.word	0x20000158
 8000cc8:	20000114 	.word	0x20000114

08000ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <NMI_Handler+0x4>

08000cd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <HardFault_Handler+0x4>

08000cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <MemManage_Handler+0x4>

08000cde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce2:	e7fe      	b.n	8000ce2 <BusFault_Handler+0x4>

08000ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <UsageFault_Handler+0x4>

08000cea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d18:	f000 f934 	bl	8000f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	e00a      	b.n	8000d48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d32:	f3af 8000 	nop.w
 8000d36:	4601      	mov	r1, r0
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	1c5a      	adds	r2, r3, #1
 8000d3c:	60ba      	str	r2, [r7, #8]
 8000d3e:	b2ca      	uxtb	r2, r1
 8000d40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	3301      	adds	r3, #1
 8000d46:	617b      	str	r3, [r7, #20]
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	dbf0      	blt.n	8000d32 <_read+0x12>
	}

return len;
 8000d50:	687b      	ldr	r3, [r7, #4]
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3718      	adds	r7, #24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	b086      	sub	sp, #24
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	60f8      	str	r0, [r7, #12]
 8000d62:	60b9      	str	r1, [r7, #8]
 8000d64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	e009      	b.n	8000d80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	1c5a      	adds	r2, r3, #1
 8000d70:	60ba      	str	r2, [r7, #8]
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff ff8d 	bl	8000c94 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	697a      	ldr	r2, [r7, #20]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	dbf1      	blt.n	8000d6c <_write+0x12>
	}
	return len;
 8000d88:	687b      	ldr	r3, [r7, #4]
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3718      	adds	r7, #24
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <_close>:

int _close(int file)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b083      	sub	sp, #12
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
	return -1;
 8000d9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000daa:	b480      	push	{r7}
 8000dac:	b083      	sub	sp, #12
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dba:	605a      	str	r2, [r3, #4]
	return 0;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <_isatty>:

int _isatty(int file)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
	return 1;
 8000dd2:	2301      	movs	r3, #1
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
	return 0;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
	...

08000dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e04:	4a14      	ldr	r2, [pc, #80]	; (8000e58 <_sbrk+0x5c>)
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <_sbrk+0x60>)
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e10:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d102      	bne.n	8000e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e18:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <_sbrk+0x64>)
 8000e1a:	4a12      	ldr	r2, [pc, #72]	; (8000e64 <_sbrk+0x68>)
 8000e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e1e:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d207      	bcs.n	8000e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e2c:	f001 ffd0 	bl	8002dd0 <__errno>
 8000e30:	4603      	mov	r3, r0
 8000e32:	220c      	movs	r2, #12
 8000e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e36:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3a:	e009      	b.n	8000e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <_sbrk+0x64>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e42:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <_sbrk+0x64>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	4a05      	ldr	r2, [pc, #20]	; (8000e60 <_sbrk+0x64>)
 8000e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20020000 	.word	0x20020000
 8000e5c:	00000400 	.word	0x00000400
 8000e60:	200001b8 	.word	0x200001b8
 8000e64:	200001d0 	.word	0x200001d0

08000e68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <SystemInit+0x20>)
 8000e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e72:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <SystemInit+0x20>)
 8000e74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <Reset_Handler>:
 8000e8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ec4 <LoopFillZerobss+0x12>
 8000e90:	480d      	ldr	r0, [pc, #52]	; (8000ec8 <LoopFillZerobss+0x16>)
 8000e92:	490e      	ldr	r1, [pc, #56]	; (8000ecc <LoopFillZerobss+0x1a>)
 8000e94:	4a0e      	ldr	r2, [pc, #56]	; (8000ed0 <LoopFillZerobss+0x1e>)
 8000e96:	2300      	movs	r3, #0
 8000e98:	e002      	b.n	8000ea0 <LoopCopyDataInit>

08000e9a <CopyDataInit>:
 8000e9a:	58d4      	ldr	r4, [r2, r3]
 8000e9c:	50c4      	str	r4, [r0, r3]
 8000e9e:	3304      	adds	r3, #4

08000ea0 <LoopCopyDataInit>:
 8000ea0:	18c4      	adds	r4, r0, r3
 8000ea2:	428c      	cmp	r4, r1
 8000ea4:	d3f9      	bcc.n	8000e9a <CopyDataInit>
 8000ea6:	4a0b      	ldr	r2, [pc, #44]	; (8000ed4 <LoopFillZerobss+0x22>)
 8000ea8:	4c0b      	ldr	r4, [pc, #44]	; (8000ed8 <LoopFillZerobss+0x26>)
 8000eaa:	2300      	movs	r3, #0
 8000eac:	e001      	b.n	8000eb2 <LoopFillZerobss>

08000eae <FillZerobss>:
 8000eae:	6013      	str	r3, [r2, #0]
 8000eb0:	3204      	adds	r2, #4

08000eb2 <LoopFillZerobss>:
 8000eb2:	42a2      	cmp	r2, r4
 8000eb4:	d3fb      	bcc.n	8000eae <FillZerobss>
 8000eb6:	f7ff ffd7 	bl	8000e68 <SystemInit>
 8000eba:	f001 ff8f 	bl	8002ddc <__libc_init_array>
 8000ebe:	f7ff fc33 	bl	8000728 <main>
 8000ec2:	4770      	bx	lr
 8000ec4:	20020000 	.word	0x20020000
 8000ec8:	20000000 	.word	0x20000000
 8000ecc:	2000007c 	.word	0x2000007c
 8000ed0:	08004048 	.word	0x08004048
 8000ed4:	2000007c 	.word	0x2000007c
 8000ed8:	200001d0 	.word	0x200001d0

08000edc <ADC_IRQHandler>:
 8000edc:	e7fe      	b.n	8000edc <ADC_IRQHandler>
	...

08000ee0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ee4:	4b0e      	ldr	r3, [pc, #56]	; (8000f20 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	; (8000f20 <HAL_Init+0x40>)
 8000eea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <HAL_Init+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <HAL_Init+0x40>)
 8000ef6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <HAL_Init+0x40>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a07      	ldr	r2, [pc, #28]	; (8000f20 <HAL_Init+0x40>)
 8000f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f08:	2003      	movs	r0, #3
 8000f0a:	f000 fa09 	bl	8001320 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f000 f808 	bl	8000f24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f14:	f7ff fd7c 	bl	8000a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023c00 	.word	0x40023c00

08000f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f2c:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <HAL_InitTick+0x54>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <HAL_InitTick+0x58>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	4619      	mov	r1, r3
 8000f36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 fa13 	bl	800136e <HAL_SYSTICK_Config>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e00e      	b.n	8000f70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b0f      	cmp	r3, #15
 8000f56:	d80a      	bhi.n	8000f6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	6879      	ldr	r1, [r7, #4]
 8000f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f60:	f000 f9e9 	bl	8001336 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f64:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <HAL_InitTick+0x5c>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e000      	b.n	8000f70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	2000000c 	.word	0x2000000c
 8000f7c:	20000014 	.word	0x20000014
 8000f80:	20000010 	.word	0x20000010

08000f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_IncTick+0x20>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <HAL_IncTick+0x24>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4413      	add	r3, r2
 8000f94:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <HAL_IncTick+0x24>)
 8000f96:	6013      	str	r3, [r2, #0]
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000014 	.word	0x20000014
 8000fa8:	200001bc 	.word	0x200001bc

08000fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb0:	4b03      	ldr	r3, [pc, #12]	; (8000fc0 <HAL_GetTick+0x14>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	200001bc 	.word	0x200001bc

08000fc4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d101      	bne.n	8000fd6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e0ed      	b.n	80011b2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d102      	bne.n	8000fe8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff fd3c 	bl	8000a60 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f042 0201 	orr.w	r2, r2, #1
 8000ff6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ff8:	f7ff ffd8 	bl	8000fac <HAL_GetTick>
 8000ffc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ffe:	e012      	b.n	8001026 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001000:	f7ff ffd4 	bl	8000fac <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b0a      	cmp	r3, #10
 800100c:	d90b      	bls.n	8001026 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001012:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2205      	movs	r2, #5
 800101e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e0c5      	b.n	80011b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0e5      	beq.n	8001000 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f022 0202 	bic.w	r2, r2, #2
 8001042:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001044:	f7ff ffb2 	bl	8000fac <HAL_GetTick>
 8001048:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800104a:	e012      	b.n	8001072 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800104c:	f7ff ffae 	bl	8000fac <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b0a      	cmp	r3, #10
 8001058:	d90b      	bls.n	8001072 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2205      	movs	r2, #5
 800106a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e09f      	b.n	80011b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1e5      	bne.n	800104c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	7e1b      	ldrb	r3, [r3, #24]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d108      	bne.n	800109a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	e007      	b.n	80010aa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	7e5b      	ldrb	r3, [r3, #25]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d108      	bne.n	80010c4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	e007      	b.n	80010d4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	7e9b      	ldrb	r3, [r3, #26]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d108      	bne.n	80010ee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f042 0220 	orr.w	r2, r2, #32
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	e007      	b.n	80010fe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f022 0220 	bic.w	r2, r2, #32
 80010fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	7edb      	ldrb	r3, [r3, #27]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d108      	bne.n	8001118 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f022 0210 	bic.w	r2, r2, #16
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	e007      	b.n	8001128 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f042 0210 	orr.w	r2, r2, #16
 8001126:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	7f1b      	ldrb	r3, [r3, #28]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d108      	bne.n	8001142 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f042 0208 	orr.w	r2, r2, #8
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	e007      	b.n	8001152 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f022 0208 	bic.w	r2, r2, #8
 8001150:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	7f5b      	ldrb	r3, [r3, #29]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d108      	bne.n	800116c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f042 0204 	orr.w	r2, r2, #4
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	e007      	b.n	800117c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f022 0204 	bic.w	r2, r2, #4
 800117a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689a      	ldr	r2, [r3, #8]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	431a      	orrs	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	431a      	orrs	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	ea42 0103 	orr.w	r1, r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	1e5a      	subs	r2, r3, #1
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	430a      	orrs	r2, r1
 80011a0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2200      	movs	r2, #0
 80011a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2201      	movs	r2, #1
 80011ac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d8:	4013      	ands	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ee:	4a04      	ldr	r2, [pc, #16]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	60d3      	str	r3, [r2, #12]
}
 80011f4:	bf00      	nop
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <__NVIC_GetPriorityGrouping+0x18>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	0a1b      	lsrs	r3, r3, #8
 800120e:	f003 0307 	and.w	r3, r3, #7
}
 8001212:	4618      	mov	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	db0a      	blt.n	800124a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	490c      	ldr	r1, [pc, #48]	; (800126c <__NVIC_SetPriority+0x4c>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	440b      	add	r3, r1
 8001244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001248:	e00a      	b.n	8001260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4908      	ldr	r1, [pc, #32]	; (8001270 <__NVIC_SetPriority+0x50>)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	3b04      	subs	r3, #4
 8001258:	0112      	lsls	r2, r2, #4
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	440b      	add	r3, r1
 800125e:	761a      	strb	r2, [r3, #24]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000e100 	.word	0xe000e100
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	; 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f1c3 0307 	rsb	r3, r3, #7
 800128e:	2b04      	cmp	r3, #4
 8001290:	bf28      	it	cs
 8001292:	2304      	movcs	r3, #4
 8001294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	3304      	adds	r3, #4
 800129a:	2b06      	cmp	r3, #6
 800129c:	d902      	bls.n	80012a4 <NVIC_EncodePriority+0x30>
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3b03      	subs	r3, #3
 80012a2:	e000      	b.n	80012a6 <NVIC_EncodePriority+0x32>
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	f04f 32ff 	mov.w	r2, #4294967295
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	401a      	ands	r2, r3
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012bc:	f04f 31ff 	mov.w	r1, #4294967295
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	43d9      	mvns	r1, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012cc:	4313      	orrs	r3, r2
         );
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3724      	adds	r7, #36	; 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012ec:	d301      	bcc.n	80012f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00f      	b.n	8001312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f2:	4a0a      	ldr	r2, [pc, #40]	; (800131c <SysTick_Config+0x40>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fa:	210f      	movs	r1, #15
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001300:	f7ff ff8e 	bl	8001220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001304:	4b05      	ldr	r3, [pc, #20]	; (800131c <SysTick_Config+0x40>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130a:	4b04      	ldr	r3, [pc, #16]	; (800131c <SysTick_Config+0x40>)
 800130c:	2207      	movs	r2, #7
 800130e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	e000e010 	.word	0xe000e010

08001320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff47 	bl	80011bc <__NVIC_SetPriorityGrouping>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	4603      	mov	r3, r0
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
 8001342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001348:	f7ff ff5c 	bl	8001204 <__NVIC_GetPriorityGrouping>
 800134c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	68b9      	ldr	r1, [r7, #8]
 8001352:	6978      	ldr	r0, [r7, #20]
 8001354:	f7ff ff8e 	bl	8001274 <NVIC_EncodePriority>
 8001358:	4602      	mov	r2, r0
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135e:	4611      	mov	r1, r2
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff5d 	bl	8001220 <__NVIC_SetPriority>
}
 8001366:	bf00      	nop
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff ffb0 	bl	80012dc <SysTick_Config>
 800137c:	4603      	mov	r3, r0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001388:	b480      	push	{r7}
 800138a:	b089      	sub	sp, #36	; 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800139a:	2300      	movs	r3, #0
 800139c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800139e:	2300      	movs	r3, #0
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	e165      	b.n	8001670 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013a4:	2201      	movs	r2, #1
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	4013      	ands	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	429a      	cmp	r2, r3
 80013be:	f040 8154 	bne.w	800166a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d005      	beq.n	80013da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d130      	bne.n	800143c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	2203      	movs	r2, #3
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	68da      	ldr	r2, [r3, #12]
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001410:	2201      	movs	r2, #1
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	091b      	lsrs	r3, r3, #4
 8001426:	f003 0201 	and.w	r2, r3, #1
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f003 0303 	and.w	r3, r3, #3
 8001444:	2b03      	cmp	r3, #3
 8001446:	d017      	beq.n	8001478 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	2203      	movs	r2, #3
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	43db      	mvns	r3, r3
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4013      	ands	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4313      	orrs	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f003 0303 	and.w	r3, r3, #3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d123      	bne.n	80014cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	08da      	lsrs	r2, r3, #3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3208      	adds	r2, #8
 800148c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001490:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	220f      	movs	r2, #15
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	43db      	mvns	r3, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4013      	ands	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	691a      	ldr	r2, [r3, #16]
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	08da      	lsrs	r2, r3, #3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3208      	adds	r2, #8
 80014c6:	69b9      	ldr	r1, [r7, #24]
 80014c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	2203      	movs	r2, #3
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4013      	ands	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0203 	and.w	r2, r3, #3
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001508:	2b00      	cmp	r3, #0
 800150a:	f000 80ae 	beq.w	800166a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	4b5d      	ldr	r3, [pc, #372]	; (8001688 <HAL_GPIO_Init+0x300>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	4a5c      	ldr	r2, [pc, #368]	; (8001688 <HAL_GPIO_Init+0x300>)
 8001518:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800151c:	6453      	str	r3, [r2, #68]	; 0x44
 800151e:	4b5a      	ldr	r3, [pc, #360]	; (8001688 <HAL_GPIO_Init+0x300>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800152a:	4a58      	ldr	r2, [pc, #352]	; (800168c <HAL_GPIO_Init+0x304>)
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	089b      	lsrs	r3, r3, #2
 8001530:	3302      	adds	r3, #2
 8001532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	f003 0303 	and.w	r3, r3, #3
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	220f      	movs	r2, #15
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	4013      	ands	r3, r2
 800154c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a4f      	ldr	r2, [pc, #316]	; (8001690 <HAL_GPIO_Init+0x308>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d025      	beq.n	80015a2 <HAL_GPIO_Init+0x21a>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a4e      	ldr	r2, [pc, #312]	; (8001694 <HAL_GPIO_Init+0x30c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d01f      	beq.n	800159e <HAL_GPIO_Init+0x216>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a4d      	ldr	r2, [pc, #308]	; (8001698 <HAL_GPIO_Init+0x310>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d019      	beq.n	800159a <HAL_GPIO_Init+0x212>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a4c      	ldr	r2, [pc, #304]	; (800169c <HAL_GPIO_Init+0x314>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0x20e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4b      	ldr	r2, [pc, #300]	; (80016a0 <HAL_GPIO_Init+0x318>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00d      	beq.n	8001592 <HAL_GPIO_Init+0x20a>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4a      	ldr	r2, [pc, #296]	; (80016a4 <HAL_GPIO_Init+0x31c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d007      	beq.n	800158e <HAL_GPIO_Init+0x206>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a49      	ldr	r2, [pc, #292]	; (80016a8 <HAL_GPIO_Init+0x320>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_GPIO_Init+0x202>
 8001586:	2306      	movs	r3, #6
 8001588:	e00c      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800158a:	2307      	movs	r3, #7
 800158c:	e00a      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800158e:	2305      	movs	r3, #5
 8001590:	e008      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 8001592:	2304      	movs	r3, #4
 8001594:	e006      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 8001596:	2303      	movs	r3, #3
 8001598:	e004      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800159a:	2302      	movs	r3, #2
 800159c:	e002      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800159e:	2301      	movs	r3, #1
 80015a0:	e000      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 80015a2:	2300      	movs	r3, #0
 80015a4:	69fa      	ldr	r2, [r7, #28]
 80015a6:	f002 0203 	and.w	r2, r2, #3
 80015aa:	0092      	lsls	r2, r2, #2
 80015ac:	4093      	lsls	r3, r2
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015b4:	4935      	ldr	r1, [pc, #212]	; (800168c <HAL_GPIO_Init+0x304>)
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	089b      	lsrs	r3, r3, #2
 80015ba:	3302      	adds	r3, #2
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015c2:	4b3a      	ldr	r3, [pc, #232]	; (80016ac <HAL_GPIO_Init+0x324>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4013      	ands	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015e6:	4a31      	ldr	r2, [pc, #196]	; (80016ac <HAL_GPIO_Init+0x324>)
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015ec:	4b2f      	ldr	r3, [pc, #188]	; (80016ac <HAL_GPIO_Init+0x324>)
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001610:	4a26      	ldr	r2, [pc, #152]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001616:	4b25      	ldr	r3, [pc, #148]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	43db      	mvns	r3, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4013      	ands	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4313      	orrs	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800163a:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <HAL_GPIO_Init+0x324>)
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	43db      	mvns	r3, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d003      	beq.n	8001664 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	4313      	orrs	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001664:	4a11      	ldr	r2, [pc, #68]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3301      	adds	r3, #1
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	2b0f      	cmp	r3, #15
 8001674:	f67f ae96 	bls.w	80013a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001678:	bf00      	nop
 800167a:	bf00      	nop
 800167c:	3724      	adds	r7, #36	; 0x24
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40023800 	.word	0x40023800
 800168c:	40013800 	.word	0x40013800
 8001690:	40020000 	.word	0x40020000
 8001694:	40020400 	.word	0x40020400
 8001698:	40020800 	.word	0x40020800
 800169c:	40020c00 	.word	0x40020c00
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40021400 	.word	0x40021400
 80016a8:	40021800 	.word	0x40021800
 80016ac:	40013c00 	.word	0x40013c00

080016b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e12b      	b.n	800191a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d106      	bne.n	80016dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff fa18 	bl	8000b0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2224      	movs	r2, #36	; 0x24
 80016e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 0201 	bic.w	r2, r2, #1
 80016f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001702:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001712:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001714:	f000 fa02 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 8001718:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	4a81      	ldr	r2, [pc, #516]	; (8001924 <HAL_I2C_Init+0x274>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d807      	bhi.n	8001734 <HAL_I2C_Init+0x84>
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4a80      	ldr	r2, [pc, #512]	; (8001928 <HAL_I2C_Init+0x278>)
 8001728:	4293      	cmp	r3, r2
 800172a:	bf94      	ite	ls
 800172c:	2301      	movls	r3, #1
 800172e:	2300      	movhi	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	e006      	b.n	8001742 <HAL_I2C_Init+0x92>
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4a7d      	ldr	r2, [pc, #500]	; (800192c <HAL_I2C_Init+0x27c>)
 8001738:	4293      	cmp	r3, r2
 800173a:	bf94      	ite	ls
 800173c:	2301      	movls	r3, #1
 800173e:	2300      	movhi	r3, #0
 8001740:	b2db      	uxtb	r3, r3
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e0e7      	b.n	800191a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	4a78      	ldr	r2, [pc, #480]	; (8001930 <HAL_I2C_Init+0x280>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	0c9b      	lsrs	r3, r3, #18
 8001754:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68ba      	ldr	r2, [r7, #8]
 8001766:	430a      	orrs	r2, r1
 8001768:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4a6a      	ldr	r2, [pc, #424]	; (8001924 <HAL_I2C_Init+0x274>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d802      	bhi.n	8001784 <HAL_I2C_Init+0xd4>
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	3301      	adds	r3, #1
 8001782:	e009      	b.n	8001798 <HAL_I2C_Init+0xe8>
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800178a:	fb02 f303 	mul.w	r3, r2, r3
 800178e:	4a69      	ldr	r2, [pc, #420]	; (8001934 <HAL_I2C_Init+0x284>)
 8001790:	fba2 2303 	umull	r2, r3, r2, r3
 8001794:	099b      	lsrs	r3, r3, #6
 8001796:	3301      	adds	r3, #1
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	430b      	orrs	r3, r1
 800179e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80017aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	495c      	ldr	r1, [pc, #368]	; (8001924 <HAL_I2C_Init+0x274>)
 80017b4:	428b      	cmp	r3, r1
 80017b6:	d819      	bhi.n	80017ec <HAL_I2C_Init+0x13c>
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	1e59      	subs	r1, r3, #1
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80017c6:	1c59      	adds	r1, r3, #1
 80017c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80017cc:	400b      	ands	r3, r1
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00a      	beq.n	80017e8 <HAL_I2C_Init+0x138>
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	1e59      	subs	r1, r3, #1
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80017e0:	3301      	adds	r3, #1
 80017e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e6:	e051      	b.n	800188c <HAL_I2C_Init+0x1dc>
 80017e8:	2304      	movs	r3, #4
 80017ea:	e04f      	b.n	800188c <HAL_I2C_Init+0x1dc>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d111      	bne.n	8001818 <HAL_I2C_Init+0x168>
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	1e58      	subs	r0, r3, #1
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6859      	ldr	r1, [r3, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	440b      	add	r3, r1
 8001802:	fbb0 f3f3 	udiv	r3, r0, r3
 8001806:	3301      	adds	r3, #1
 8001808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800180c:	2b00      	cmp	r3, #0
 800180e:	bf0c      	ite	eq
 8001810:	2301      	moveq	r3, #1
 8001812:	2300      	movne	r3, #0
 8001814:	b2db      	uxtb	r3, r3
 8001816:	e012      	b.n	800183e <HAL_I2C_Init+0x18e>
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	1e58      	subs	r0, r3, #1
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6859      	ldr	r1, [r3, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	440b      	add	r3, r1
 8001826:	0099      	lsls	r1, r3, #2
 8001828:	440b      	add	r3, r1
 800182a:	fbb0 f3f3 	udiv	r3, r0, r3
 800182e:	3301      	adds	r3, #1
 8001830:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001834:	2b00      	cmp	r3, #0
 8001836:	bf0c      	ite	eq
 8001838:	2301      	moveq	r3, #1
 800183a:	2300      	movne	r3, #0
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_I2C_Init+0x196>
 8001842:	2301      	movs	r3, #1
 8001844:	e022      	b.n	800188c <HAL_I2C_Init+0x1dc>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d10e      	bne.n	800186c <HAL_I2C_Init+0x1bc>
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	1e58      	subs	r0, r3, #1
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6859      	ldr	r1, [r3, #4]
 8001856:	460b      	mov	r3, r1
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	440b      	add	r3, r1
 800185c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001860:	3301      	adds	r3, #1
 8001862:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001866:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800186a:	e00f      	b.n	800188c <HAL_I2C_Init+0x1dc>
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	1e58      	subs	r0, r3, #1
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6859      	ldr	r1, [r3, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	440b      	add	r3, r1
 800187a:	0099      	lsls	r1, r3, #2
 800187c:	440b      	add	r3, r1
 800187e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001882:	3301      	adds	r3, #1
 8001884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001888:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800188c:	6879      	ldr	r1, [r7, #4]
 800188e:	6809      	ldr	r1, [r1, #0]
 8001890:	4313      	orrs	r3, r2
 8001892:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69da      	ldr	r2, [r3, #28]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80018ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	6911      	ldr	r1, [r2, #16]
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	68d2      	ldr	r2, [r2, #12]
 80018c6:	4311      	orrs	r1, r2
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6812      	ldr	r2, [r2, #0]
 80018cc:	430b      	orrs	r3, r1
 80018ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	695a      	ldr	r2, [r3, #20]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	430a      	orrs	r2, r1
 80018ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f042 0201 	orr.w	r2, r2, #1
 80018fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2220      	movs	r2, #32
 8001906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	000186a0 	.word	0x000186a0
 8001928:	001e847f 	.word	0x001e847f
 800192c:	003d08ff 	.word	0x003d08ff
 8001930:	431bde83 	.word	0x431bde83
 8001934:	10624dd3 	.word	0x10624dd3

08001938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0cc      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800194c:	4b68      	ldr	r3, [pc, #416]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 030f 	and.w	r3, r3, #15
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d90c      	bls.n	8001974 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	4b65      	ldr	r3, [pc, #404]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001962:	4b63      	ldr	r3, [pc, #396]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d001      	beq.n	8001974 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e0b8      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d020      	beq.n	80019c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d005      	beq.n	8001998 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800198c:	4b59      	ldr	r3, [pc, #356]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	4a58      	ldr	r2, [pc, #352]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001996:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d005      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019a4:	4b53      	ldr	r3, [pc, #332]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	4a52      	ldr	r2, [pc, #328]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b0:	4b50      	ldr	r3, [pc, #320]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	494d      	ldr	r1, [pc, #308]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	4313      	orrs	r3, r2
 80019c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d044      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d107      	bne.n	80019e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d6:	4b47      	ldr	r3, [pc, #284]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d119      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e07f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d003      	beq.n	80019f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f6:	4b3f      	ldr	r3, [pc, #252]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d109      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e06f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a06:	4b3b      	ldr	r3, [pc, #236]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e067      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a16:	4b37      	ldr	r3, [pc, #220]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f023 0203 	bic.w	r2, r3, #3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4934      	ldr	r1, [pc, #208]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	4313      	orrs	r3, r2
 8001a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a28:	f7ff fac0 	bl	8000fac <HAL_GetTick>
 8001a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a2e:	e00a      	b.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a30:	f7ff fabc 	bl	8000fac <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e04f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a46:	4b2b      	ldr	r3, [pc, #172]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 020c 	and.w	r2, r3, #12
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d1eb      	bne.n	8001a30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a58:	4b25      	ldr	r3, [pc, #148]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 030f 	and.w	r3, r3, #15
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d20c      	bcs.n	8001a80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a66:	4b22      	ldr	r3, [pc, #136]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6e:	4b20      	ldr	r3, [pc, #128]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 030f 	and.w	r3, r3, #15
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e032      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d008      	beq.n	8001a9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a8c:	4b19      	ldr	r3, [pc, #100]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	4916      	ldr	r1, [pc, #88]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d009      	beq.n	8001abe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	490e      	ldr	r1, [pc, #56]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001abe:	f000 f855 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	091b      	lsrs	r3, r3, #4
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	490a      	ldr	r1, [pc, #40]	; (8001af8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad0:	5ccb      	ldrb	r3, [r1, r3]
 8001ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad6:	4a09      	ldr	r2, [pc, #36]	; (8001afc <HAL_RCC_ClockConfig+0x1c4>)
 8001ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_RCC_ClockConfig+0x1c8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff fa20 	bl	8000f24 <HAL_InitTick>

  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023c00 	.word	0x40023c00
 8001af4:	40023800 	.word	0x40023800
 8001af8:	08003f88 	.word	0x08003f88
 8001afc:	2000000c 	.word	0x2000000c
 8001b00:	20000010 	.word	0x20000010

08001b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b08:	4b03      	ldr	r3, [pc, #12]	; (8001b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	2000000c 	.word	0x2000000c

08001b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b20:	f7ff fff0 	bl	8001b04 <HAL_RCC_GetHCLKFreq>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	0a9b      	lsrs	r3, r3, #10
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	4903      	ldr	r1, [pc, #12]	; (8001b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b32:	5ccb      	ldrb	r3, [r1, r3]
 8001b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	08003f98 	.word	0x08003f98

08001b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b48:	f7ff ffdc 	bl	8001b04 <HAL_RCC_GetHCLKFreq>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	0b5b      	lsrs	r3, r3, #13
 8001b54:	f003 0307 	and.w	r3, r3, #7
 8001b58:	4903      	ldr	r1, [pc, #12]	; (8001b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b5a:	5ccb      	ldrb	r3, [r1, r3]
 8001b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40023800 	.word	0x40023800
 8001b68:	08003f98 	.word	0x08003f98

08001b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b70:	b0ae      	sub	sp, #184	; 0xb8
 8001b72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b74:	2300      	movs	r3, #0
 8001b76:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001b80:	2300      	movs	r3, #0
 8001b82:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001b86:	2300      	movs	r3, #0
 8001b88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b92:	4bcb      	ldr	r3, [pc, #812]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	2b0c      	cmp	r3, #12
 8001b9c:	f200 8206 	bhi.w	8001fac <HAL_RCC_GetSysClockFreq+0x440>
 8001ba0:	a201      	add	r2, pc, #4	; (adr r2, 8001ba8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba6:	bf00      	nop
 8001ba8:	08001bdd 	.word	0x08001bdd
 8001bac:	08001fad 	.word	0x08001fad
 8001bb0:	08001fad 	.word	0x08001fad
 8001bb4:	08001fad 	.word	0x08001fad
 8001bb8:	08001be5 	.word	0x08001be5
 8001bbc:	08001fad 	.word	0x08001fad
 8001bc0:	08001fad 	.word	0x08001fad
 8001bc4:	08001fad 	.word	0x08001fad
 8001bc8:	08001bed 	.word	0x08001bed
 8001bcc:	08001fad 	.word	0x08001fad
 8001bd0:	08001fad 	.word	0x08001fad
 8001bd4:	08001fad 	.word	0x08001fad
 8001bd8:	08001ddd 	.word	0x08001ddd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bdc:	4bb9      	ldr	r3, [pc, #740]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x358>)
 8001bde:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001be2:	e1e7      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001be4:	4bb8      	ldr	r3, [pc, #736]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001be6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bea:	e1e3      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bec:	4bb4      	ldr	r3, [pc, #720]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bf8:	4bb1      	ldr	r3, [pc, #708]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d071      	beq.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c04:	4bae      	ldr	r3, [pc, #696]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	099b      	lsrs	r3, r3, #6
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001c10:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001c14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001c20:	2300      	movs	r3, #0
 8001c22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001c26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001c2a:	4622      	mov	r2, r4
 8001c2c:	462b      	mov	r3, r5
 8001c2e:	f04f 0000 	mov.w	r0, #0
 8001c32:	f04f 0100 	mov.w	r1, #0
 8001c36:	0159      	lsls	r1, r3, #5
 8001c38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c3c:	0150      	lsls	r0, r2, #5
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4621      	mov	r1, r4
 8001c44:	1a51      	subs	r1, r2, r1
 8001c46:	6439      	str	r1, [r7, #64]	; 0x40
 8001c48:	4629      	mov	r1, r5
 8001c4a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c4e:	647b      	str	r3, [r7, #68]	; 0x44
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001c5c:	4649      	mov	r1, r9
 8001c5e:	018b      	lsls	r3, r1, #6
 8001c60:	4641      	mov	r1, r8
 8001c62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c66:	4641      	mov	r1, r8
 8001c68:	018a      	lsls	r2, r1, #6
 8001c6a:	4641      	mov	r1, r8
 8001c6c:	1a51      	subs	r1, r2, r1
 8001c6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c70:	4649      	mov	r1, r9
 8001c72:	eb63 0301 	sbc.w	r3, r3, r1
 8001c76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	f04f 0300 	mov.w	r3, #0
 8001c80:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001c84:	4649      	mov	r1, r9
 8001c86:	00cb      	lsls	r3, r1, #3
 8001c88:	4641      	mov	r1, r8
 8001c8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c8e:	4641      	mov	r1, r8
 8001c90:	00ca      	lsls	r2, r1, #3
 8001c92:	4610      	mov	r0, r2
 8001c94:	4619      	mov	r1, r3
 8001c96:	4603      	mov	r3, r0
 8001c98:	4622      	mov	r2, r4
 8001c9a:	189b      	adds	r3, r3, r2
 8001c9c:	633b      	str	r3, [r7, #48]	; 0x30
 8001c9e:	462b      	mov	r3, r5
 8001ca0:	460a      	mov	r2, r1
 8001ca2:	eb42 0303 	adc.w	r3, r2, r3
 8001ca6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	024b      	lsls	r3, r1, #9
 8001cb8:	4621      	mov	r1, r4
 8001cba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cbe:	4621      	mov	r1, r4
 8001cc0:	024a      	lsls	r2, r1, #9
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001cd0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001cd4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001cd8:	f7fe faea 	bl	80002b0 <__aeabi_uldivmod>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001ce6:	e067      	b.n	8001db8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce8:	4b75      	ldr	r3, [pc, #468]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	099b      	lsrs	r3, r3, #6
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001cf4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001cf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001cfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d00:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d02:	2300      	movs	r3, #0
 8001d04:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d06:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	462b      	mov	r3, r5
 8001d0e:	f04f 0000 	mov.w	r0, #0
 8001d12:	f04f 0100 	mov.w	r1, #0
 8001d16:	0159      	lsls	r1, r3, #5
 8001d18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d1c:	0150      	lsls	r0, r2, #5
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4621      	mov	r1, r4
 8001d24:	1a51      	subs	r1, r2, r1
 8001d26:	62b9      	str	r1, [r7, #40]	; 0x28
 8001d28:	4629      	mov	r1, r5
 8001d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001d3c:	4649      	mov	r1, r9
 8001d3e:	018b      	lsls	r3, r1, #6
 8001d40:	4641      	mov	r1, r8
 8001d42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d46:	4641      	mov	r1, r8
 8001d48:	018a      	lsls	r2, r1, #6
 8001d4a:	4641      	mov	r1, r8
 8001d4c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d50:	4649      	mov	r1, r9
 8001d52:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	f04f 0300 	mov.w	r3, #0
 8001d5e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d62:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001d66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001d6a:	4692      	mov	sl, r2
 8001d6c:	469b      	mov	fp, r3
 8001d6e:	4623      	mov	r3, r4
 8001d70:	eb1a 0303 	adds.w	r3, sl, r3
 8001d74:	623b      	str	r3, [r7, #32]
 8001d76:	462b      	mov	r3, r5
 8001d78:	eb4b 0303 	adc.w	r3, fp, r3
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	f04f 0300 	mov.w	r3, #0
 8001d86:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d8a:	4629      	mov	r1, r5
 8001d8c:	028b      	lsls	r3, r1, #10
 8001d8e:	4621      	mov	r1, r4
 8001d90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d94:	4621      	mov	r1, r4
 8001d96:	028a      	lsls	r2, r1, #10
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001da0:	2200      	movs	r2, #0
 8001da2:	673b      	str	r3, [r7, #112]	; 0x70
 8001da4:	677a      	str	r2, [r7, #116]	; 0x74
 8001da6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001daa:	f7fe fa81 	bl	80002b0 <__aeabi_uldivmod>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	4613      	mov	r3, r2
 8001db4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001db8:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	0c1b      	lsrs	r3, r3, #16
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001dca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001dce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001dda:	e0eb      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ddc:	4b38      	ldr	r3, [pc, #224]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001de4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001de8:	4b35      	ldr	r3, [pc, #212]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d06b      	beq.n	8001ecc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001df4:	4b32      	ldr	r3, [pc, #200]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	099b      	lsrs	r3, r3, #6
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	66bb      	str	r3, [r7, #104]	; 0x68
 8001dfe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001e00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e06:	663b      	str	r3, [r7, #96]	; 0x60
 8001e08:	2300      	movs	r3, #0
 8001e0a:	667b      	str	r3, [r7, #100]	; 0x64
 8001e0c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001e10:	4622      	mov	r2, r4
 8001e12:	462b      	mov	r3, r5
 8001e14:	f04f 0000 	mov.w	r0, #0
 8001e18:	f04f 0100 	mov.w	r1, #0
 8001e1c:	0159      	lsls	r1, r3, #5
 8001e1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e22:	0150      	lsls	r0, r2, #5
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4621      	mov	r1, r4
 8001e2a:	1a51      	subs	r1, r2, r1
 8001e2c:	61b9      	str	r1, [r7, #24]
 8001e2e:	4629      	mov	r1, r5
 8001e30:	eb63 0301 	sbc.w	r3, r3, r1
 8001e34:	61fb      	str	r3, [r7, #28]
 8001e36:	f04f 0200 	mov.w	r2, #0
 8001e3a:	f04f 0300 	mov.w	r3, #0
 8001e3e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001e42:	4659      	mov	r1, fp
 8001e44:	018b      	lsls	r3, r1, #6
 8001e46:	4651      	mov	r1, sl
 8001e48:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e4c:	4651      	mov	r1, sl
 8001e4e:	018a      	lsls	r2, r1, #6
 8001e50:	4651      	mov	r1, sl
 8001e52:	ebb2 0801 	subs.w	r8, r2, r1
 8001e56:	4659      	mov	r1, fp
 8001e58:	eb63 0901 	sbc.w	r9, r3, r1
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f04f 0300 	mov.w	r3, #0
 8001e64:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e68:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e6c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e70:	4690      	mov	r8, r2
 8001e72:	4699      	mov	r9, r3
 8001e74:	4623      	mov	r3, r4
 8001e76:	eb18 0303 	adds.w	r3, r8, r3
 8001e7a:	613b      	str	r3, [r7, #16]
 8001e7c:	462b      	mov	r3, r5
 8001e7e:	eb49 0303 	adc.w	r3, r9, r3
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	f04f 0300 	mov.w	r3, #0
 8001e8c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e90:	4629      	mov	r1, r5
 8001e92:	024b      	lsls	r3, r1, #9
 8001e94:	4621      	mov	r1, r4
 8001e96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e9a:	4621      	mov	r1, r4
 8001e9c:	024a      	lsls	r2, r1, #9
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	65bb      	str	r3, [r7, #88]	; 0x58
 8001eaa:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001eac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001eb0:	f7fe f9fe 	bl	80002b0 <__aeabi_uldivmod>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4613      	mov	r3, r2
 8001eba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001ebe:	e065      	b.n	8001f8c <HAL_RCC_GetSysClockFreq+0x420>
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	00f42400 	.word	0x00f42400
 8001ec8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ecc:	4b3d      	ldr	r3, [pc, #244]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	099b      	lsrs	r3, r3, #6
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001edc:	653b      	str	r3, [r7, #80]	; 0x50
 8001ede:	2300      	movs	r3, #0
 8001ee0:	657b      	str	r3, [r7, #84]	; 0x54
 8001ee2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001ee6:	4642      	mov	r2, r8
 8001ee8:	464b      	mov	r3, r9
 8001eea:	f04f 0000 	mov.w	r0, #0
 8001eee:	f04f 0100 	mov.w	r1, #0
 8001ef2:	0159      	lsls	r1, r3, #5
 8001ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ef8:	0150      	lsls	r0, r2, #5
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	4641      	mov	r1, r8
 8001f00:	1a51      	subs	r1, r2, r1
 8001f02:	60b9      	str	r1, [r7, #8]
 8001f04:	4649      	mov	r1, r9
 8001f06:	eb63 0301 	sbc.w	r3, r3, r1
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	f04f 0200 	mov.w	r2, #0
 8001f10:	f04f 0300 	mov.w	r3, #0
 8001f14:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001f18:	4659      	mov	r1, fp
 8001f1a:	018b      	lsls	r3, r1, #6
 8001f1c:	4651      	mov	r1, sl
 8001f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f22:	4651      	mov	r1, sl
 8001f24:	018a      	lsls	r2, r1, #6
 8001f26:	4651      	mov	r1, sl
 8001f28:	1a54      	subs	r4, r2, r1
 8001f2a:	4659      	mov	r1, fp
 8001f2c:	eb63 0501 	sbc.w	r5, r3, r1
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	00eb      	lsls	r3, r5, #3
 8001f3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f3e:	00e2      	lsls	r2, r4, #3
 8001f40:	4614      	mov	r4, r2
 8001f42:	461d      	mov	r5, r3
 8001f44:	4643      	mov	r3, r8
 8001f46:	18e3      	adds	r3, r4, r3
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	464b      	mov	r3, r9
 8001f4c:	eb45 0303 	adc.w	r3, r5, r3
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	f04f 0200 	mov.w	r2, #0
 8001f56:	f04f 0300 	mov.w	r3, #0
 8001f5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f5e:	4629      	mov	r1, r5
 8001f60:	028b      	lsls	r3, r1, #10
 8001f62:	4621      	mov	r1, r4
 8001f64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f68:	4621      	mov	r1, r4
 8001f6a:	028a      	lsls	r2, r1, #10
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4619      	mov	r1, r3
 8001f70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f74:	2200      	movs	r2, #0
 8001f76:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f78:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001f7a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f7e:	f7fe f997 	bl	80002b0 <__aeabi_uldivmod>
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	4613      	mov	r3, r2
 8001f88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f8c:	4b0d      	ldr	r3, [pc, #52]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	0f1b      	lsrs	r3, r3, #28
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001f9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001faa:	e003      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001fae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001fb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	37b8      	adds	r7, #184	; 0xb8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	00f42400 	.word	0x00f42400

08001fcc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e28d      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8083 	beq.w	80020f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001fec:	4b94      	ldr	r3, [pc, #592]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 030c 	and.w	r3, r3, #12
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d019      	beq.n	800202c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ff8:	4b91      	ldr	r3, [pc, #580]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002000:	2b08      	cmp	r3, #8
 8002002:	d106      	bne.n	8002012 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002004:	4b8e      	ldr	r3, [pc, #568]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800200c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002010:	d00c      	beq.n	800202c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002012:	4b8b      	ldr	r3, [pc, #556]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800201a:	2b0c      	cmp	r3, #12
 800201c:	d112      	bne.n	8002044 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800201e:	4b88      	ldr	r3, [pc, #544]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002026:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800202a:	d10b      	bne.n	8002044 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800202c:	4b84      	ldr	r3, [pc, #528]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d05b      	beq.n	80020f0 <HAL_RCC_OscConfig+0x124>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d157      	bne.n	80020f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e25a      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800204c:	d106      	bne.n	800205c <HAL_RCC_OscConfig+0x90>
 800204e:	4b7c      	ldr	r3, [pc, #496]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a7b      	ldr	r2, [pc, #492]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002054:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	e01d      	b.n	8002098 <HAL_RCC_OscConfig+0xcc>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002064:	d10c      	bne.n	8002080 <HAL_RCC_OscConfig+0xb4>
 8002066:	4b76      	ldr	r3, [pc, #472]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a75      	ldr	r2, [pc, #468]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 800206c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	4b73      	ldr	r3, [pc, #460]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a72      	ldr	r2, [pc, #456]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	e00b      	b.n	8002098 <HAL_RCC_OscConfig+0xcc>
 8002080:	4b6f      	ldr	r3, [pc, #444]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a6e      	ldr	r2, [pc, #440]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002086:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b6c      	ldr	r3, [pc, #432]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a6b      	ldr	r2, [pc, #428]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002092:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d013      	beq.n	80020c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a0:	f7fe ff84 	bl	8000fac <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020a8:	f7fe ff80 	bl	8000fac <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b64      	cmp	r3, #100	; 0x64
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e21f      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b61      	ldr	r3, [pc, #388]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d0f0      	beq.n	80020a8 <HAL_RCC_OscConfig+0xdc>
 80020c6:	e014      	b.n	80020f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c8:	f7fe ff70 	bl	8000fac <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020d0:	f7fe ff6c 	bl	8000fac <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b64      	cmp	r3, #100	; 0x64
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e20b      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020e2:	4b57      	ldr	r3, [pc, #348]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f0      	bne.n	80020d0 <HAL_RCC_OscConfig+0x104>
 80020ee:	e000      	b.n	80020f2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d06f      	beq.n	80021de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020fe:	4b50      	ldr	r3, [pc, #320]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 030c 	and.w	r3, r3, #12
 8002106:	2b00      	cmp	r3, #0
 8002108:	d017      	beq.n	800213a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800210a:	4b4d      	ldr	r3, [pc, #308]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002112:	2b08      	cmp	r3, #8
 8002114:	d105      	bne.n	8002122 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002116:	4b4a      	ldr	r3, [pc, #296]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00b      	beq.n	800213a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002122:	4b47      	ldr	r3, [pc, #284]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800212a:	2b0c      	cmp	r3, #12
 800212c:	d11c      	bne.n	8002168 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800212e:	4b44      	ldr	r3, [pc, #272]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d116      	bne.n	8002168 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213a:	4b41      	ldr	r3, [pc, #260]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d005      	beq.n	8002152 <HAL_RCC_OscConfig+0x186>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d001      	beq.n	8002152 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e1d3      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002152:	4b3b      	ldr	r3, [pc, #236]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4937      	ldr	r1, [pc, #220]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002162:	4313      	orrs	r3, r2
 8002164:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002166:	e03a      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d020      	beq.n	80021b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002170:	4b34      	ldr	r3, [pc, #208]	; (8002244 <HAL_RCC_OscConfig+0x278>)
 8002172:	2201      	movs	r2, #1
 8002174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002176:	f7fe ff19 	bl	8000fac <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800217c:	e008      	b.n	8002190 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800217e:	f7fe ff15 	bl	8000fac <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e1b4      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002190:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f0      	beq.n	800217e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219c:	4b28      	ldr	r3, [pc, #160]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	4925      	ldr	r1, [pc, #148]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	600b      	str	r3, [r1, #0]
 80021b0:	e015      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021b2:	4b24      	ldr	r3, [pc, #144]	; (8002244 <HAL_RCC_OscConfig+0x278>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b8:	f7fe fef8 	bl	8000fac <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021c0:	f7fe fef4 	bl	8000fac <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e193      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d2:	4b1b      	ldr	r3, [pc, #108]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f0      	bne.n	80021c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d036      	beq.n	8002258 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d016      	beq.n	8002220 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f2:	4b15      	ldr	r3, [pc, #84]	; (8002248 <HAL_RCC_OscConfig+0x27c>)
 80021f4:	2201      	movs	r2, #1
 80021f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f8:	f7fe fed8 	bl	8000fac <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002200:	f7fe fed4 	bl	8000fac <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e173      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002212:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <HAL_RCC_OscConfig+0x274>)
 8002214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0x234>
 800221e:	e01b      	b.n	8002258 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002220:	4b09      	ldr	r3, [pc, #36]	; (8002248 <HAL_RCC_OscConfig+0x27c>)
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002226:	f7fe fec1 	bl	8000fac <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800222c:	e00e      	b.n	800224c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800222e:	f7fe febd 	bl	8000fac <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d907      	bls.n	800224c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e15c      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
 8002240:	40023800 	.word	0x40023800
 8002244:	42470000 	.word	0x42470000
 8002248:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800224c:	4b8a      	ldr	r3, [pc, #552]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800224e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1ea      	bne.n	800222e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 8097 	beq.w	8002394 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226a:	4b83      	ldr	r3, [pc, #524]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10f      	bne.n	8002296 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	4b7f      	ldr	r3, [pc, #508]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	4a7e      	ldr	r2, [pc, #504]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002280:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002284:	6413      	str	r3, [r2, #64]	; 0x40
 8002286:	4b7c      	ldr	r3, [pc, #496]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002292:	2301      	movs	r3, #1
 8002294:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002296:	4b79      	ldr	r3, [pc, #484]	; (800247c <HAL_RCC_OscConfig+0x4b0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d118      	bne.n	80022d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022a2:	4b76      	ldr	r3, [pc, #472]	; (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a75      	ldr	r2, [pc, #468]	; (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022ae:	f7fe fe7d 	bl	8000fac <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b6:	f7fe fe79 	bl	8000fac <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e118      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	4b6c      	ldr	r3, [pc, #432]	; (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d106      	bne.n	80022ea <HAL_RCC_OscConfig+0x31e>
 80022dc:	4b66      	ldr	r3, [pc, #408]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e0:	4a65      	ldr	r2, [pc, #404]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022e2:	f043 0301 	orr.w	r3, r3, #1
 80022e6:	6713      	str	r3, [r2, #112]	; 0x70
 80022e8:	e01c      	b.n	8002324 <HAL_RCC_OscConfig+0x358>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	2b05      	cmp	r3, #5
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0x340>
 80022f2:	4b61      	ldr	r3, [pc, #388]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022f6:	4a60      	ldr	r2, [pc, #384]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022f8:	f043 0304 	orr.w	r3, r3, #4
 80022fc:	6713      	str	r3, [r2, #112]	; 0x70
 80022fe:	4b5e      	ldr	r3, [pc, #376]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002302:	4a5d      	ldr	r2, [pc, #372]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6713      	str	r3, [r2, #112]	; 0x70
 800230a:	e00b      	b.n	8002324 <HAL_RCC_OscConfig+0x358>
 800230c:	4b5a      	ldr	r3, [pc, #360]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800230e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002310:	4a59      	ldr	r2, [pc, #356]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002312:	f023 0301 	bic.w	r3, r3, #1
 8002316:	6713      	str	r3, [r2, #112]	; 0x70
 8002318:	4b57      	ldr	r3, [pc, #348]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800231a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800231c:	4a56      	ldr	r2, [pc, #344]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800231e:	f023 0304 	bic.w	r3, r3, #4
 8002322:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d015      	beq.n	8002358 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800232c:	f7fe fe3e 	bl	8000fac <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002332:	e00a      	b.n	800234a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002334:	f7fe fe3a 	bl	8000fac <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002342:	4293      	cmp	r3, r2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e0d7      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800234a:	4b4b      	ldr	r3, [pc, #300]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800234c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0ee      	beq.n	8002334 <HAL_RCC_OscConfig+0x368>
 8002356:	e014      	b.n	8002382 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002358:	f7fe fe28 	bl	8000fac <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800235e:	e00a      	b.n	8002376 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002360:	f7fe fe24 	bl	8000fac <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	f241 3288 	movw	r2, #5000	; 0x1388
 800236e:	4293      	cmp	r3, r2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e0c1      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002376:	4b40      	ldr	r3, [pc, #256]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1ee      	bne.n	8002360 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002382:	7dfb      	ldrb	r3, [r7, #23]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d105      	bne.n	8002394 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002388:	4b3b      	ldr	r3, [pc, #236]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	4a3a      	ldr	r2, [pc, #232]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800238e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002392:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	2b00      	cmp	r3, #0
 800239a:	f000 80ad 	beq.w	80024f8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800239e:	4b36      	ldr	r3, [pc, #216]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d060      	beq.n	800246c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d145      	bne.n	800243e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b2:	4b33      	ldr	r3, [pc, #204]	; (8002480 <HAL_RCC_OscConfig+0x4b4>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b8:	f7fe fdf8 	bl	8000fac <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023be:	e008      	b.n	80023d2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023c0:	f7fe fdf4 	bl	8000fac <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e093      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023d2:	4b29      	ldr	r3, [pc, #164]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1f0      	bne.n	80023c0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69da      	ldr	r2, [r3, #28]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	019b      	lsls	r3, r3, #6
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f4:	085b      	lsrs	r3, r3, #1
 80023f6:	3b01      	subs	r3, #1
 80023f8:	041b      	lsls	r3, r3, #16
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002408:	071b      	lsls	r3, r3, #28
 800240a:	491b      	ldr	r1, [pc, #108]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800240c:	4313      	orrs	r3, r2
 800240e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002410:	4b1b      	ldr	r3, [pc, #108]	; (8002480 <HAL_RCC_OscConfig+0x4b4>)
 8002412:	2201      	movs	r2, #1
 8002414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002416:	f7fe fdc9 	bl	8000fac <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800241e:	f7fe fdc5 	bl	8000fac <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e064      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002430:	4b11      	ldr	r3, [pc, #68]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0f0      	beq.n	800241e <HAL_RCC_OscConfig+0x452>
 800243c:	e05c      	b.n	80024f8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800243e:	4b10      	ldr	r3, [pc, #64]	; (8002480 <HAL_RCC_OscConfig+0x4b4>)
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002444:	f7fe fdb2 	bl	8000fac <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800244c:	f7fe fdae 	bl	8000fac <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e04d      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f0      	bne.n	800244c <HAL_RCC_OscConfig+0x480>
 800246a:	e045      	b.n	80024f8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d107      	bne.n	8002484 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e040      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
 8002478:	40023800 	.word	0x40023800
 800247c:	40007000 	.word	0x40007000
 8002480:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002484:	4b1f      	ldr	r3, [pc, #124]	; (8002504 <HAL_RCC_OscConfig+0x538>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d030      	beq.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800249c:	429a      	cmp	r2, r3
 800249e:	d129      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d122      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024b4:	4013      	ands	r3, r2
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024bc:	4293      	cmp	r3, r2
 80024be:	d119      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	3b01      	subs	r3, #1
 80024ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d10f      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d107      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d001      	beq.n	80024f8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e000      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40023800 	.word	0x40023800

08002508 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e03f      	b.n	800259a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d106      	bne.n	8002534 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7fe fb34 	bl	8000b9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2224      	movs	r2, #36	; 0x24
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800254a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f000 f9cb 	bl	80028e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	691a      	ldr	r2, [r3, #16]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002560:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	695a      	ldr	r2, [r3, #20]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002570:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002580:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2220      	movs	r2, #32
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b08a      	sub	sp, #40	; 0x28
 80025a6:	af02      	add	r7, sp, #8
 80025a8:	60f8      	str	r0, [r7, #12]
 80025aa:	60b9      	str	r1, [r7, #8]
 80025ac:	603b      	str	r3, [r7, #0]
 80025ae:	4613      	mov	r3, r2
 80025b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b20      	cmp	r3, #32
 80025c0:	d17c      	bne.n	80026bc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <HAL_UART_Transmit+0x2c>
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e075      	b.n	80026be <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_UART_Transmit+0x3e>
 80025dc:	2302      	movs	r3, #2
 80025de:	e06e      	b.n	80026be <HAL_UART_Transmit+0x11c>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2221      	movs	r2, #33	; 0x21
 80025f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025f6:	f7fe fcd9 	bl	8000fac <HAL_GetTick>
 80025fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	88fa      	ldrh	r2, [r7, #6]
 8002600:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	88fa      	ldrh	r2, [r7, #6]
 8002606:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002610:	d108      	bne.n	8002624 <HAL_UART_Transmit+0x82>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d104      	bne.n	8002624 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	e003      	b.n	800262c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002628:	2300      	movs	r3, #0
 800262a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002634:	e02a      	b.n	800268c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2200      	movs	r2, #0
 800263e:	2180      	movs	r1, #128	; 0x80
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f000 f8e2 	bl	800280a <UART_WaitOnFlagUntilTimeout>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e036      	b.n	80026be <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10b      	bne.n	800266e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002664:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	3302      	adds	r3, #2
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	e007      	b.n	800267e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	781a      	ldrb	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	3301      	adds	r3, #1
 800267c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002682:	b29b      	uxth	r3, r3
 8002684:	3b01      	subs	r3, #1
 8002686:	b29a      	uxth	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002690:	b29b      	uxth	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1cf      	bne.n	8002636 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2200      	movs	r2, #0
 800269e:	2140      	movs	r1, #64	; 0x40
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 f8b2 	bl	800280a <UART_WaitOnFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e006      	b.n	80026be <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2220      	movs	r2, #32
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	e000      	b.n	80026be <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80026bc:	2302      	movs	r3, #2
  }
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3720      	adds	r7, #32
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b08a      	sub	sp, #40	; 0x28
 80026ca:	af02      	add	r7, sp, #8
 80026cc:	60f8      	str	r0, [r7, #12]
 80026ce:	60b9      	str	r1, [r7, #8]
 80026d0:	603b      	str	r3, [r7, #0]
 80026d2:	4613      	mov	r3, r2
 80026d4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b20      	cmp	r3, #32
 80026e4:	f040 808c 	bne.w	8002800 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d002      	beq.n	80026f4 <HAL_UART_Receive+0x2e>
 80026ee:	88fb      	ldrh	r3, [r7, #6]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e084      	b.n	8002802 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d101      	bne.n	8002706 <HAL_UART_Receive+0x40>
 8002702:	2302      	movs	r3, #2
 8002704:	e07d      	b.n	8002802 <HAL_UART_Receive+0x13c>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2222      	movs	r2, #34	; 0x22
 8002718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002722:	f7fe fc43 	bl	8000fac <HAL_GetTick>
 8002726:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	88fa      	ldrh	r2, [r7, #6]
 800272c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	88fa      	ldrh	r2, [r7, #6]
 8002732:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800273c:	d108      	bne.n	8002750 <HAL_UART_Receive+0x8a>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d104      	bne.n	8002750 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	61bb      	str	r3, [r7, #24]
 800274e:	e003      	b.n	8002758 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002754:	2300      	movs	r3, #0
 8002756:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002760:	e043      	b.n	80027ea <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	2200      	movs	r2, #0
 800276a:	2120      	movs	r1, #32
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 f84c 	bl	800280a <UART_WaitOnFlagUntilTimeout>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e042      	b.n	8002802 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10c      	bne.n	800279c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	b29b      	uxth	r3, r3
 800278a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800278e:	b29a      	uxth	r2, r3
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	3302      	adds	r3, #2
 8002798:	61bb      	str	r3, [r7, #24]
 800279a:	e01f      	b.n	80027dc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027a4:	d007      	beq.n	80027b6 <HAL_UART_Receive+0xf0>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10a      	bne.n	80027c4 <HAL_UART_Receive+0xfe>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	701a      	strb	r2, [r3, #0]
 80027c2:	e008      	b.n	80027d6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	3301      	adds	r3, #1
 80027da:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	3b01      	subs	r3, #1
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1b6      	bne.n	8002762 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2220      	movs	r2, #32
 80027f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80027fc:	2300      	movs	r3, #0
 80027fe:	e000      	b.n	8002802 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002800:	2302      	movs	r3, #2
  }
}
 8002802:	4618      	mov	r0, r3
 8002804:	3720      	adds	r7, #32
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b090      	sub	sp, #64	; 0x40
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	603b      	str	r3, [r7, #0]
 8002816:	4613      	mov	r3, r2
 8002818:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800281a:	e050      	b.n	80028be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800281c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800281e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002822:	d04c      	beq.n	80028be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002824:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002826:	2b00      	cmp	r3, #0
 8002828:	d007      	beq.n	800283a <UART_WaitOnFlagUntilTimeout+0x30>
 800282a:	f7fe fbbf 	bl	8000fac <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002836:	429a      	cmp	r2, r3
 8002838:	d241      	bcs.n	80028be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	330c      	adds	r3, #12
 8002840:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002844:	e853 3f00 	ldrex	r3, [r3]
 8002848:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800284a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002850:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	330c      	adds	r3, #12
 8002858:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800285a:	637a      	str	r2, [r7, #52]	; 0x34
 800285c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800285e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002860:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002862:	e841 2300 	strex	r3, r2, [r1]
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1e5      	bne.n	800283a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	3314      	adds	r3, #20
 8002874:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	e853 3f00 	ldrex	r3, [r3]
 800287c:	613b      	str	r3, [r7, #16]
   return(result);
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	63bb      	str	r3, [r7, #56]	; 0x38
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	3314      	adds	r3, #20
 800288c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800288e:	623a      	str	r2, [r7, #32]
 8002890:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002892:	69f9      	ldr	r1, [r7, #28]
 8002894:	6a3a      	ldr	r2, [r7, #32]
 8002896:	e841 2300 	strex	r3, r2, [r1]
 800289a:	61bb      	str	r3, [r7, #24]
   return(result);
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1e5      	bne.n	800286e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2220      	movs	r2, #32
 80028a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2220      	movs	r2, #32
 80028ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e00f      	b.n	80028de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	4013      	ands	r3, r2
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	bf0c      	ite	eq
 80028ce:	2301      	moveq	r3, #1
 80028d0:	2300      	movne	r3, #0
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	461a      	mov	r2, r3
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d09f      	beq.n	800281c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3740      	adds	r7, #64	; 0x40
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
	...

080028e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028ec:	b0c0      	sub	sp, #256	; 0x100
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002904:	68d9      	ldr	r1, [r3, #12]
 8002906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	ea40 0301 	orr.w	r3, r0, r1
 8002910:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	431a      	orrs	r2, r3
 8002920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	431a      	orrs	r2, r3
 8002928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	4313      	orrs	r3, r2
 8002930:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002940:	f021 010c 	bic.w	r1, r1, #12
 8002944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800294e:	430b      	orrs	r3, r1
 8002950:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800295e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002962:	6999      	ldr	r1, [r3, #24]
 8002964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	ea40 0301 	orr.w	r3, r0, r1
 800296e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	4b8f      	ldr	r3, [pc, #572]	; (8002bb4 <UART_SetConfig+0x2cc>)
 8002978:	429a      	cmp	r2, r3
 800297a:	d005      	beq.n	8002988 <UART_SetConfig+0xa0>
 800297c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4b8d      	ldr	r3, [pc, #564]	; (8002bb8 <UART_SetConfig+0x2d0>)
 8002984:	429a      	cmp	r2, r3
 8002986:	d104      	bne.n	8002992 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002988:	f7ff f8dc 	bl	8001b44 <HAL_RCC_GetPCLK2Freq>
 800298c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002990:	e003      	b.n	800299a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002992:	f7ff f8c3 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 8002996:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800299a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800299e:	69db      	ldr	r3, [r3, #28]
 80029a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029a4:	f040 810c 	bne.w	8002bc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80029a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029ac:	2200      	movs	r2, #0
 80029ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80029b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80029b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80029ba:	4622      	mov	r2, r4
 80029bc:	462b      	mov	r3, r5
 80029be:	1891      	adds	r1, r2, r2
 80029c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80029c2:	415b      	adcs	r3, r3
 80029c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80029ca:	4621      	mov	r1, r4
 80029cc:	eb12 0801 	adds.w	r8, r2, r1
 80029d0:	4629      	mov	r1, r5
 80029d2:	eb43 0901 	adc.w	r9, r3, r1
 80029d6:	f04f 0200 	mov.w	r2, #0
 80029da:	f04f 0300 	mov.w	r3, #0
 80029de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029ea:	4690      	mov	r8, r2
 80029ec:	4699      	mov	r9, r3
 80029ee:	4623      	mov	r3, r4
 80029f0:	eb18 0303 	adds.w	r3, r8, r3
 80029f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80029f8:	462b      	mov	r3, r5
 80029fa:	eb49 0303 	adc.w	r3, r9, r3
 80029fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002a0e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002a12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002a16:	460b      	mov	r3, r1
 8002a18:	18db      	adds	r3, r3, r3
 8002a1a:	653b      	str	r3, [r7, #80]	; 0x50
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	eb42 0303 	adc.w	r3, r2, r3
 8002a22:	657b      	str	r3, [r7, #84]	; 0x54
 8002a24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002a28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002a2c:	f7fd fc40 	bl	80002b0 <__aeabi_uldivmod>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4b61      	ldr	r3, [pc, #388]	; (8002bbc <UART_SetConfig+0x2d4>)
 8002a36:	fba3 2302 	umull	r2, r3, r3, r2
 8002a3a:	095b      	lsrs	r3, r3, #5
 8002a3c:	011c      	lsls	r4, r3, #4
 8002a3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a42:	2200      	movs	r2, #0
 8002a44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a48:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002a4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002a50:	4642      	mov	r2, r8
 8002a52:	464b      	mov	r3, r9
 8002a54:	1891      	adds	r1, r2, r2
 8002a56:	64b9      	str	r1, [r7, #72]	; 0x48
 8002a58:	415b      	adcs	r3, r3
 8002a5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002a60:	4641      	mov	r1, r8
 8002a62:	eb12 0a01 	adds.w	sl, r2, r1
 8002a66:	4649      	mov	r1, r9
 8002a68:	eb43 0b01 	adc.w	fp, r3, r1
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a80:	4692      	mov	sl, r2
 8002a82:	469b      	mov	fp, r3
 8002a84:	4643      	mov	r3, r8
 8002a86:	eb1a 0303 	adds.w	r3, sl, r3
 8002a8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002a8e:	464b      	mov	r3, r9
 8002a90:	eb4b 0303 	adc.w	r3, fp, r3
 8002a94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002aa4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002aa8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002aac:	460b      	mov	r3, r1
 8002aae:	18db      	adds	r3, r3, r3
 8002ab0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	eb42 0303 	adc.w	r3, r2, r3
 8002ab8:	647b      	str	r3, [r7, #68]	; 0x44
 8002aba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002abe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002ac2:	f7fd fbf5 	bl	80002b0 <__aeabi_uldivmod>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4611      	mov	r1, r2
 8002acc:	4b3b      	ldr	r3, [pc, #236]	; (8002bbc <UART_SetConfig+0x2d4>)
 8002ace:	fba3 2301 	umull	r2, r3, r3, r1
 8002ad2:	095b      	lsrs	r3, r3, #5
 8002ad4:	2264      	movs	r2, #100	; 0x64
 8002ad6:	fb02 f303 	mul.w	r3, r2, r3
 8002ada:	1acb      	subs	r3, r1, r3
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002ae2:	4b36      	ldr	r3, [pc, #216]	; (8002bbc <UART_SetConfig+0x2d4>)
 8002ae4:	fba3 2302 	umull	r2, r3, r3, r2
 8002ae8:	095b      	lsrs	r3, r3, #5
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002af0:	441c      	add	r4, r3
 8002af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002af6:	2200      	movs	r2, #0
 8002af8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002afc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002b00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002b04:	4642      	mov	r2, r8
 8002b06:	464b      	mov	r3, r9
 8002b08:	1891      	adds	r1, r2, r2
 8002b0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002b0c:	415b      	adcs	r3, r3
 8002b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b14:	4641      	mov	r1, r8
 8002b16:	1851      	adds	r1, r2, r1
 8002b18:	6339      	str	r1, [r7, #48]	; 0x30
 8002b1a:	4649      	mov	r1, r9
 8002b1c:	414b      	adcs	r3, r1
 8002b1e:	637b      	str	r3, [r7, #52]	; 0x34
 8002b20:	f04f 0200 	mov.w	r2, #0
 8002b24:	f04f 0300 	mov.w	r3, #0
 8002b28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002b2c:	4659      	mov	r1, fp
 8002b2e:	00cb      	lsls	r3, r1, #3
 8002b30:	4651      	mov	r1, sl
 8002b32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b36:	4651      	mov	r1, sl
 8002b38:	00ca      	lsls	r2, r1, #3
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4603      	mov	r3, r0
 8002b40:	4642      	mov	r2, r8
 8002b42:	189b      	adds	r3, r3, r2
 8002b44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b48:	464b      	mov	r3, r9
 8002b4a:	460a      	mov	r2, r1
 8002b4c:	eb42 0303 	adc.w	r3, r2, r3
 8002b50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002b60:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002b64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002b68:	460b      	mov	r3, r1
 8002b6a:	18db      	adds	r3, r3, r3
 8002b6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b6e:	4613      	mov	r3, r2
 8002b70:	eb42 0303 	adc.w	r3, r2, r3
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002b7e:	f7fd fb97 	bl	80002b0 <__aeabi_uldivmod>
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	4b0d      	ldr	r3, [pc, #52]	; (8002bbc <UART_SetConfig+0x2d4>)
 8002b88:	fba3 1302 	umull	r1, r3, r3, r2
 8002b8c:	095b      	lsrs	r3, r3, #5
 8002b8e:	2164      	movs	r1, #100	; 0x64
 8002b90:	fb01 f303 	mul.w	r3, r1, r3
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	3332      	adds	r3, #50	; 0x32
 8002b9a:	4a08      	ldr	r2, [pc, #32]	; (8002bbc <UART_SetConfig+0x2d4>)
 8002b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba0:	095b      	lsrs	r3, r3, #5
 8002ba2:	f003 0207 	and.w	r2, r3, #7
 8002ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4422      	add	r2, r4
 8002bae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002bb0:	e105      	b.n	8002dbe <UART_SetConfig+0x4d6>
 8002bb2:	bf00      	nop
 8002bb4:	40011000 	.word	0x40011000
 8002bb8:	40011400 	.word	0x40011400
 8002bbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002bca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002bce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002bd2:	4642      	mov	r2, r8
 8002bd4:	464b      	mov	r3, r9
 8002bd6:	1891      	adds	r1, r2, r2
 8002bd8:	6239      	str	r1, [r7, #32]
 8002bda:	415b      	adcs	r3, r3
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002be2:	4641      	mov	r1, r8
 8002be4:	1854      	adds	r4, r2, r1
 8002be6:	4649      	mov	r1, r9
 8002be8:	eb43 0501 	adc.w	r5, r3, r1
 8002bec:	f04f 0200 	mov.w	r2, #0
 8002bf0:	f04f 0300 	mov.w	r3, #0
 8002bf4:	00eb      	lsls	r3, r5, #3
 8002bf6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bfa:	00e2      	lsls	r2, r4, #3
 8002bfc:	4614      	mov	r4, r2
 8002bfe:	461d      	mov	r5, r3
 8002c00:	4643      	mov	r3, r8
 8002c02:	18e3      	adds	r3, r4, r3
 8002c04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002c08:	464b      	mov	r3, r9
 8002c0a:	eb45 0303 	adc.w	r3, r5, r3
 8002c0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c22:	f04f 0200 	mov.w	r2, #0
 8002c26:	f04f 0300 	mov.w	r3, #0
 8002c2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002c2e:	4629      	mov	r1, r5
 8002c30:	008b      	lsls	r3, r1, #2
 8002c32:	4621      	mov	r1, r4
 8002c34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c38:	4621      	mov	r1, r4
 8002c3a:	008a      	lsls	r2, r1, #2
 8002c3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002c40:	f7fd fb36 	bl	80002b0 <__aeabi_uldivmod>
 8002c44:	4602      	mov	r2, r0
 8002c46:	460b      	mov	r3, r1
 8002c48:	4b60      	ldr	r3, [pc, #384]	; (8002dcc <UART_SetConfig+0x4e4>)
 8002c4a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c4e:	095b      	lsrs	r3, r3, #5
 8002c50:	011c      	lsls	r4, r3, #4
 8002c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c56:	2200      	movs	r2, #0
 8002c58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c5c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002c60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002c64:	4642      	mov	r2, r8
 8002c66:	464b      	mov	r3, r9
 8002c68:	1891      	adds	r1, r2, r2
 8002c6a:	61b9      	str	r1, [r7, #24]
 8002c6c:	415b      	adcs	r3, r3
 8002c6e:	61fb      	str	r3, [r7, #28]
 8002c70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c74:	4641      	mov	r1, r8
 8002c76:	1851      	adds	r1, r2, r1
 8002c78:	6139      	str	r1, [r7, #16]
 8002c7a:	4649      	mov	r1, r9
 8002c7c:	414b      	adcs	r3, r1
 8002c7e:	617b      	str	r3, [r7, #20]
 8002c80:	f04f 0200 	mov.w	r2, #0
 8002c84:	f04f 0300 	mov.w	r3, #0
 8002c88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c8c:	4659      	mov	r1, fp
 8002c8e:	00cb      	lsls	r3, r1, #3
 8002c90:	4651      	mov	r1, sl
 8002c92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c96:	4651      	mov	r1, sl
 8002c98:	00ca      	lsls	r2, r1, #3
 8002c9a:	4610      	mov	r0, r2
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	4642      	mov	r2, r8
 8002ca2:	189b      	adds	r3, r3, r2
 8002ca4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002ca8:	464b      	mov	r3, r9
 8002caa:	460a      	mov	r2, r1
 8002cac:	eb42 0303 	adc.w	r3, r2, r3
 8002cb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	67bb      	str	r3, [r7, #120]	; 0x78
 8002cbe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002cc0:	f04f 0200 	mov.w	r2, #0
 8002cc4:	f04f 0300 	mov.w	r3, #0
 8002cc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ccc:	4649      	mov	r1, r9
 8002cce:	008b      	lsls	r3, r1, #2
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cd6:	4641      	mov	r1, r8
 8002cd8:	008a      	lsls	r2, r1, #2
 8002cda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002cde:	f7fd fae7 	bl	80002b0 <__aeabi_uldivmod>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	4b39      	ldr	r3, [pc, #228]	; (8002dcc <UART_SetConfig+0x4e4>)
 8002ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cec:	095b      	lsrs	r3, r3, #5
 8002cee:	2164      	movs	r1, #100	; 0x64
 8002cf0:	fb01 f303 	mul.w	r3, r1, r3
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	3332      	adds	r3, #50	; 0x32
 8002cfa:	4a34      	ldr	r2, [pc, #208]	; (8002dcc <UART_SetConfig+0x4e4>)
 8002cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002d00:	095b      	lsrs	r3, r3, #5
 8002d02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d06:	441c      	add	r4, r3
 8002d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	673b      	str	r3, [r7, #112]	; 0x70
 8002d10:	677a      	str	r2, [r7, #116]	; 0x74
 8002d12:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002d16:	4642      	mov	r2, r8
 8002d18:	464b      	mov	r3, r9
 8002d1a:	1891      	adds	r1, r2, r2
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	415b      	adcs	r3, r3
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d26:	4641      	mov	r1, r8
 8002d28:	1851      	adds	r1, r2, r1
 8002d2a:	6039      	str	r1, [r7, #0]
 8002d2c:	4649      	mov	r1, r9
 8002d2e:	414b      	adcs	r3, r1
 8002d30:	607b      	str	r3, [r7, #4]
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d3e:	4659      	mov	r1, fp
 8002d40:	00cb      	lsls	r3, r1, #3
 8002d42:	4651      	mov	r1, sl
 8002d44:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d48:	4651      	mov	r1, sl
 8002d4a:	00ca      	lsls	r2, r1, #3
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4603      	mov	r3, r0
 8002d52:	4642      	mov	r2, r8
 8002d54:	189b      	adds	r3, r3, r2
 8002d56:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d58:	464b      	mov	r3, r9
 8002d5a:	460a      	mov	r2, r1
 8002d5c:	eb42 0303 	adc.w	r3, r2, r3
 8002d60:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	663b      	str	r3, [r7, #96]	; 0x60
 8002d6c:	667a      	str	r2, [r7, #100]	; 0x64
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002d7a:	4649      	mov	r1, r9
 8002d7c:	008b      	lsls	r3, r1, #2
 8002d7e:	4641      	mov	r1, r8
 8002d80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d84:	4641      	mov	r1, r8
 8002d86:	008a      	lsls	r2, r1, #2
 8002d88:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002d8c:	f7fd fa90 	bl	80002b0 <__aeabi_uldivmod>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4b0d      	ldr	r3, [pc, #52]	; (8002dcc <UART_SetConfig+0x4e4>)
 8002d96:	fba3 1302 	umull	r1, r3, r3, r2
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	2164      	movs	r1, #100	; 0x64
 8002d9e:	fb01 f303 	mul.w	r3, r1, r3
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	3332      	adds	r3, #50	; 0x32
 8002da8:	4a08      	ldr	r2, [pc, #32]	; (8002dcc <UART_SetConfig+0x4e4>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	f003 020f 	and.w	r2, r3, #15
 8002db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4422      	add	r2, r4
 8002dbc:	609a      	str	r2, [r3, #8]
}
 8002dbe:	bf00      	nop
 8002dc0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dca:	bf00      	nop
 8002dcc:	51eb851f 	.word	0x51eb851f

08002dd0 <__errno>:
 8002dd0:	4b01      	ldr	r3, [pc, #4]	; (8002dd8 <__errno+0x8>)
 8002dd2:	6818      	ldr	r0, [r3, #0]
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20000018 	.word	0x20000018

08002ddc <__libc_init_array>:
 8002ddc:	b570      	push	{r4, r5, r6, lr}
 8002dde:	4d0d      	ldr	r5, [pc, #52]	; (8002e14 <__libc_init_array+0x38>)
 8002de0:	4c0d      	ldr	r4, [pc, #52]	; (8002e18 <__libc_init_array+0x3c>)
 8002de2:	1b64      	subs	r4, r4, r5
 8002de4:	10a4      	asrs	r4, r4, #2
 8002de6:	2600      	movs	r6, #0
 8002de8:	42a6      	cmp	r6, r4
 8002dea:	d109      	bne.n	8002e00 <__libc_init_array+0x24>
 8002dec:	4d0b      	ldr	r5, [pc, #44]	; (8002e1c <__libc_init_array+0x40>)
 8002dee:	4c0c      	ldr	r4, [pc, #48]	; (8002e20 <__libc_init_array+0x44>)
 8002df0:	f001 f824 	bl	8003e3c <_init>
 8002df4:	1b64      	subs	r4, r4, r5
 8002df6:	10a4      	asrs	r4, r4, #2
 8002df8:	2600      	movs	r6, #0
 8002dfa:	42a6      	cmp	r6, r4
 8002dfc:	d105      	bne.n	8002e0a <__libc_init_array+0x2e>
 8002dfe:	bd70      	pop	{r4, r5, r6, pc}
 8002e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e04:	4798      	blx	r3
 8002e06:	3601      	adds	r6, #1
 8002e08:	e7ee      	b.n	8002de8 <__libc_init_array+0xc>
 8002e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e0e:	4798      	blx	r3
 8002e10:	3601      	adds	r6, #1
 8002e12:	e7f2      	b.n	8002dfa <__libc_init_array+0x1e>
 8002e14:	08004040 	.word	0x08004040
 8002e18:	08004040 	.word	0x08004040
 8002e1c:	08004040 	.word	0x08004040
 8002e20:	08004044 	.word	0x08004044

08002e24 <memset>:
 8002e24:	4402      	add	r2, r0
 8002e26:	4603      	mov	r3, r0
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d100      	bne.n	8002e2e <memset+0xa>
 8002e2c:	4770      	bx	lr
 8002e2e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e32:	e7f9      	b.n	8002e28 <memset+0x4>

08002e34 <iprintf>:
 8002e34:	b40f      	push	{r0, r1, r2, r3}
 8002e36:	4b0a      	ldr	r3, [pc, #40]	; (8002e60 <iprintf+0x2c>)
 8002e38:	b513      	push	{r0, r1, r4, lr}
 8002e3a:	681c      	ldr	r4, [r3, #0]
 8002e3c:	b124      	cbz	r4, 8002e48 <iprintf+0x14>
 8002e3e:	69a3      	ldr	r3, [r4, #24]
 8002e40:	b913      	cbnz	r3, 8002e48 <iprintf+0x14>
 8002e42:	4620      	mov	r0, r4
 8002e44:	f000 fa5e 	bl	8003304 <__sinit>
 8002e48:	ab05      	add	r3, sp, #20
 8002e4a:	9a04      	ldr	r2, [sp, #16]
 8002e4c:	68a1      	ldr	r1, [r4, #8]
 8002e4e:	9301      	str	r3, [sp, #4]
 8002e50:	4620      	mov	r0, r4
 8002e52:	f000 fc67 	bl	8003724 <_vfiprintf_r>
 8002e56:	b002      	add	sp, #8
 8002e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e5c:	b004      	add	sp, #16
 8002e5e:	4770      	bx	lr
 8002e60:	20000018 	.word	0x20000018

08002e64 <_puts_r>:
 8002e64:	b570      	push	{r4, r5, r6, lr}
 8002e66:	460e      	mov	r6, r1
 8002e68:	4605      	mov	r5, r0
 8002e6a:	b118      	cbz	r0, 8002e74 <_puts_r+0x10>
 8002e6c:	6983      	ldr	r3, [r0, #24]
 8002e6e:	b90b      	cbnz	r3, 8002e74 <_puts_r+0x10>
 8002e70:	f000 fa48 	bl	8003304 <__sinit>
 8002e74:	69ab      	ldr	r3, [r5, #24]
 8002e76:	68ac      	ldr	r4, [r5, #8]
 8002e78:	b913      	cbnz	r3, 8002e80 <_puts_r+0x1c>
 8002e7a:	4628      	mov	r0, r5
 8002e7c:	f000 fa42 	bl	8003304 <__sinit>
 8002e80:	4b2c      	ldr	r3, [pc, #176]	; (8002f34 <_puts_r+0xd0>)
 8002e82:	429c      	cmp	r4, r3
 8002e84:	d120      	bne.n	8002ec8 <_puts_r+0x64>
 8002e86:	686c      	ldr	r4, [r5, #4]
 8002e88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e8a:	07db      	lsls	r3, r3, #31
 8002e8c:	d405      	bmi.n	8002e9a <_puts_r+0x36>
 8002e8e:	89a3      	ldrh	r3, [r4, #12]
 8002e90:	0598      	lsls	r0, r3, #22
 8002e92:	d402      	bmi.n	8002e9a <_puts_r+0x36>
 8002e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e96:	f000 fad3 	bl	8003440 <__retarget_lock_acquire_recursive>
 8002e9a:	89a3      	ldrh	r3, [r4, #12]
 8002e9c:	0719      	lsls	r1, r3, #28
 8002e9e:	d51d      	bpl.n	8002edc <_puts_r+0x78>
 8002ea0:	6923      	ldr	r3, [r4, #16]
 8002ea2:	b1db      	cbz	r3, 8002edc <_puts_r+0x78>
 8002ea4:	3e01      	subs	r6, #1
 8002ea6:	68a3      	ldr	r3, [r4, #8]
 8002ea8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002eac:	3b01      	subs	r3, #1
 8002eae:	60a3      	str	r3, [r4, #8]
 8002eb0:	bb39      	cbnz	r1, 8002f02 <_puts_r+0x9e>
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	da38      	bge.n	8002f28 <_puts_r+0xc4>
 8002eb6:	4622      	mov	r2, r4
 8002eb8:	210a      	movs	r1, #10
 8002eba:	4628      	mov	r0, r5
 8002ebc:	f000 f848 	bl	8002f50 <__swbuf_r>
 8002ec0:	3001      	adds	r0, #1
 8002ec2:	d011      	beq.n	8002ee8 <_puts_r+0x84>
 8002ec4:	250a      	movs	r5, #10
 8002ec6:	e011      	b.n	8002eec <_puts_r+0x88>
 8002ec8:	4b1b      	ldr	r3, [pc, #108]	; (8002f38 <_puts_r+0xd4>)
 8002eca:	429c      	cmp	r4, r3
 8002ecc:	d101      	bne.n	8002ed2 <_puts_r+0x6e>
 8002ece:	68ac      	ldr	r4, [r5, #8]
 8002ed0:	e7da      	b.n	8002e88 <_puts_r+0x24>
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	; (8002f3c <_puts_r+0xd8>)
 8002ed4:	429c      	cmp	r4, r3
 8002ed6:	bf08      	it	eq
 8002ed8:	68ec      	ldreq	r4, [r5, #12]
 8002eda:	e7d5      	b.n	8002e88 <_puts_r+0x24>
 8002edc:	4621      	mov	r1, r4
 8002ede:	4628      	mov	r0, r5
 8002ee0:	f000 f888 	bl	8002ff4 <__swsetup_r>
 8002ee4:	2800      	cmp	r0, #0
 8002ee6:	d0dd      	beq.n	8002ea4 <_puts_r+0x40>
 8002ee8:	f04f 35ff 	mov.w	r5, #4294967295
 8002eec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002eee:	07da      	lsls	r2, r3, #31
 8002ef0:	d405      	bmi.n	8002efe <_puts_r+0x9a>
 8002ef2:	89a3      	ldrh	r3, [r4, #12]
 8002ef4:	059b      	lsls	r3, r3, #22
 8002ef6:	d402      	bmi.n	8002efe <_puts_r+0x9a>
 8002ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002efa:	f000 faa2 	bl	8003442 <__retarget_lock_release_recursive>
 8002efe:	4628      	mov	r0, r5
 8002f00:	bd70      	pop	{r4, r5, r6, pc}
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	da04      	bge.n	8002f10 <_puts_r+0xac>
 8002f06:	69a2      	ldr	r2, [r4, #24]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	dc06      	bgt.n	8002f1a <_puts_r+0xb6>
 8002f0c:	290a      	cmp	r1, #10
 8002f0e:	d004      	beq.n	8002f1a <_puts_r+0xb6>
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	6022      	str	r2, [r4, #0]
 8002f16:	7019      	strb	r1, [r3, #0]
 8002f18:	e7c5      	b.n	8002ea6 <_puts_r+0x42>
 8002f1a:	4622      	mov	r2, r4
 8002f1c:	4628      	mov	r0, r5
 8002f1e:	f000 f817 	bl	8002f50 <__swbuf_r>
 8002f22:	3001      	adds	r0, #1
 8002f24:	d1bf      	bne.n	8002ea6 <_puts_r+0x42>
 8002f26:	e7df      	b.n	8002ee8 <_puts_r+0x84>
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	250a      	movs	r5, #10
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	6022      	str	r2, [r4, #0]
 8002f30:	701d      	strb	r5, [r3, #0]
 8002f32:	e7db      	b.n	8002eec <_puts_r+0x88>
 8002f34:	08003fc4 	.word	0x08003fc4
 8002f38:	08003fe4 	.word	0x08003fe4
 8002f3c:	08003fa4 	.word	0x08003fa4

08002f40 <puts>:
 8002f40:	4b02      	ldr	r3, [pc, #8]	; (8002f4c <puts+0xc>)
 8002f42:	4601      	mov	r1, r0
 8002f44:	6818      	ldr	r0, [r3, #0]
 8002f46:	f7ff bf8d 	b.w	8002e64 <_puts_r>
 8002f4a:	bf00      	nop
 8002f4c:	20000018 	.word	0x20000018

08002f50 <__swbuf_r>:
 8002f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f52:	460e      	mov	r6, r1
 8002f54:	4614      	mov	r4, r2
 8002f56:	4605      	mov	r5, r0
 8002f58:	b118      	cbz	r0, 8002f62 <__swbuf_r+0x12>
 8002f5a:	6983      	ldr	r3, [r0, #24]
 8002f5c:	b90b      	cbnz	r3, 8002f62 <__swbuf_r+0x12>
 8002f5e:	f000 f9d1 	bl	8003304 <__sinit>
 8002f62:	4b21      	ldr	r3, [pc, #132]	; (8002fe8 <__swbuf_r+0x98>)
 8002f64:	429c      	cmp	r4, r3
 8002f66:	d12b      	bne.n	8002fc0 <__swbuf_r+0x70>
 8002f68:	686c      	ldr	r4, [r5, #4]
 8002f6a:	69a3      	ldr	r3, [r4, #24]
 8002f6c:	60a3      	str	r3, [r4, #8]
 8002f6e:	89a3      	ldrh	r3, [r4, #12]
 8002f70:	071a      	lsls	r2, r3, #28
 8002f72:	d52f      	bpl.n	8002fd4 <__swbuf_r+0x84>
 8002f74:	6923      	ldr	r3, [r4, #16]
 8002f76:	b36b      	cbz	r3, 8002fd4 <__swbuf_r+0x84>
 8002f78:	6923      	ldr	r3, [r4, #16]
 8002f7a:	6820      	ldr	r0, [r4, #0]
 8002f7c:	1ac0      	subs	r0, r0, r3
 8002f7e:	6963      	ldr	r3, [r4, #20]
 8002f80:	b2f6      	uxtb	r6, r6
 8002f82:	4283      	cmp	r3, r0
 8002f84:	4637      	mov	r7, r6
 8002f86:	dc04      	bgt.n	8002f92 <__swbuf_r+0x42>
 8002f88:	4621      	mov	r1, r4
 8002f8a:	4628      	mov	r0, r5
 8002f8c:	f000 f926 	bl	80031dc <_fflush_r>
 8002f90:	bb30      	cbnz	r0, 8002fe0 <__swbuf_r+0x90>
 8002f92:	68a3      	ldr	r3, [r4, #8]
 8002f94:	3b01      	subs	r3, #1
 8002f96:	60a3      	str	r3, [r4, #8]
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	1c5a      	adds	r2, r3, #1
 8002f9c:	6022      	str	r2, [r4, #0]
 8002f9e:	701e      	strb	r6, [r3, #0]
 8002fa0:	6963      	ldr	r3, [r4, #20]
 8002fa2:	3001      	adds	r0, #1
 8002fa4:	4283      	cmp	r3, r0
 8002fa6:	d004      	beq.n	8002fb2 <__swbuf_r+0x62>
 8002fa8:	89a3      	ldrh	r3, [r4, #12]
 8002faa:	07db      	lsls	r3, r3, #31
 8002fac:	d506      	bpl.n	8002fbc <__swbuf_r+0x6c>
 8002fae:	2e0a      	cmp	r6, #10
 8002fb0:	d104      	bne.n	8002fbc <__swbuf_r+0x6c>
 8002fb2:	4621      	mov	r1, r4
 8002fb4:	4628      	mov	r0, r5
 8002fb6:	f000 f911 	bl	80031dc <_fflush_r>
 8002fba:	b988      	cbnz	r0, 8002fe0 <__swbuf_r+0x90>
 8002fbc:	4638      	mov	r0, r7
 8002fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <__swbuf_r+0x9c>)
 8002fc2:	429c      	cmp	r4, r3
 8002fc4:	d101      	bne.n	8002fca <__swbuf_r+0x7a>
 8002fc6:	68ac      	ldr	r4, [r5, #8]
 8002fc8:	e7cf      	b.n	8002f6a <__swbuf_r+0x1a>
 8002fca:	4b09      	ldr	r3, [pc, #36]	; (8002ff0 <__swbuf_r+0xa0>)
 8002fcc:	429c      	cmp	r4, r3
 8002fce:	bf08      	it	eq
 8002fd0:	68ec      	ldreq	r4, [r5, #12]
 8002fd2:	e7ca      	b.n	8002f6a <__swbuf_r+0x1a>
 8002fd4:	4621      	mov	r1, r4
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	f000 f80c 	bl	8002ff4 <__swsetup_r>
 8002fdc:	2800      	cmp	r0, #0
 8002fde:	d0cb      	beq.n	8002f78 <__swbuf_r+0x28>
 8002fe0:	f04f 37ff 	mov.w	r7, #4294967295
 8002fe4:	e7ea      	b.n	8002fbc <__swbuf_r+0x6c>
 8002fe6:	bf00      	nop
 8002fe8:	08003fc4 	.word	0x08003fc4
 8002fec:	08003fe4 	.word	0x08003fe4
 8002ff0:	08003fa4 	.word	0x08003fa4

08002ff4 <__swsetup_r>:
 8002ff4:	4b32      	ldr	r3, [pc, #200]	; (80030c0 <__swsetup_r+0xcc>)
 8002ff6:	b570      	push	{r4, r5, r6, lr}
 8002ff8:	681d      	ldr	r5, [r3, #0]
 8002ffa:	4606      	mov	r6, r0
 8002ffc:	460c      	mov	r4, r1
 8002ffe:	b125      	cbz	r5, 800300a <__swsetup_r+0x16>
 8003000:	69ab      	ldr	r3, [r5, #24]
 8003002:	b913      	cbnz	r3, 800300a <__swsetup_r+0x16>
 8003004:	4628      	mov	r0, r5
 8003006:	f000 f97d 	bl	8003304 <__sinit>
 800300a:	4b2e      	ldr	r3, [pc, #184]	; (80030c4 <__swsetup_r+0xd0>)
 800300c:	429c      	cmp	r4, r3
 800300e:	d10f      	bne.n	8003030 <__swsetup_r+0x3c>
 8003010:	686c      	ldr	r4, [r5, #4]
 8003012:	89a3      	ldrh	r3, [r4, #12]
 8003014:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003018:	0719      	lsls	r1, r3, #28
 800301a:	d42c      	bmi.n	8003076 <__swsetup_r+0x82>
 800301c:	06dd      	lsls	r5, r3, #27
 800301e:	d411      	bmi.n	8003044 <__swsetup_r+0x50>
 8003020:	2309      	movs	r3, #9
 8003022:	6033      	str	r3, [r6, #0]
 8003024:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003028:	81a3      	strh	r3, [r4, #12]
 800302a:	f04f 30ff 	mov.w	r0, #4294967295
 800302e:	e03e      	b.n	80030ae <__swsetup_r+0xba>
 8003030:	4b25      	ldr	r3, [pc, #148]	; (80030c8 <__swsetup_r+0xd4>)
 8003032:	429c      	cmp	r4, r3
 8003034:	d101      	bne.n	800303a <__swsetup_r+0x46>
 8003036:	68ac      	ldr	r4, [r5, #8]
 8003038:	e7eb      	b.n	8003012 <__swsetup_r+0x1e>
 800303a:	4b24      	ldr	r3, [pc, #144]	; (80030cc <__swsetup_r+0xd8>)
 800303c:	429c      	cmp	r4, r3
 800303e:	bf08      	it	eq
 8003040:	68ec      	ldreq	r4, [r5, #12]
 8003042:	e7e6      	b.n	8003012 <__swsetup_r+0x1e>
 8003044:	0758      	lsls	r0, r3, #29
 8003046:	d512      	bpl.n	800306e <__swsetup_r+0x7a>
 8003048:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800304a:	b141      	cbz	r1, 800305e <__swsetup_r+0x6a>
 800304c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003050:	4299      	cmp	r1, r3
 8003052:	d002      	beq.n	800305a <__swsetup_r+0x66>
 8003054:	4630      	mov	r0, r6
 8003056:	f000 fa5b 	bl	8003510 <_free_r>
 800305a:	2300      	movs	r3, #0
 800305c:	6363      	str	r3, [r4, #52]	; 0x34
 800305e:	89a3      	ldrh	r3, [r4, #12]
 8003060:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003064:	81a3      	strh	r3, [r4, #12]
 8003066:	2300      	movs	r3, #0
 8003068:	6063      	str	r3, [r4, #4]
 800306a:	6923      	ldr	r3, [r4, #16]
 800306c:	6023      	str	r3, [r4, #0]
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	f043 0308 	orr.w	r3, r3, #8
 8003074:	81a3      	strh	r3, [r4, #12]
 8003076:	6923      	ldr	r3, [r4, #16]
 8003078:	b94b      	cbnz	r3, 800308e <__swsetup_r+0x9a>
 800307a:	89a3      	ldrh	r3, [r4, #12]
 800307c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003084:	d003      	beq.n	800308e <__swsetup_r+0x9a>
 8003086:	4621      	mov	r1, r4
 8003088:	4630      	mov	r0, r6
 800308a:	f000 fa01 	bl	8003490 <__smakebuf_r>
 800308e:	89a0      	ldrh	r0, [r4, #12]
 8003090:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003094:	f010 0301 	ands.w	r3, r0, #1
 8003098:	d00a      	beq.n	80030b0 <__swsetup_r+0xbc>
 800309a:	2300      	movs	r3, #0
 800309c:	60a3      	str	r3, [r4, #8]
 800309e:	6963      	ldr	r3, [r4, #20]
 80030a0:	425b      	negs	r3, r3
 80030a2:	61a3      	str	r3, [r4, #24]
 80030a4:	6923      	ldr	r3, [r4, #16]
 80030a6:	b943      	cbnz	r3, 80030ba <__swsetup_r+0xc6>
 80030a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80030ac:	d1ba      	bne.n	8003024 <__swsetup_r+0x30>
 80030ae:	bd70      	pop	{r4, r5, r6, pc}
 80030b0:	0781      	lsls	r1, r0, #30
 80030b2:	bf58      	it	pl
 80030b4:	6963      	ldrpl	r3, [r4, #20]
 80030b6:	60a3      	str	r3, [r4, #8]
 80030b8:	e7f4      	b.n	80030a4 <__swsetup_r+0xb0>
 80030ba:	2000      	movs	r0, #0
 80030bc:	e7f7      	b.n	80030ae <__swsetup_r+0xba>
 80030be:	bf00      	nop
 80030c0:	20000018 	.word	0x20000018
 80030c4:	08003fc4 	.word	0x08003fc4
 80030c8:	08003fe4 	.word	0x08003fe4
 80030cc:	08003fa4 	.word	0x08003fa4

080030d0 <__sflush_r>:
 80030d0:	898a      	ldrh	r2, [r1, #12]
 80030d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030d6:	4605      	mov	r5, r0
 80030d8:	0710      	lsls	r0, r2, #28
 80030da:	460c      	mov	r4, r1
 80030dc:	d458      	bmi.n	8003190 <__sflush_r+0xc0>
 80030de:	684b      	ldr	r3, [r1, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	dc05      	bgt.n	80030f0 <__sflush_r+0x20>
 80030e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	dc02      	bgt.n	80030f0 <__sflush_r+0x20>
 80030ea:	2000      	movs	r0, #0
 80030ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80030f2:	2e00      	cmp	r6, #0
 80030f4:	d0f9      	beq.n	80030ea <__sflush_r+0x1a>
 80030f6:	2300      	movs	r3, #0
 80030f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80030fc:	682f      	ldr	r7, [r5, #0]
 80030fe:	602b      	str	r3, [r5, #0]
 8003100:	d032      	beq.n	8003168 <__sflush_r+0x98>
 8003102:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003104:	89a3      	ldrh	r3, [r4, #12]
 8003106:	075a      	lsls	r2, r3, #29
 8003108:	d505      	bpl.n	8003116 <__sflush_r+0x46>
 800310a:	6863      	ldr	r3, [r4, #4]
 800310c:	1ac0      	subs	r0, r0, r3
 800310e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003110:	b10b      	cbz	r3, 8003116 <__sflush_r+0x46>
 8003112:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003114:	1ac0      	subs	r0, r0, r3
 8003116:	2300      	movs	r3, #0
 8003118:	4602      	mov	r2, r0
 800311a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800311c:	6a21      	ldr	r1, [r4, #32]
 800311e:	4628      	mov	r0, r5
 8003120:	47b0      	blx	r6
 8003122:	1c43      	adds	r3, r0, #1
 8003124:	89a3      	ldrh	r3, [r4, #12]
 8003126:	d106      	bne.n	8003136 <__sflush_r+0x66>
 8003128:	6829      	ldr	r1, [r5, #0]
 800312a:	291d      	cmp	r1, #29
 800312c:	d82c      	bhi.n	8003188 <__sflush_r+0xb8>
 800312e:	4a2a      	ldr	r2, [pc, #168]	; (80031d8 <__sflush_r+0x108>)
 8003130:	40ca      	lsrs	r2, r1
 8003132:	07d6      	lsls	r6, r2, #31
 8003134:	d528      	bpl.n	8003188 <__sflush_r+0xb8>
 8003136:	2200      	movs	r2, #0
 8003138:	6062      	str	r2, [r4, #4]
 800313a:	04d9      	lsls	r1, r3, #19
 800313c:	6922      	ldr	r2, [r4, #16]
 800313e:	6022      	str	r2, [r4, #0]
 8003140:	d504      	bpl.n	800314c <__sflush_r+0x7c>
 8003142:	1c42      	adds	r2, r0, #1
 8003144:	d101      	bne.n	800314a <__sflush_r+0x7a>
 8003146:	682b      	ldr	r3, [r5, #0]
 8003148:	b903      	cbnz	r3, 800314c <__sflush_r+0x7c>
 800314a:	6560      	str	r0, [r4, #84]	; 0x54
 800314c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800314e:	602f      	str	r7, [r5, #0]
 8003150:	2900      	cmp	r1, #0
 8003152:	d0ca      	beq.n	80030ea <__sflush_r+0x1a>
 8003154:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003158:	4299      	cmp	r1, r3
 800315a:	d002      	beq.n	8003162 <__sflush_r+0x92>
 800315c:	4628      	mov	r0, r5
 800315e:	f000 f9d7 	bl	8003510 <_free_r>
 8003162:	2000      	movs	r0, #0
 8003164:	6360      	str	r0, [r4, #52]	; 0x34
 8003166:	e7c1      	b.n	80030ec <__sflush_r+0x1c>
 8003168:	6a21      	ldr	r1, [r4, #32]
 800316a:	2301      	movs	r3, #1
 800316c:	4628      	mov	r0, r5
 800316e:	47b0      	blx	r6
 8003170:	1c41      	adds	r1, r0, #1
 8003172:	d1c7      	bne.n	8003104 <__sflush_r+0x34>
 8003174:	682b      	ldr	r3, [r5, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d0c4      	beq.n	8003104 <__sflush_r+0x34>
 800317a:	2b1d      	cmp	r3, #29
 800317c:	d001      	beq.n	8003182 <__sflush_r+0xb2>
 800317e:	2b16      	cmp	r3, #22
 8003180:	d101      	bne.n	8003186 <__sflush_r+0xb6>
 8003182:	602f      	str	r7, [r5, #0]
 8003184:	e7b1      	b.n	80030ea <__sflush_r+0x1a>
 8003186:	89a3      	ldrh	r3, [r4, #12]
 8003188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800318c:	81a3      	strh	r3, [r4, #12]
 800318e:	e7ad      	b.n	80030ec <__sflush_r+0x1c>
 8003190:	690f      	ldr	r7, [r1, #16]
 8003192:	2f00      	cmp	r7, #0
 8003194:	d0a9      	beq.n	80030ea <__sflush_r+0x1a>
 8003196:	0793      	lsls	r3, r2, #30
 8003198:	680e      	ldr	r6, [r1, #0]
 800319a:	bf08      	it	eq
 800319c:	694b      	ldreq	r3, [r1, #20]
 800319e:	600f      	str	r7, [r1, #0]
 80031a0:	bf18      	it	ne
 80031a2:	2300      	movne	r3, #0
 80031a4:	eba6 0807 	sub.w	r8, r6, r7
 80031a8:	608b      	str	r3, [r1, #8]
 80031aa:	f1b8 0f00 	cmp.w	r8, #0
 80031ae:	dd9c      	ble.n	80030ea <__sflush_r+0x1a>
 80031b0:	6a21      	ldr	r1, [r4, #32]
 80031b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80031b4:	4643      	mov	r3, r8
 80031b6:	463a      	mov	r2, r7
 80031b8:	4628      	mov	r0, r5
 80031ba:	47b0      	blx	r6
 80031bc:	2800      	cmp	r0, #0
 80031be:	dc06      	bgt.n	80031ce <__sflush_r+0xfe>
 80031c0:	89a3      	ldrh	r3, [r4, #12]
 80031c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031c6:	81a3      	strh	r3, [r4, #12]
 80031c8:	f04f 30ff 	mov.w	r0, #4294967295
 80031cc:	e78e      	b.n	80030ec <__sflush_r+0x1c>
 80031ce:	4407      	add	r7, r0
 80031d0:	eba8 0800 	sub.w	r8, r8, r0
 80031d4:	e7e9      	b.n	80031aa <__sflush_r+0xda>
 80031d6:	bf00      	nop
 80031d8:	20400001 	.word	0x20400001

080031dc <_fflush_r>:
 80031dc:	b538      	push	{r3, r4, r5, lr}
 80031de:	690b      	ldr	r3, [r1, #16]
 80031e0:	4605      	mov	r5, r0
 80031e2:	460c      	mov	r4, r1
 80031e4:	b913      	cbnz	r3, 80031ec <_fflush_r+0x10>
 80031e6:	2500      	movs	r5, #0
 80031e8:	4628      	mov	r0, r5
 80031ea:	bd38      	pop	{r3, r4, r5, pc}
 80031ec:	b118      	cbz	r0, 80031f6 <_fflush_r+0x1a>
 80031ee:	6983      	ldr	r3, [r0, #24]
 80031f0:	b90b      	cbnz	r3, 80031f6 <_fflush_r+0x1a>
 80031f2:	f000 f887 	bl	8003304 <__sinit>
 80031f6:	4b14      	ldr	r3, [pc, #80]	; (8003248 <_fflush_r+0x6c>)
 80031f8:	429c      	cmp	r4, r3
 80031fa:	d11b      	bne.n	8003234 <_fflush_r+0x58>
 80031fc:	686c      	ldr	r4, [r5, #4]
 80031fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d0ef      	beq.n	80031e6 <_fflush_r+0xa>
 8003206:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003208:	07d0      	lsls	r0, r2, #31
 800320a:	d404      	bmi.n	8003216 <_fflush_r+0x3a>
 800320c:	0599      	lsls	r1, r3, #22
 800320e:	d402      	bmi.n	8003216 <_fflush_r+0x3a>
 8003210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003212:	f000 f915 	bl	8003440 <__retarget_lock_acquire_recursive>
 8003216:	4628      	mov	r0, r5
 8003218:	4621      	mov	r1, r4
 800321a:	f7ff ff59 	bl	80030d0 <__sflush_r>
 800321e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003220:	07da      	lsls	r2, r3, #31
 8003222:	4605      	mov	r5, r0
 8003224:	d4e0      	bmi.n	80031e8 <_fflush_r+0xc>
 8003226:	89a3      	ldrh	r3, [r4, #12]
 8003228:	059b      	lsls	r3, r3, #22
 800322a:	d4dd      	bmi.n	80031e8 <_fflush_r+0xc>
 800322c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800322e:	f000 f908 	bl	8003442 <__retarget_lock_release_recursive>
 8003232:	e7d9      	b.n	80031e8 <_fflush_r+0xc>
 8003234:	4b05      	ldr	r3, [pc, #20]	; (800324c <_fflush_r+0x70>)
 8003236:	429c      	cmp	r4, r3
 8003238:	d101      	bne.n	800323e <_fflush_r+0x62>
 800323a:	68ac      	ldr	r4, [r5, #8]
 800323c:	e7df      	b.n	80031fe <_fflush_r+0x22>
 800323e:	4b04      	ldr	r3, [pc, #16]	; (8003250 <_fflush_r+0x74>)
 8003240:	429c      	cmp	r4, r3
 8003242:	bf08      	it	eq
 8003244:	68ec      	ldreq	r4, [r5, #12]
 8003246:	e7da      	b.n	80031fe <_fflush_r+0x22>
 8003248:	08003fc4 	.word	0x08003fc4
 800324c:	08003fe4 	.word	0x08003fe4
 8003250:	08003fa4 	.word	0x08003fa4

08003254 <std>:
 8003254:	2300      	movs	r3, #0
 8003256:	b510      	push	{r4, lr}
 8003258:	4604      	mov	r4, r0
 800325a:	e9c0 3300 	strd	r3, r3, [r0]
 800325e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003262:	6083      	str	r3, [r0, #8]
 8003264:	8181      	strh	r1, [r0, #12]
 8003266:	6643      	str	r3, [r0, #100]	; 0x64
 8003268:	81c2      	strh	r2, [r0, #14]
 800326a:	6183      	str	r3, [r0, #24]
 800326c:	4619      	mov	r1, r3
 800326e:	2208      	movs	r2, #8
 8003270:	305c      	adds	r0, #92	; 0x5c
 8003272:	f7ff fdd7 	bl	8002e24 <memset>
 8003276:	4b05      	ldr	r3, [pc, #20]	; (800328c <std+0x38>)
 8003278:	6263      	str	r3, [r4, #36]	; 0x24
 800327a:	4b05      	ldr	r3, [pc, #20]	; (8003290 <std+0x3c>)
 800327c:	62a3      	str	r3, [r4, #40]	; 0x28
 800327e:	4b05      	ldr	r3, [pc, #20]	; (8003294 <std+0x40>)
 8003280:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003282:	4b05      	ldr	r3, [pc, #20]	; (8003298 <std+0x44>)
 8003284:	6224      	str	r4, [r4, #32]
 8003286:	6323      	str	r3, [r4, #48]	; 0x30
 8003288:	bd10      	pop	{r4, pc}
 800328a:	bf00      	nop
 800328c:	08003ccd 	.word	0x08003ccd
 8003290:	08003cef 	.word	0x08003cef
 8003294:	08003d27 	.word	0x08003d27
 8003298:	08003d4b 	.word	0x08003d4b

0800329c <_cleanup_r>:
 800329c:	4901      	ldr	r1, [pc, #4]	; (80032a4 <_cleanup_r+0x8>)
 800329e:	f000 b8af 	b.w	8003400 <_fwalk_reent>
 80032a2:	bf00      	nop
 80032a4:	080031dd 	.word	0x080031dd

080032a8 <__sfmoreglue>:
 80032a8:	b570      	push	{r4, r5, r6, lr}
 80032aa:	2268      	movs	r2, #104	; 0x68
 80032ac:	1e4d      	subs	r5, r1, #1
 80032ae:	4355      	muls	r5, r2
 80032b0:	460e      	mov	r6, r1
 80032b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80032b6:	f000 f997 	bl	80035e8 <_malloc_r>
 80032ba:	4604      	mov	r4, r0
 80032bc:	b140      	cbz	r0, 80032d0 <__sfmoreglue+0x28>
 80032be:	2100      	movs	r1, #0
 80032c0:	e9c0 1600 	strd	r1, r6, [r0]
 80032c4:	300c      	adds	r0, #12
 80032c6:	60a0      	str	r0, [r4, #8]
 80032c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80032cc:	f7ff fdaa 	bl	8002e24 <memset>
 80032d0:	4620      	mov	r0, r4
 80032d2:	bd70      	pop	{r4, r5, r6, pc}

080032d4 <__sfp_lock_acquire>:
 80032d4:	4801      	ldr	r0, [pc, #4]	; (80032dc <__sfp_lock_acquire+0x8>)
 80032d6:	f000 b8b3 	b.w	8003440 <__retarget_lock_acquire_recursive>
 80032da:	bf00      	nop
 80032dc:	200001c1 	.word	0x200001c1

080032e0 <__sfp_lock_release>:
 80032e0:	4801      	ldr	r0, [pc, #4]	; (80032e8 <__sfp_lock_release+0x8>)
 80032e2:	f000 b8ae 	b.w	8003442 <__retarget_lock_release_recursive>
 80032e6:	bf00      	nop
 80032e8:	200001c1 	.word	0x200001c1

080032ec <__sinit_lock_acquire>:
 80032ec:	4801      	ldr	r0, [pc, #4]	; (80032f4 <__sinit_lock_acquire+0x8>)
 80032ee:	f000 b8a7 	b.w	8003440 <__retarget_lock_acquire_recursive>
 80032f2:	bf00      	nop
 80032f4:	200001c2 	.word	0x200001c2

080032f8 <__sinit_lock_release>:
 80032f8:	4801      	ldr	r0, [pc, #4]	; (8003300 <__sinit_lock_release+0x8>)
 80032fa:	f000 b8a2 	b.w	8003442 <__retarget_lock_release_recursive>
 80032fe:	bf00      	nop
 8003300:	200001c2 	.word	0x200001c2

08003304 <__sinit>:
 8003304:	b510      	push	{r4, lr}
 8003306:	4604      	mov	r4, r0
 8003308:	f7ff fff0 	bl	80032ec <__sinit_lock_acquire>
 800330c:	69a3      	ldr	r3, [r4, #24]
 800330e:	b11b      	cbz	r3, 8003318 <__sinit+0x14>
 8003310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003314:	f7ff bff0 	b.w	80032f8 <__sinit_lock_release>
 8003318:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800331c:	6523      	str	r3, [r4, #80]	; 0x50
 800331e:	4b13      	ldr	r3, [pc, #76]	; (800336c <__sinit+0x68>)
 8003320:	4a13      	ldr	r2, [pc, #76]	; (8003370 <__sinit+0x6c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	62a2      	str	r2, [r4, #40]	; 0x28
 8003326:	42a3      	cmp	r3, r4
 8003328:	bf04      	itt	eq
 800332a:	2301      	moveq	r3, #1
 800332c:	61a3      	streq	r3, [r4, #24]
 800332e:	4620      	mov	r0, r4
 8003330:	f000 f820 	bl	8003374 <__sfp>
 8003334:	6060      	str	r0, [r4, #4]
 8003336:	4620      	mov	r0, r4
 8003338:	f000 f81c 	bl	8003374 <__sfp>
 800333c:	60a0      	str	r0, [r4, #8]
 800333e:	4620      	mov	r0, r4
 8003340:	f000 f818 	bl	8003374 <__sfp>
 8003344:	2200      	movs	r2, #0
 8003346:	60e0      	str	r0, [r4, #12]
 8003348:	2104      	movs	r1, #4
 800334a:	6860      	ldr	r0, [r4, #4]
 800334c:	f7ff ff82 	bl	8003254 <std>
 8003350:	68a0      	ldr	r0, [r4, #8]
 8003352:	2201      	movs	r2, #1
 8003354:	2109      	movs	r1, #9
 8003356:	f7ff ff7d 	bl	8003254 <std>
 800335a:	68e0      	ldr	r0, [r4, #12]
 800335c:	2202      	movs	r2, #2
 800335e:	2112      	movs	r1, #18
 8003360:	f7ff ff78 	bl	8003254 <std>
 8003364:	2301      	movs	r3, #1
 8003366:	61a3      	str	r3, [r4, #24]
 8003368:	e7d2      	b.n	8003310 <__sinit+0xc>
 800336a:	bf00      	nop
 800336c:	08003fa0 	.word	0x08003fa0
 8003370:	0800329d 	.word	0x0800329d

08003374 <__sfp>:
 8003374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003376:	4607      	mov	r7, r0
 8003378:	f7ff ffac 	bl	80032d4 <__sfp_lock_acquire>
 800337c:	4b1e      	ldr	r3, [pc, #120]	; (80033f8 <__sfp+0x84>)
 800337e:	681e      	ldr	r6, [r3, #0]
 8003380:	69b3      	ldr	r3, [r6, #24]
 8003382:	b913      	cbnz	r3, 800338a <__sfp+0x16>
 8003384:	4630      	mov	r0, r6
 8003386:	f7ff ffbd 	bl	8003304 <__sinit>
 800338a:	3648      	adds	r6, #72	; 0x48
 800338c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003390:	3b01      	subs	r3, #1
 8003392:	d503      	bpl.n	800339c <__sfp+0x28>
 8003394:	6833      	ldr	r3, [r6, #0]
 8003396:	b30b      	cbz	r3, 80033dc <__sfp+0x68>
 8003398:	6836      	ldr	r6, [r6, #0]
 800339a:	e7f7      	b.n	800338c <__sfp+0x18>
 800339c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80033a0:	b9d5      	cbnz	r5, 80033d8 <__sfp+0x64>
 80033a2:	4b16      	ldr	r3, [pc, #88]	; (80033fc <__sfp+0x88>)
 80033a4:	60e3      	str	r3, [r4, #12]
 80033a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80033aa:	6665      	str	r5, [r4, #100]	; 0x64
 80033ac:	f000 f847 	bl	800343e <__retarget_lock_init_recursive>
 80033b0:	f7ff ff96 	bl	80032e0 <__sfp_lock_release>
 80033b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80033b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80033bc:	6025      	str	r5, [r4, #0]
 80033be:	61a5      	str	r5, [r4, #24]
 80033c0:	2208      	movs	r2, #8
 80033c2:	4629      	mov	r1, r5
 80033c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80033c8:	f7ff fd2c 	bl	8002e24 <memset>
 80033cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80033d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80033d4:	4620      	mov	r0, r4
 80033d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033d8:	3468      	adds	r4, #104	; 0x68
 80033da:	e7d9      	b.n	8003390 <__sfp+0x1c>
 80033dc:	2104      	movs	r1, #4
 80033de:	4638      	mov	r0, r7
 80033e0:	f7ff ff62 	bl	80032a8 <__sfmoreglue>
 80033e4:	4604      	mov	r4, r0
 80033e6:	6030      	str	r0, [r6, #0]
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d1d5      	bne.n	8003398 <__sfp+0x24>
 80033ec:	f7ff ff78 	bl	80032e0 <__sfp_lock_release>
 80033f0:	230c      	movs	r3, #12
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	e7ee      	b.n	80033d4 <__sfp+0x60>
 80033f6:	bf00      	nop
 80033f8:	08003fa0 	.word	0x08003fa0
 80033fc:	ffff0001 	.word	0xffff0001

08003400 <_fwalk_reent>:
 8003400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003404:	4606      	mov	r6, r0
 8003406:	4688      	mov	r8, r1
 8003408:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800340c:	2700      	movs	r7, #0
 800340e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003412:	f1b9 0901 	subs.w	r9, r9, #1
 8003416:	d505      	bpl.n	8003424 <_fwalk_reent+0x24>
 8003418:	6824      	ldr	r4, [r4, #0]
 800341a:	2c00      	cmp	r4, #0
 800341c:	d1f7      	bne.n	800340e <_fwalk_reent+0xe>
 800341e:	4638      	mov	r0, r7
 8003420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003424:	89ab      	ldrh	r3, [r5, #12]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d907      	bls.n	800343a <_fwalk_reent+0x3a>
 800342a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800342e:	3301      	adds	r3, #1
 8003430:	d003      	beq.n	800343a <_fwalk_reent+0x3a>
 8003432:	4629      	mov	r1, r5
 8003434:	4630      	mov	r0, r6
 8003436:	47c0      	blx	r8
 8003438:	4307      	orrs	r7, r0
 800343a:	3568      	adds	r5, #104	; 0x68
 800343c:	e7e9      	b.n	8003412 <_fwalk_reent+0x12>

0800343e <__retarget_lock_init_recursive>:
 800343e:	4770      	bx	lr

08003440 <__retarget_lock_acquire_recursive>:
 8003440:	4770      	bx	lr

08003442 <__retarget_lock_release_recursive>:
 8003442:	4770      	bx	lr

08003444 <__swhatbuf_r>:
 8003444:	b570      	push	{r4, r5, r6, lr}
 8003446:	460e      	mov	r6, r1
 8003448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800344c:	2900      	cmp	r1, #0
 800344e:	b096      	sub	sp, #88	; 0x58
 8003450:	4614      	mov	r4, r2
 8003452:	461d      	mov	r5, r3
 8003454:	da08      	bge.n	8003468 <__swhatbuf_r+0x24>
 8003456:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	602a      	str	r2, [r5, #0]
 800345e:	061a      	lsls	r2, r3, #24
 8003460:	d410      	bmi.n	8003484 <__swhatbuf_r+0x40>
 8003462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003466:	e00e      	b.n	8003486 <__swhatbuf_r+0x42>
 8003468:	466a      	mov	r2, sp
 800346a:	f000 fc95 	bl	8003d98 <_fstat_r>
 800346e:	2800      	cmp	r0, #0
 8003470:	dbf1      	blt.n	8003456 <__swhatbuf_r+0x12>
 8003472:	9a01      	ldr	r2, [sp, #4]
 8003474:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003478:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800347c:	425a      	negs	r2, r3
 800347e:	415a      	adcs	r2, r3
 8003480:	602a      	str	r2, [r5, #0]
 8003482:	e7ee      	b.n	8003462 <__swhatbuf_r+0x1e>
 8003484:	2340      	movs	r3, #64	; 0x40
 8003486:	2000      	movs	r0, #0
 8003488:	6023      	str	r3, [r4, #0]
 800348a:	b016      	add	sp, #88	; 0x58
 800348c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003490 <__smakebuf_r>:
 8003490:	898b      	ldrh	r3, [r1, #12]
 8003492:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003494:	079d      	lsls	r5, r3, #30
 8003496:	4606      	mov	r6, r0
 8003498:	460c      	mov	r4, r1
 800349a:	d507      	bpl.n	80034ac <__smakebuf_r+0x1c>
 800349c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80034a0:	6023      	str	r3, [r4, #0]
 80034a2:	6123      	str	r3, [r4, #16]
 80034a4:	2301      	movs	r3, #1
 80034a6:	6163      	str	r3, [r4, #20]
 80034a8:	b002      	add	sp, #8
 80034aa:	bd70      	pop	{r4, r5, r6, pc}
 80034ac:	ab01      	add	r3, sp, #4
 80034ae:	466a      	mov	r2, sp
 80034b0:	f7ff ffc8 	bl	8003444 <__swhatbuf_r>
 80034b4:	9900      	ldr	r1, [sp, #0]
 80034b6:	4605      	mov	r5, r0
 80034b8:	4630      	mov	r0, r6
 80034ba:	f000 f895 	bl	80035e8 <_malloc_r>
 80034be:	b948      	cbnz	r0, 80034d4 <__smakebuf_r+0x44>
 80034c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034c4:	059a      	lsls	r2, r3, #22
 80034c6:	d4ef      	bmi.n	80034a8 <__smakebuf_r+0x18>
 80034c8:	f023 0303 	bic.w	r3, r3, #3
 80034cc:	f043 0302 	orr.w	r3, r3, #2
 80034d0:	81a3      	strh	r3, [r4, #12]
 80034d2:	e7e3      	b.n	800349c <__smakebuf_r+0xc>
 80034d4:	4b0d      	ldr	r3, [pc, #52]	; (800350c <__smakebuf_r+0x7c>)
 80034d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80034d8:	89a3      	ldrh	r3, [r4, #12]
 80034da:	6020      	str	r0, [r4, #0]
 80034dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034e0:	81a3      	strh	r3, [r4, #12]
 80034e2:	9b00      	ldr	r3, [sp, #0]
 80034e4:	6163      	str	r3, [r4, #20]
 80034e6:	9b01      	ldr	r3, [sp, #4]
 80034e8:	6120      	str	r0, [r4, #16]
 80034ea:	b15b      	cbz	r3, 8003504 <__smakebuf_r+0x74>
 80034ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034f0:	4630      	mov	r0, r6
 80034f2:	f000 fc63 	bl	8003dbc <_isatty_r>
 80034f6:	b128      	cbz	r0, 8003504 <__smakebuf_r+0x74>
 80034f8:	89a3      	ldrh	r3, [r4, #12]
 80034fa:	f023 0303 	bic.w	r3, r3, #3
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	81a3      	strh	r3, [r4, #12]
 8003504:	89a0      	ldrh	r0, [r4, #12]
 8003506:	4305      	orrs	r5, r0
 8003508:	81a5      	strh	r5, [r4, #12]
 800350a:	e7cd      	b.n	80034a8 <__smakebuf_r+0x18>
 800350c:	0800329d 	.word	0x0800329d

08003510 <_free_r>:
 8003510:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003512:	2900      	cmp	r1, #0
 8003514:	d044      	beq.n	80035a0 <_free_r+0x90>
 8003516:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800351a:	9001      	str	r0, [sp, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	f1a1 0404 	sub.w	r4, r1, #4
 8003522:	bfb8      	it	lt
 8003524:	18e4      	addlt	r4, r4, r3
 8003526:	f000 fc6b 	bl	8003e00 <__malloc_lock>
 800352a:	4a1e      	ldr	r2, [pc, #120]	; (80035a4 <_free_r+0x94>)
 800352c:	9801      	ldr	r0, [sp, #4]
 800352e:	6813      	ldr	r3, [r2, #0]
 8003530:	b933      	cbnz	r3, 8003540 <_free_r+0x30>
 8003532:	6063      	str	r3, [r4, #4]
 8003534:	6014      	str	r4, [r2, #0]
 8003536:	b003      	add	sp, #12
 8003538:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800353c:	f000 bc66 	b.w	8003e0c <__malloc_unlock>
 8003540:	42a3      	cmp	r3, r4
 8003542:	d908      	bls.n	8003556 <_free_r+0x46>
 8003544:	6825      	ldr	r5, [r4, #0]
 8003546:	1961      	adds	r1, r4, r5
 8003548:	428b      	cmp	r3, r1
 800354a:	bf01      	itttt	eq
 800354c:	6819      	ldreq	r1, [r3, #0]
 800354e:	685b      	ldreq	r3, [r3, #4]
 8003550:	1949      	addeq	r1, r1, r5
 8003552:	6021      	streq	r1, [r4, #0]
 8003554:	e7ed      	b.n	8003532 <_free_r+0x22>
 8003556:	461a      	mov	r2, r3
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	b10b      	cbz	r3, 8003560 <_free_r+0x50>
 800355c:	42a3      	cmp	r3, r4
 800355e:	d9fa      	bls.n	8003556 <_free_r+0x46>
 8003560:	6811      	ldr	r1, [r2, #0]
 8003562:	1855      	adds	r5, r2, r1
 8003564:	42a5      	cmp	r5, r4
 8003566:	d10b      	bne.n	8003580 <_free_r+0x70>
 8003568:	6824      	ldr	r4, [r4, #0]
 800356a:	4421      	add	r1, r4
 800356c:	1854      	adds	r4, r2, r1
 800356e:	42a3      	cmp	r3, r4
 8003570:	6011      	str	r1, [r2, #0]
 8003572:	d1e0      	bne.n	8003536 <_free_r+0x26>
 8003574:	681c      	ldr	r4, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	6053      	str	r3, [r2, #4]
 800357a:	4421      	add	r1, r4
 800357c:	6011      	str	r1, [r2, #0]
 800357e:	e7da      	b.n	8003536 <_free_r+0x26>
 8003580:	d902      	bls.n	8003588 <_free_r+0x78>
 8003582:	230c      	movs	r3, #12
 8003584:	6003      	str	r3, [r0, #0]
 8003586:	e7d6      	b.n	8003536 <_free_r+0x26>
 8003588:	6825      	ldr	r5, [r4, #0]
 800358a:	1961      	adds	r1, r4, r5
 800358c:	428b      	cmp	r3, r1
 800358e:	bf04      	itt	eq
 8003590:	6819      	ldreq	r1, [r3, #0]
 8003592:	685b      	ldreq	r3, [r3, #4]
 8003594:	6063      	str	r3, [r4, #4]
 8003596:	bf04      	itt	eq
 8003598:	1949      	addeq	r1, r1, r5
 800359a:	6021      	streq	r1, [r4, #0]
 800359c:	6054      	str	r4, [r2, #4]
 800359e:	e7ca      	b.n	8003536 <_free_r+0x26>
 80035a0:	b003      	add	sp, #12
 80035a2:	bd30      	pop	{r4, r5, pc}
 80035a4:	200001c4 	.word	0x200001c4

080035a8 <sbrk_aligned>:
 80035a8:	b570      	push	{r4, r5, r6, lr}
 80035aa:	4e0e      	ldr	r6, [pc, #56]	; (80035e4 <sbrk_aligned+0x3c>)
 80035ac:	460c      	mov	r4, r1
 80035ae:	6831      	ldr	r1, [r6, #0]
 80035b0:	4605      	mov	r5, r0
 80035b2:	b911      	cbnz	r1, 80035ba <sbrk_aligned+0x12>
 80035b4:	f000 fb7a 	bl	8003cac <_sbrk_r>
 80035b8:	6030      	str	r0, [r6, #0]
 80035ba:	4621      	mov	r1, r4
 80035bc:	4628      	mov	r0, r5
 80035be:	f000 fb75 	bl	8003cac <_sbrk_r>
 80035c2:	1c43      	adds	r3, r0, #1
 80035c4:	d00a      	beq.n	80035dc <sbrk_aligned+0x34>
 80035c6:	1cc4      	adds	r4, r0, #3
 80035c8:	f024 0403 	bic.w	r4, r4, #3
 80035cc:	42a0      	cmp	r0, r4
 80035ce:	d007      	beq.n	80035e0 <sbrk_aligned+0x38>
 80035d0:	1a21      	subs	r1, r4, r0
 80035d2:	4628      	mov	r0, r5
 80035d4:	f000 fb6a 	bl	8003cac <_sbrk_r>
 80035d8:	3001      	adds	r0, #1
 80035da:	d101      	bne.n	80035e0 <sbrk_aligned+0x38>
 80035dc:	f04f 34ff 	mov.w	r4, #4294967295
 80035e0:	4620      	mov	r0, r4
 80035e2:	bd70      	pop	{r4, r5, r6, pc}
 80035e4:	200001c8 	.word	0x200001c8

080035e8 <_malloc_r>:
 80035e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ec:	1ccd      	adds	r5, r1, #3
 80035ee:	f025 0503 	bic.w	r5, r5, #3
 80035f2:	3508      	adds	r5, #8
 80035f4:	2d0c      	cmp	r5, #12
 80035f6:	bf38      	it	cc
 80035f8:	250c      	movcc	r5, #12
 80035fa:	2d00      	cmp	r5, #0
 80035fc:	4607      	mov	r7, r0
 80035fe:	db01      	blt.n	8003604 <_malloc_r+0x1c>
 8003600:	42a9      	cmp	r1, r5
 8003602:	d905      	bls.n	8003610 <_malloc_r+0x28>
 8003604:	230c      	movs	r3, #12
 8003606:	603b      	str	r3, [r7, #0]
 8003608:	2600      	movs	r6, #0
 800360a:	4630      	mov	r0, r6
 800360c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003610:	4e2e      	ldr	r6, [pc, #184]	; (80036cc <_malloc_r+0xe4>)
 8003612:	f000 fbf5 	bl	8003e00 <__malloc_lock>
 8003616:	6833      	ldr	r3, [r6, #0]
 8003618:	461c      	mov	r4, r3
 800361a:	bb34      	cbnz	r4, 800366a <_malloc_r+0x82>
 800361c:	4629      	mov	r1, r5
 800361e:	4638      	mov	r0, r7
 8003620:	f7ff ffc2 	bl	80035a8 <sbrk_aligned>
 8003624:	1c43      	adds	r3, r0, #1
 8003626:	4604      	mov	r4, r0
 8003628:	d14d      	bne.n	80036c6 <_malloc_r+0xde>
 800362a:	6834      	ldr	r4, [r6, #0]
 800362c:	4626      	mov	r6, r4
 800362e:	2e00      	cmp	r6, #0
 8003630:	d140      	bne.n	80036b4 <_malloc_r+0xcc>
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	4631      	mov	r1, r6
 8003636:	4638      	mov	r0, r7
 8003638:	eb04 0803 	add.w	r8, r4, r3
 800363c:	f000 fb36 	bl	8003cac <_sbrk_r>
 8003640:	4580      	cmp	r8, r0
 8003642:	d13a      	bne.n	80036ba <_malloc_r+0xd2>
 8003644:	6821      	ldr	r1, [r4, #0]
 8003646:	3503      	adds	r5, #3
 8003648:	1a6d      	subs	r5, r5, r1
 800364a:	f025 0503 	bic.w	r5, r5, #3
 800364e:	3508      	adds	r5, #8
 8003650:	2d0c      	cmp	r5, #12
 8003652:	bf38      	it	cc
 8003654:	250c      	movcc	r5, #12
 8003656:	4629      	mov	r1, r5
 8003658:	4638      	mov	r0, r7
 800365a:	f7ff ffa5 	bl	80035a8 <sbrk_aligned>
 800365e:	3001      	adds	r0, #1
 8003660:	d02b      	beq.n	80036ba <_malloc_r+0xd2>
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	442b      	add	r3, r5
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	e00e      	b.n	8003688 <_malloc_r+0xa0>
 800366a:	6822      	ldr	r2, [r4, #0]
 800366c:	1b52      	subs	r2, r2, r5
 800366e:	d41e      	bmi.n	80036ae <_malloc_r+0xc6>
 8003670:	2a0b      	cmp	r2, #11
 8003672:	d916      	bls.n	80036a2 <_malloc_r+0xba>
 8003674:	1961      	adds	r1, r4, r5
 8003676:	42a3      	cmp	r3, r4
 8003678:	6025      	str	r5, [r4, #0]
 800367a:	bf18      	it	ne
 800367c:	6059      	strne	r1, [r3, #4]
 800367e:	6863      	ldr	r3, [r4, #4]
 8003680:	bf08      	it	eq
 8003682:	6031      	streq	r1, [r6, #0]
 8003684:	5162      	str	r2, [r4, r5]
 8003686:	604b      	str	r3, [r1, #4]
 8003688:	4638      	mov	r0, r7
 800368a:	f104 060b 	add.w	r6, r4, #11
 800368e:	f000 fbbd 	bl	8003e0c <__malloc_unlock>
 8003692:	f026 0607 	bic.w	r6, r6, #7
 8003696:	1d23      	adds	r3, r4, #4
 8003698:	1af2      	subs	r2, r6, r3
 800369a:	d0b6      	beq.n	800360a <_malloc_r+0x22>
 800369c:	1b9b      	subs	r3, r3, r6
 800369e:	50a3      	str	r3, [r4, r2]
 80036a0:	e7b3      	b.n	800360a <_malloc_r+0x22>
 80036a2:	6862      	ldr	r2, [r4, #4]
 80036a4:	42a3      	cmp	r3, r4
 80036a6:	bf0c      	ite	eq
 80036a8:	6032      	streq	r2, [r6, #0]
 80036aa:	605a      	strne	r2, [r3, #4]
 80036ac:	e7ec      	b.n	8003688 <_malloc_r+0xa0>
 80036ae:	4623      	mov	r3, r4
 80036b0:	6864      	ldr	r4, [r4, #4]
 80036b2:	e7b2      	b.n	800361a <_malloc_r+0x32>
 80036b4:	4634      	mov	r4, r6
 80036b6:	6876      	ldr	r6, [r6, #4]
 80036b8:	e7b9      	b.n	800362e <_malloc_r+0x46>
 80036ba:	230c      	movs	r3, #12
 80036bc:	603b      	str	r3, [r7, #0]
 80036be:	4638      	mov	r0, r7
 80036c0:	f000 fba4 	bl	8003e0c <__malloc_unlock>
 80036c4:	e7a1      	b.n	800360a <_malloc_r+0x22>
 80036c6:	6025      	str	r5, [r4, #0]
 80036c8:	e7de      	b.n	8003688 <_malloc_r+0xa0>
 80036ca:	bf00      	nop
 80036cc:	200001c4 	.word	0x200001c4

080036d0 <__sfputc_r>:
 80036d0:	6893      	ldr	r3, [r2, #8]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	b410      	push	{r4}
 80036d8:	6093      	str	r3, [r2, #8]
 80036da:	da08      	bge.n	80036ee <__sfputc_r+0x1e>
 80036dc:	6994      	ldr	r4, [r2, #24]
 80036de:	42a3      	cmp	r3, r4
 80036e0:	db01      	blt.n	80036e6 <__sfputc_r+0x16>
 80036e2:	290a      	cmp	r1, #10
 80036e4:	d103      	bne.n	80036ee <__sfputc_r+0x1e>
 80036e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036ea:	f7ff bc31 	b.w	8002f50 <__swbuf_r>
 80036ee:	6813      	ldr	r3, [r2, #0]
 80036f0:	1c58      	adds	r0, r3, #1
 80036f2:	6010      	str	r0, [r2, #0]
 80036f4:	7019      	strb	r1, [r3, #0]
 80036f6:	4608      	mov	r0, r1
 80036f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <__sfputs_r>:
 80036fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003700:	4606      	mov	r6, r0
 8003702:	460f      	mov	r7, r1
 8003704:	4614      	mov	r4, r2
 8003706:	18d5      	adds	r5, r2, r3
 8003708:	42ac      	cmp	r4, r5
 800370a:	d101      	bne.n	8003710 <__sfputs_r+0x12>
 800370c:	2000      	movs	r0, #0
 800370e:	e007      	b.n	8003720 <__sfputs_r+0x22>
 8003710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003714:	463a      	mov	r2, r7
 8003716:	4630      	mov	r0, r6
 8003718:	f7ff ffda 	bl	80036d0 <__sfputc_r>
 800371c:	1c43      	adds	r3, r0, #1
 800371e:	d1f3      	bne.n	8003708 <__sfputs_r+0xa>
 8003720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003724 <_vfiprintf_r>:
 8003724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003728:	460d      	mov	r5, r1
 800372a:	b09d      	sub	sp, #116	; 0x74
 800372c:	4614      	mov	r4, r2
 800372e:	4698      	mov	r8, r3
 8003730:	4606      	mov	r6, r0
 8003732:	b118      	cbz	r0, 800373c <_vfiprintf_r+0x18>
 8003734:	6983      	ldr	r3, [r0, #24]
 8003736:	b90b      	cbnz	r3, 800373c <_vfiprintf_r+0x18>
 8003738:	f7ff fde4 	bl	8003304 <__sinit>
 800373c:	4b89      	ldr	r3, [pc, #548]	; (8003964 <_vfiprintf_r+0x240>)
 800373e:	429d      	cmp	r5, r3
 8003740:	d11b      	bne.n	800377a <_vfiprintf_r+0x56>
 8003742:	6875      	ldr	r5, [r6, #4]
 8003744:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003746:	07d9      	lsls	r1, r3, #31
 8003748:	d405      	bmi.n	8003756 <_vfiprintf_r+0x32>
 800374a:	89ab      	ldrh	r3, [r5, #12]
 800374c:	059a      	lsls	r2, r3, #22
 800374e:	d402      	bmi.n	8003756 <_vfiprintf_r+0x32>
 8003750:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003752:	f7ff fe75 	bl	8003440 <__retarget_lock_acquire_recursive>
 8003756:	89ab      	ldrh	r3, [r5, #12]
 8003758:	071b      	lsls	r3, r3, #28
 800375a:	d501      	bpl.n	8003760 <_vfiprintf_r+0x3c>
 800375c:	692b      	ldr	r3, [r5, #16]
 800375e:	b9eb      	cbnz	r3, 800379c <_vfiprintf_r+0x78>
 8003760:	4629      	mov	r1, r5
 8003762:	4630      	mov	r0, r6
 8003764:	f7ff fc46 	bl	8002ff4 <__swsetup_r>
 8003768:	b1c0      	cbz	r0, 800379c <_vfiprintf_r+0x78>
 800376a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800376c:	07dc      	lsls	r4, r3, #31
 800376e:	d50e      	bpl.n	800378e <_vfiprintf_r+0x6a>
 8003770:	f04f 30ff 	mov.w	r0, #4294967295
 8003774:	b01d      	add	sp, #116	; 0x74
 8003776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800377a:	4b7b      	ldr	r3, [pc, #492]	; (8003968 <_vfiprintf_r+0x244>)
 800377c:	429d      	cmp	r5, r3
 800377e:	d101      	bne.n	8003784 <_vfiprintf_r+0x60>
 8003780:	68b5      	ldr	r5, [r6, #8]
 8003782:	e7df      	b.n	8003744 <_vfiprintf_r+0x20>
 8003784:	4b79      	ldr	r3, [pc, #484]	; (800396c <_vfiprintf_r+0x248>)
 8003786:	429d      	cmp	r5, r3
 8003788:	bf08      	it	eq
 800378a:	68f5      	ldreq	r5, [r6, #12]
 800378c:	e7da      	b.n	8003744 <_vfiprintf_r+0x20>
 800378e:	89ab      	ldrh	r3, [r5, #12]
 8003790:	0598      	lsls	r0, r3, #22
 8003792:	d4ed      	bmi.n	8003770 <_vfiprintf_r+0x4c>
 8003794:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003796:	f7ff fe54 	bl	8003442 <__retarget_lock_release_recursive>
 800379a:	e7e9      	b.n	8003770 <_vfiprintf_r+0x4c>
 800379c:	2300      	movs	r3, #0
 800379e:	9309      	str	r3, [sp, #36]	; 0x24
 80037a0:	2320      	movs	r3, #32
 80037a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80037a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80037aa:	2330      	movs	r3, #48	; 0x30
 80037ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003970 <_vfiprintf_r+0x24c>
 80037b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80037b4:	f04f 0901 	mov.w	r9, #1
 80037b8:	4623      	mov	r3, r4
 80037ba:	469a      	mov	sl, r3
 80037bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037c0:	b10a      	cbz	r2, 80037c6 <_vfiprintf_r+0xa2>
 80037c2:	2a25      	cmp	r2, #37	; 0x25
 80037c4:	d1f9      	bne.n	80037ba <_vfiprintf_r+0x96>
 80037c6:	ebba 0b04 	subs.w	fp, sl, r4
 80037ca:	d00b      	beq.n	80037e4 <_vfiprintf_r+0xc0>
 80037cc:	465b      	mov	r3, fp
 80037ce:	4622      	mov	r2, r4
 80037d0:	4629      	mov	r1, r5
 80037d2:	4630      	mov	r0, r6
 80037d4:	f7ff ff93 	bl	80036fe <__sfputs_r>
 80037d8:	3001      	adds	r0, #1
 80037da:	f000 80aa 	beq.w	8003932 <_vfiprintf_r+0x20e>
 80037de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80037e0:	445a      	add	r2, fp
 80037e2:	9209      	str	r2, [sp, #36]	; 0x24
 80037e4:	f89a 3000 	ldrb.w	r3, [sl]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f000 80a2 	beq.w	8003932 <_vfiprintf_r+0x20e>
 80037ee:	2300      	movs	r3, #0
 80037f0:	f04f 32ff 	mov.w	r2, #4294967295
 80037f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037f8:	f10a 0a01 	add.w	sl, sl, #1
 80037fc:	9304      	str	r3, [sp, #16]
 80037fe:	9307      	str	r3, [sp, #28]
 8003800:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003804:	931a      	str	r3, [sp, #104]	; 0x68
 8003806:	4654      	mov	r4, sl
 8003808:	2205      	movs	r2, #5
 800380a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800380e:	4858      	ldr	r0, [pc, #352]	; (8003970 <_vfiprintf_r+0x24c>)
 8003810:	f7fc fcfe 	bl	8000210 <memchr>
 8003814:	9a04      	ldr	r2, [sp, #16]
 8003816:	b9d8      	cbnz	r0, 8003850 <_vfiprintf_r+0x12c>
 8003818:	06d1      	lsls	r1, r2, #27
 800381a:	bf44      	itt	mi
 800381c:	2320      	movmi	r3, #32
 800381e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003822:	0713      	lsls	r3, r2, #28
 8003824:	bf44      	itt	mi
 8003826:	232b      	movmi	r3, #43	; 0x2b
 8003828:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800382c:	f89a 3000 	ldrb.w	r3, [sl]
 8003830:	2b2a      	cmp	r3, #42	; 0x2a
 8003832:	d015      	beq.n	8003860 <_vfiprintf_r+0x13c>
 8003834:	9a07      	ldr	r2, [sp, #28]
 8003836:	4654      	mov	r4, sl
 8003838:	2000      	movs	r0, #0
 800383a:	f04f 0c0a 	mov.w	ip, #10
 800383e:	4621      	mov	r1, r4
 8003840:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003844:	3b30      	subs	r3, #48	; 0x30
 8003846:	2b09      	cmp	r3, #9
 8003848:	d94e      	bls.n	80038e8 <_vfiprintf_r+0x1c4>
 800384a:	b1b0      	cbz	r0, 800387a <_vfiprintf_r+0x156>
 800384c:	9207      	str	r2, [sp, #28]
 800384e:	e014      	b.n	800387a <_vfiprintf_r+0x156>
 8003850:	eba0 0308 	sub.w	r3, r0, r8
 8003854:	fa09 f303 	lsl.w	r3, r9, r3
 8003858:	4313      	orrs	r3, r2
 800385a:	9304      	str	r3, [sp, #16]
 800385c:	46a2      	mov	sl, r4
 800385e:	e7d2      	b.n	8003806 <_vfiprintf_r+0xe2>
 8003860:	9b03      	ldr	r3, [sp, #12]
 8003862:	1d19      	adds	r1, r3, #4
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	9103      	str	r1, [sp, #12]
 8003868:	2b00      	cmp	r3, #0
 800386a:	bfbb      	ittet	lt
 800386c:	425b      	neglt	r3, r3
 800386e:	f042 0202 	orrlt.w	r2, r2, #2
 8003872:	9307      	strge	r3, [sp, #28]
 8003874:	9307      	strlt	r3, [sp, #28]
 8003876:	bfb8      	it	lt
 8003878:	9204      	strlt	r2, [sp, #16]
 800387a:	7823      	ldrb	r3, [r4, #0]
 800387c:	2b2e      	cmp	r3, #46	; 0x2e
 800387e:	d10c      	bne.n	800389a <_vfiprintf_r+0x176>
 8003880:	7863      	ldrb	r3, [r4, #1]
 8003882:	2b2a      	cmp	r3, #42	; 0x2a
 8003884:	d135      	bne.n	80038f2 <_vfiprintf_r+0x1ce>
 8003886:	9b03      	ldr	r3, [sp, #12]
 8003888:	1d1a      	adds	r2, r3, #4
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	9203      	str	r2, [sp, #12]
 800388e:	2b00      	cmp	r3, #0
 8003890:	bfb8      	it	lt
 8003892:	f04f 33ff 	movlt.w	r3, #4294967295
 8003896:	3402      	adds	r4, #2
 8003898:	9305      	str	r3, [sp, #20]
 800389a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003980 <_vfiprintf_r+0x25c>
 800389e:	7821      	ldrb	r1, [r4, #0]
 80038a0:	2203      	movs	r2, #3
 80038a2:	4650      	mov	r0, sl
 80038a4:	f7fc fcb4 	bl	8000210 <memchr>
 80038a8:	b140      	cbz	r0, 80038bc <_vfiprintf_r+0x198>
 80038aa:	2340      	movs	r3, #64	; 0x40
 80038ac:	eba0 000a 	sub.w	r0, r0, sl
 80038b0:	fa03 f000 	lsl.w	r0, r3, r0
 80038b4:	9b04      	ldr	r3, [sp, #16]
 80038b6:	4303      	orrs	r3, r0
 80038b8:	3401      	adds	r4, #1
 80038ba:	9304      	str	r3, [sp, #16]
 80038bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038c0:	482c      	ldr	r0, [pc, #176]	; (8003974 <_vfiprintf_r+0x250>)
 80038c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80038c6:	2206      	movs	r2, #6
 80038c8:	f7fc fca2 	bl	8000210 <memchr>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d03f      	beq.n	8003950 <_vfiprintf_r+0x22c>
 80038d0:	4b29      	ldr	r3, [pc, #164]	; (8003978 <_vfiprintf_r+0x254>)
 80038d2:	bb1b      	cbnz	r3, 800391c <_vfiprintf_r+0x1f8>
 80038d4:	9b03      	ldr	r3, [sp, #12]
 80038d6:	3307      	adds	r3, #7
 80038d8:	f023 0307 	bic.w	r3, r3, #7
 80038dc:	3308      	adds	r3, #8
 80038de:	9303      	str	r3, [sp, #12]
 80038e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038e2:	443b      	add	r3, r7
 80038e4:	9309      	str	r3, [sp, #36]	; 0x24
 80038e6:	e767      	b.n	80037b8 <_vfiprintf_r+0x94>
 80038e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80038ec:	460c      	mov	r4, r1
 80038ee:	2001      	movs	r0, #1
 80038f0:	e7a5      	b.n	800383e <_vfiprintf_r+0x11a>
 80038f2:	2300      	movs	r3, #0
 80038f4:	3401      	adds	r4, #1
 80038f6:	9305      	str	r3, [sp, #20]
 80038f8:	4619      	mov	r1, r3
 80038fa:	f04f 0c0a 	mov.w	ip, #10
 80038fe:	4620      	mov	r0, r4
 8003900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003904:	3a30      	subs	r2, #48	; 0x30
 8003906:	2a09      	cmp	r2, #9
 8003908:	d903      	bls.n	8003912 <_vfiprintf_r+0x1ee>
 800390a:	2b00      	cmp	r3, #0
 800390c:	d0c5      	beq.n	800389a <_vfiprintf_r+0x176>
 800390e:	9105      	str	r1, [sp, #20]
 8003910:	e7c3      	b.n	800389a <_vfiprintf_r+0x176>
 8003912:	fb0c 2101 	mla	r1, ip, r1, r2
 8003916:	4604      	mov	r4, r0
 8003918:	2301      	movs	r3, #1
 800391a:	e7f0      	b.n	80038fe <_vfiprintf_r+0x1da>
 800391c:	ab03      	add	r3, sp, #12
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	462a      	mov	r2, r5
 8003922:	4b16      	ldr	r3, [pc, #88]	; (800397c <_vfiprintf_r+0x258>)
 8003924:	a904      	add	r1, sp, #16
 8003926:	4630      	mov	r0, r6
 8003928:	f3af 8000 	nop.w
 800392c:	4607      	mov	r7, r0
 800392e:	1c78      	adds	r0, r7, #1
 8003930:	d1d6      	bne.n	80038e0 <_vfiprintf_r+0x1bc>
 8003932:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003934:	07d9      	lsls	r1, r3, #31
 8003936:	d405      	bmi.n	8003944 <_vfiprintf_r+0x220>
 8003938:	89ab      	ldrh	r3, [r5, #12]
 800393a:	059a      	lsls	r2, r3, #22
 800393c:	d402      	bmi.n	8003944 <_vfiprintf_r+0x220>
 800393e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003940:	f7ff fd7f 	bl	8003442 <__retarget_lock_release_recursive>
 8003944:	89ab      	ldrh	r3, [r5, #12]
 8003946:	065b      	lsls	r3, r3, #25
 8003948:	f53f af12 	bmi.w	8003770 <_vfiprintf_r+0x4c>
 800394c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800394e:	e711      	b.n	8003774 <_vfiprintf_r+0x50>
 8003950:	ab03      	add	r3, sp, #12
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	462a      	mov	r2, r5
 8003956:	4b09      	ldr	r3, [pc, #36]	; (800397c <_vfiprintf_r+0x258>)
 8003958:	a904      	add	r1, sp, #16
 800395a:	4630      	mov	r0, r6
 800395c:	f000 f880 	bl	8003a60 <_printf_i>
 8003960:	e7e4      	b.n	800392c <_vfiprintf_r+0x208>
 8003962:	bf00      	nop
 8003964:	08003fc4 	.word	0x08003fc4
 8003968:	08003fe4 	.word	0x08003fe4
 800396c:	08003fa4 	.word	0x08003fa4
 8003970:	08004004 	.word	0x08004004
 8003974:	0800400e 	.word	0x0800400e
 8003978:	00000000 	.word	0x00000000
 800397c:	080036ff 	.word	0x080036ff
 8003980:	0800400a 	.word	0x0800400a

08003984 <_printf_common>:
 8003984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003988:	4616      	mov	r6, r2
 800398a:	4699      	mov	r9, r3
 800398c:	688a      	ldr	r2, [r1, #8]
 800398e:	690b      	ldr	r3, [r1, #16]
 8003990:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003994:	4293      	cmp	r3, r2
 8003996:	bfb8      	it	lt
 8003998:	4613      	movlt	r3, r2
 800399a:	6033      	str	r3, [r6, #0]
 800399c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039a0:	4607      	mov	r7, r0
 80039a2:	460c      	mov	r4, r1
 80039a4:	b10a      	cbz	r2, 80039aa <_printf_common+0x26>
 80039a6:	3301      	adds	r3, #1
 80039a8:	6033      	str	r3, [r6, #0]
 80039aa:	6823      	ldr	r3, [r4, #0]
 80039ac:	0699      	lsls	r1, r3, #26
 80039ae:	bf42      	ittt	mi
 80039b0:	6833      	ldrmi	r3, [r6, #0]
 80039b2:	3302      	addmi	r3, #2
 80039b4:	6033      	strmi	r3, [r6, #0]
 80039b6:	6825      	ldr	r5, [r4, #0]
 80039b8:	f015 0506 	ands.w	r5, r5, #6
 80039bc:	d106      	bne.n	80039cc <_printf_common+0x48>
 80039be:	f104 0a19 	add.w	sl, r4, #25
 80039c2:	68e3      	ldr	r3, [r4, #12]
 80039c4:	6832      	ldr	r2, [r6, #0]
 80039c6:	1a9b      	subs	r3, r3, r2
 80039c8:	42ab      	cmp	r3, r5
 80039ca:	dc26      	bgt.n	8003a1a <_printf_common+0x96>
 80039cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80039d0:	1e13      	subs	r3, r2, #0
 80039d2:	6822      	ldr	r2, [r4, #0]
 80039d4:	bf18      	it	ne
 80039d6:	2301      	movne	r3, #1
 80039d8:	0692      	lsls	r2, r2, #26
 80039da:	d42b      	bmi.n	8003a34 <_printf_common+0xb0>
 80039dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039e0:	4649      	mov	r1, r9
 80039e2:	4638      	mov	r0, r7
 80039e4:	47c0      	blx	r8
 80039e6:	3001      	adds	r0, #1
 80039e8:	d01e      	beq.n	8003a28 <_printf_common+0xa4>
 80039ea:	6823      	ldr	r3, [r4, #0]
 80039ec:	68e5      	ldr	r5, [r4, #12]
 80039ee:	6832      	ldr	r2, [r6, #0]
 80039f0:	f003 0306 	and.w	r3, r3, #6
 80039f4:	2b04      	cmp	r3, #4
 80039f6:	bf08      	it	eq
 80039f8:	1aad      	subeq	r5, r5, r2
 80039fa:	68a3      	ldr	r3, [r4, #8]
 80039fc:	6922      	ldr	r2, [r4, #16]
 80039fe:	bf0c      	ite	eq
 8003a00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a04:	2500      	movne	r5, #0
 8003a06:	4293      	cmp	r3, r2
 8003a08:	bfc4      	itt	gt
 8003a0a:	1a9b      	subgt	r3, r3, r2
 8003a0c:	18ed      	addgt	r5, r5, r3
 8003a0e:	2600      	movs	r6, #0
 8003a10:	341a      	adds	r4, #26
 8003a12:	42b5      	cmp	r5, r6
 8003a14:	d11a      	bne.n	8003a4c <_printf_common+0xc8>
 8003a16:	2000      	movs	r0, #0
 8003a18:	e008      	b.n	8003a2c <_printf_common+0xa8>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	4652      	mov	r2, sl
 8003a1e:	4649      	mov	r1, r9
 8003a20:	4638      	mov	r0, r7
 8003a22:	47c0      	blx	r8
 8003a24:	3001      	adds	r0, #1
 8003a26:	d103      	bne.n	8003a30 <_printf_common+0xac>
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a30:	3501      	adds	r5, #1
 8003a32:	e7c6      	b.n	80039c2 <_printf_common+0x3e>
 8003a34:	18e1      	adds	r1, r4, r3
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	2030      	movs	r0, #48	; 0x30
 8003a3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a3e:	4422      	add	r2, r4
 8003a40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a48:	3302      	adds	r3, #2
 8003a4a:	e7c7      	b.n	80039dc <_printf_common+0x58>
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	4622      	mov	r2, r4
 8003a50:	4649      	mov	r1, r9
 8003a52:	4638      	mov	r0, r7
 8003a54:	47c0      	blx	r8
 8003a56:	3001      	adds	r0, #1
 8003a58:	d0e6      	beq.n	8003a28 <_printf_common+0xa4>
 8003a5a:	3601      	adds	r6, #1
 8003a5c:	e7d9      	b.n	8003a12 <_printf_common+0x8e>
	...

08003a60 <_printf_i>:
 8003a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a64:	7e0f      	ldrb	r7, [r1, #24]
 8003a66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003a68:	2f78      	cmp	r7, #120	; 0x78
 8003a6a:	4691      	mov	r9, r2
 8003a6c:	4680      	mov	r8, r0
 8003a6e:	460c      	mov	r4, r1
 8003a70:	469a      	mov	sl, r3
 8003a72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003a76:	d807      	bhi.n	8003a88 <_printf_i+0x28>
 8003a78:	2f62      	cmp	r7, #98	; 0x62
 8003a7a:	d80a      	bhi.n	8003a92 <_printf_i+0x32>
 8003a7c:	2f00      	cmp	r7, #0
 8003a7e:	f000 80d8 	beq.w	8003c32 <_printf_i+0x1d2>
 8003a82:	2f58      	cmp	r7, #88	; 0x58
 8003a84:	f000 80a3 	beq.w	8003bce <_printf_i+0x16e>
 8003a88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a90:	e03a      	b.n	8003b08 <_printf_i+0xa8>
 8003a92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a96:	2b15      	cmp	r3, #21
 8003a98:	d8f6      	bhi.n	8003a88 <_printf_i+0x28>
 8003a9a:	a101      	add	r1, pc, #4	; (adr r1, 8003aa0 <_printf_i+0x40>)
 8003a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003aa0:	08003af9 	.word	0x08003af9
 8003aa4:	08003b0d 	.word	0x08003b0d
 8003aa8:	08003a89 	.word	0x08003a89
 8003aac:	08003a89 	.word	0x08003a89
 8003ab0:	08003a89 	.word	0x08003a89
 8003ab4:	08003a89 	.word	0x08003a89
 8003ab8:	08003b0d 	.word	0x08003b0d
 8003abc:	08003a89 	.word	0x08003a89
 8003ac0:	08003a89 	.word	0x08003a89
 8003ac4:	08003a89 	.word	0x08003a89
 8003ac8:	08003a89 	.word	0x08003a89
 8003acc:	08003c19 	.word	0x08003c19
 8003ad0:	08003b3d 	.word	0x08003b3d
 8003ad4:	08003bfb 	.word	0x08003bfb
 8003ad8:	08003a89 	.word	0x08003a89
 8003adc:	08003a89 	.word	0x08003a89
 8003ae0:	08003c3b 	.word	0x08003c3b
 8003ae4:	08003a89 	.word	0x08003a89
 8003ae8:	08003b3d 	.word	0x08003b3d
 8003aec:	08003a89 	.word	0x08003a89
 8003af0:	08003a89 	.word	0x08003a89
 8003af4:	08003c03 	.word	0x08003c03
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	1d1a      	adds	r2, r3, #4
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	602a      	str	r2, [r5, #0]
 8003b00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0a3      	b.n	8003c54 <_printf_i+0x1f4>
 8003b0c:	6820      	ldr	r0, [r4, #0]
 8003b0e:	6829      	ldr	r1, [r5, #0]
 8003b10:	0606      	lsls	r6, r0, #24
 8003b12:	f101 0304 	add.w	r3, r1, #4
 8003b16:	d50a      	bpl.n	8003b2e <_printf_i+0xce>
 8003b18:	680e      	ldr	r6, [r1, #0]
 8003b1a:	602b      	str	r3, [r5, #0]
 8003b1c:	2e00      	cmp	r6, #0
 8003b1e:	da03      	bge.n	8003b28 <_printf_i+0xc8>
 8003b20:	232d      	movs	r3, #45	; 0x2d
 8003b22:	4276      	negs	r6, r6
 8003b24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b28:	485e      	ldr	r0, [pc, #376]	; (8003ca4 <_printf_i+0x244>)
 8003b2a:	230a      	movs	r3, #10
 8003b2c:	e019      	b.n	8003b62 <_printf_i+0x102>
 8003b2e:	680e      	ldr	r6, [r1, #0]
 8003b30:	602b      	str	r3, [r5, #0]
 8003b32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003b36:	bf18      	it	ne
 8003b38:	b236      	sxthne	r6, r6
 8003b3a:	e7ef      	b.n	8003b1c <_printf_i+0xbc>
 8003b3c:	682b      	ldr	r3, [r5, #0]
 8003b3e:	6820      	ldr	r0, [r4, #0]
 8003b40:	1d19      	adds	r1, r3, #4
 8003b42:	6029      	str	r1, [r5, #0]
 8003b44:	0601      	lsls	r1, r0, #24
 8003b46:	d501      	bpl.n	8003b4c <_printf_i+0xec>
 8003b48:	681e      	ldr	r6, [r3, #0]
 8003b4a:	e002      	b.n	8003b52 <_printf_i+0xf2>
 8003b4c:	0646      	lsls	r6, r0, #25
 8003b4e:	d5fb      	bpl.n	8003b48 <_printf_i+0xe8>
 8003b50:	881e      	ldrh	r6, [r3, #0]
 8003b52:	4854      	ldr	r0, [pc, #336]	; (8003ca4 <_printf_i+0x244>)
 8003b54:	2f6f      	cmp	r7, #111	; 0x6f
 8003b56:	bf0c      	ite	eq
 8003b58:	2308      	moveq	r3, #8
 8003b5a:	230a      	movne	r3, #10
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b62:	6865      	ldr	r5, [r4, #4]
 8003b64:	60a5      	str	r5, [r4, #8]
 8003b66:	2d00      	cmp	r5, #0
 8003b68:	bfa2      	ittt	ge
 8003b6a:	6821      	ldrge	r1, [r4, #0]
 8003b6c:	f021 0104 	bicge.w	r1, r1, #4
 8003b70:	6021      	strge	r1, [r4, #0]
 8003b72:	b90e      	cbnz	r6, 8003b78 <_printf_i+0x118>
 8003b74:	2d00      	cmp	r5, #0
 8003b76:	d04d      	beq.n	8003c14 <_printf_i+0x1b4>
 8003b78:	4615      	mov	r5, r2
 8003b7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003b7e:	fb03 6711 	mls	r7, r3, r1, r6
 8003b82:	5dc7      	ldrb	r7, [r0, r7]
 8003b84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003b88:	4637      	mov	r7, r6
 8003b8a:	42bb      	cmp	r3, r7
 8003b8c:	460e      	mov	r6, r1
 8003b8e:	d9f4      	bls.n	8003b7a <_printf_i+0x11a>
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d10b      	bne.n	8003bac <_printf_i+0x14c>
 8003b94:	6823      	ldr	r3, [r4, #0]
 8003b96:	07de      	lsls	r6, r3, #31
 8003b98:	d508      	bpl.n	8003bac <_printf_i+0x14c>
 8003b9a:	6923      	ldr	r3, [r4, #16]
 8003b9c:	6861      	ldr	r1, [r4, #4]
 8003b9e:	4299      	cmp	r1, r3
 8003ba0:	bfde      	ittt	le
 8003ba2:	2330      	movle	r3, #48	; 0x30
 8003ba4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ba8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003bac:	1b52      	subs	r2, r2, r5
 8003bae:	6122      	str	r2, [r4, #16]
 8003bb0:	f8cd a000 	str.w	sl, [sp]
 8003bb4:	464b      	mov	r3, r9
 8003bb6:	aa03      	add	r2, sp, #12
 8003bb8:	4621      	mov	r1, r4
 8003bba:	4640      	mov	r0, r8
 8003bbc:	f7ff fee2 	bl	8003984 <_printf_common>
 8003bc0:	3001      	adds	r0, #1
 8003bc2:	d14c      	bne.n	8003c5e <_printf_i+0x1fe>
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	b004      	add	sp, #16
 8003bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bce:	4835      	ldr	r0, [pc, #212]	; (8003ca4 <_printf_i+0x244>)
 8003bd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003bd4:	6829      	ldr	r1, [r5, #0]
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003bdc:	6029      	str	r1, [r5, #0]
 8003bde:	061d      	lsls	r5, r3, #24
 8003be0:	d514      	bpl.n	8003c0c <_printf_i+0x1ac>
 8003be2:	07df      	lsls	r7, r3, #31
 8003be4:	bf44      	itt	mi
 8003be6:	f043 0320 	orrmi.w	r3, r3, #32
 8003bea:	6023      	strmi	r3, [r4, #0]
 8003bec:	b91e      	cbnz	r6, 8003bf6 <_printf_i+0x196>
 8003bee:	6823      	ldr	r3, [r4, #0]
 8003bf0:	f023 0320 	bic.w	r3, r3, #32
 8003bf4:	6023      	str	r3, [r4, #0]
 8003bf6:	2310      	movs	r3, #16
 8003bf8:	e7b0      	b.n	8003b5c <_printf_i+0xfc>
 8003bfa:	6823      	ldr	r3, [r4, #0]
 8003bfc:	f043 0320 	orr.w	r3, r3, #32
 8003c00:	6023      	str	r3, [r4, #0]
 8003c02:	2378      	movs	r3, #120	; 0x78
 8003c04:	4828      	ldr	r0, [pc, #160]	; (8003ca8 <_printf_i+0x248>)
 8003c06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c0a:	e7e3      	b.n	8003bd4 <_printf_i+0x174>
 8003c0c:	0659      	lsls	r1, r3, #25
 8003c0e:	bf48      	it	mi
 8003c10:	b2b6      	uxthmi	r6, r6
 8003c12:	e7e6      	b.n	8003be2 <_printf_i+0x182>
 8003c14:	4615      	mov	r5, r2
 8003c16:	e7bb      	b.n	8003b90 <_printf_i+0x130>
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	6826      	ldr	r6, [r4, #0]
 8003c1c:	6961      	ldr	r1, [r4, #20]
 8003c1e:	1d18      	adds	r0, r3, #4
 8003c20:	6028      	str	r0, [r5, #0]
 8003c22:	0635      	lsls	r5, r6, #24
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	d501      	bpl.n	8003c2c <_printf_i+0x1cc>
 8003c28:	6019      	str	r1, [r3, #0]
 8003c2a:	e002      	b.n	8003c32 <_printf_i+0x1d2>
 8003c2c:	0670      	lsls	r0, r6, #25
 8003c2e:	d5fb      	bpl.n	8003c28 <_printf_i+0x1c8>
 8003c30:	8019      	strh	r1, [r3, #0]
 8003c32:	2300      	movs	r3, #0
 8003c34:	6123      	str	r3, [r4, #16]
 8003c36:	4615      	mov	r5, r2
 8003c38:	e7ba      	b.n	8003bb0 <_printf_i+0x150>
 8003c3a:	682b      	ldr	r3, [r5, #0]
 8003c3c:	1d1a      	adds	r2, r3, #4
 8003c3e:	602a      	str	r2, [r5, #0]
 8003c40:	681d      	ldr	r5, [r3, #0]
 8003c42:	6862      	ldr	r2, [r4, #4]
 8003c44:	2100      	movs	r1, #0
 8003c46:	4628      	mov	r0, r5
 8003c48:	f7fc fae2 	bl	8000210 <memchr>
 8003c4c:	b108      	cbz	r0, 8003c52 <_printf_i+0x1f2>
 8003c4e:	1b40      	subs	r0, r0, r5
 8003c50:	6060      	str	r0, [r4, #4]
 8003c52:	6863      	ldr	r3, [r4, #4]
 8003c54:	6123      	str	r3, [r4, #16]
 8003c56:	2300      	movs	r3, #0
 8003c58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c5c:	e7a8      	b.n	8003bb0 <_printf_i+0x150>
 8003c5e:	6923      	ldr	r3, [r4, #16]
 8003c60:	462a      	mov	r2, r5
 8003c62:	4649      	mov	r1, r9
 8003c64:	4640      	mov	r0, r8
 8003c66:	47d0      	blx	sl
 8003c68:	3001      	adds	r0, #1
 8003c6a:	d0ab      	beq.n	8003bc4 <_printf_i+0x164>
 8003c6c:	6823      	ldr	r3, [r4, #0]
 8003c6e:	079b      	lsls	r3, r3, #30
 8003c70:	d413      	bmi.n	8003c9a <_printf_i+0x23a>
 8003c72:	68e0      	ldr	r0, [r4, #12]
 8003c74:	9b03      	ldr	r3, [sp, #12]
 8003c76:	4298      	cmp	r0, r3
 8003c78:	bfb8      	it	lt
 8003c7a:	4618      	movlt	r0, r3
 8003c7c:	e7a4      	b.n	8003bc8 <_printf_i+0x168>
 8003c7e:	2301      	movs	r3, #1
 8003c80:	4632      	mov	r2, r6
 8003c82:	4649      	mov	r1, r9
 8003c84:	4640      	mov	r0, r8
 8003c86:	47d0      	blx	sl
 8003c88:	3001      	adds	r0, #1
 8003c8a:	d09b      	beq.n	8003bc4 <_printf_i+0x164>
 8003c8c:	3501      	adds	r5, #1
 8003c8e:	68e3      	ldr	r3, [r4, #12]
 8003c90:	9903      	ldr	r1, [sp, #12]
 8003c92:	1a5b      	subs	r3, r3, r1
 8003c94:	42ab      	cmp	r3, r5
 8003c96:	dcf2      	bgt.n	8003c7e <_printf_i+0x21e>
 8003c98:	e7eb      	b.n	8003c72 <_printf_i+0x212>
 8003c9a:	2500      	movs	r5, #0
 8003c9c:	f104 0619 	add.w	r6, r4, #25
 8003ca0:	e7f5      	b.n	8003c8e <_printf_i+0x22e>
 8003ca2:	bf00      	nop
 8003ca4:	08004015 	.word	0x08004015
 8003ca8:	08004026 	.word	0x08004026

08003cac <_sbrk_r>:
 8003cac:	b538      	push	{r3, r4, r5, lr}
 8003cae:	4d06      	ldr	r5, [pc, #24]	; (8003cc8 <_sbrk_r+0x1c>)
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	4604      	mov	r4, r0
 8003cb4:	4608      	mov	r0, r1
 8003cb6:	602b      	str	r3, [r5, #0]
 8003cb8:	f7fd f8a0 	bl	8000dfc <_sbrk>
 8003cbc:	1c43      	adds	r3, r0, #1
 8003cbe:	d102      	bne.n	8003cc6 <_sbrk_r+0x1a>
 8003cc0:	682b      	ldr	r3, [r5, #0]
 8003cc2:	b103      	cbz	r3, 8003cc6 <_sbrk_r+0x1a>
 8003cc4:	6023      	str	r3, [r4, #0]
 8003cc6:	bd38      	pop	{r3, r4, r5, pc}
 8003cc8:	200001cc 	.word	0x200001cc

08003ccc <__sread>:
 8003ccc:	b510      	push	{r4, lr}
 8003cce:	460c      	mov	r4, r1
 8003cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cd4:	f000 f8a0 	bl	8003e18 <_read_r>
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	bfab      	itete	ge
 8003cdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003cde:	89a3      	ldrhlt	r3, [r4, #12]
 8003ce0:	181b      	addge	r3, r3, r0
 8003ce2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003ce6:	bfac      	ite	ge
 8003ce8:	6563      	strge	r3, [r4, #84]	; 0x54
 8003cea:	81a3      	strhlt	r3, [r4, #12]
 8003cec:	bd10      	pop	{r4, pc}

08003cee <__swrite>:
 8003cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cf2:	461f      	mov	r7, r3
 8003cf4:	898b      	ldrh	r3, [r1, #12]
 8003cf6:	05db      	lsls	r3, r3, #23
 8003cf8:	4605      	mov	r5, r0
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	4616      	mov	r6, r2
 8003cfe:	d505      	bpl.n	8003d0c <__swrite+0x1e>
 8003d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d04:	2302      	movs	r3, #2
 8003d06:	2200      	movs	r2, #0
 8003d08:	f000 f868 	bl	8003ddc <_lseek_r>
 8003d0c:	89a3      	ldrh	r3, [r4, #12]
 8003d0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d16:	81a3      	strh	r3, [r4, #12]
 8003d18:	4632      	mov	r2, r6
 8003d1a:	463b      	mov	r3, r7
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d22:	f000 b817 	b.w	8003d54 <_write_r>

08003d26 <__sseek>:
 8003d26:	b510      	push	{r4, lr}
 8003d28:	460c      	mov	r4, r1
 8003d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d2e:	f000 f855 	bl	8003ddc <_lseek_r>
 8003d32:	1c43      	adds	r3, r0, #1
 8003d34:	89a3      	ldrh	r3, [r4, #12]
 8003d36:	bf15      	itete	ne
 8003d38:	6560      	strne	r0, [r4, #84]	; 0x54
 8003d3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003d3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003d42:	81a3      	strheq	r3, [r4, #12]
 8003d44:	bf18      	it	ne
 8003d46:	81a3      	strhne	r3, [r4, #12]
 8003d48:	bd10      	pop	{r4, pc}

08003d4a <__sclose>:
 8003d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d4e:	f000 b813 	b.w	8003d78 <_close_r>
	...

08003d54 <_write_r>:
 8003d54:	b538      	push	{r3, r4, r5, lr}
 8003d56:	4d07      	ldr	r5, [pc, #28]	; (8003d74 <_write_r+0x20>)
 8003d58:	4604      	mov	r4, r0
 8003d5a:	4608      	mov	r0, r1
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	2200      	movs	r2, #0
 8003d60:	602a      	str	r2, [r5, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	f7fc fff9 	bl	8000d5a <_write>
 8003d68:	1c43      	adds	r3, r0, #1
 8003d6a:	d102      	bne.n	8003d72 <_write_r+0x1e>
 8003d6c:	682b      	ldr	r3, [r5, #0]
 8003d6e:	b103      	cbz	r3, 8003d72 <_write_r+0x1e>
 8003d70:	6023      	str	r3, [r4, #0]
 8003d72:	bd38      	pop	{r3, r4, r5, pc}
 8003d74:	200001cc 	.word	0x200001cc

08003d78 <_close_r>:
 8003d78:	b538      	push	{r3, r4, r5, lr}
 8003d7a:	4d06      	ldr	r5, [pc, #24]	; (8003d94 <_close_r+0x1c>)
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	4604      	mov	r4, r0
 8003d80:	4608      	mov	r0, r1
 8003d82:	602b      	str	r3, [r5, #0]
 8003d84:	f7fd f805 	bl	8000d92 <_close>
 8003d88:	1c43      	adds	r3, r0, #1
 8003d8a:	d102      	bne.n	8003d92 <_close_r+0x1a>
 8003d8c:	682b      	ldr	r3, [r5, #0]
 8003d8e:	b103      	cbz	r3, 8003d92 <_close_r+0x1a>
 8003d90:	6023      	str	r3, [r4, #0]
 8003d92:	bd38      	pop	{r3, r4, r5, pc}
 8003d94:	200001cc 	.word	0x200001cc

08003d98 <_fstat_r>:
 8003d98:	b538      	push	{r3, r4, r5, lr}
 8003d9a:	4d07      	ldr	r5, [pc, #28]	; (8003db8 <_fstat_r+0x20>)
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	4604      	mov	r4, r0
 8003da0:	4608      	mov	r0, r1
 8003da2:	4611      	mov	r1, r2
 8003da4:	602b      	str	r3, [r5, #0]
 8003da6:	f7fd f800 	bl	8000daa <_fstat>
 8003daa:	1c43      	adds	r3, r0, #1
 8003dac:	d102      	bne.n	8003db4 <_fstat_r+0x1c>
 8003dae:	682b      	ldr	r3, [r5, #0]
 8003db0:	b103      	cbz	r3, 8003db4 <_fstat_r+0x1c>
 8003db2:	6023      	str	r3, [r4, #0]
 8003db4:	bd38      	pop	{r3, r4, r5, pc}
 8003db6:	bf00      	nop
 8003db8:	200001cc 	.word	0x200001cc

08003dbc <_isatty_r>:
 8003dbc:	b538      	push	{r3, r4, r5, lr}
 8003dbe:	4d06      	ldr	r5, [pc, #24]	; (8003dd8 <_isatty_r+0x1c>)
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	4604      	mov	r4, r0
 8003dc4:	4608      	mov	r0, r1
 8003dc6:	602b      	str	r3, [r5, #0]
 8003dc8:	f7fc ffff 	bl	8000dca <_isatty>
 8003dcc:	1c43      	adds	r3, r0, #1
 8003dce:	d102      	bne.n	8003dd6 <_isatty_r+0x1a>
 8003dd0:	682b      	ldr	r3, [r5, #0]
 8003dd2:	b103      	cbz	r3, 8003dd6 <_isatty_r+0x1a>
 8003dd4:	6023      	str	r3, [r4, #0]
 8003dd6:	bd38      	pop	{r3, r4, r5, pc}
 8003dd8:	200001cc 	.word	0x200001cc

08003ddc <_lseek_r>:
 8003ddc:	b538      	push	{r3, r4, r5, lr}
 8003dde:	4d07      	ldr	r5, [pc, #28]	; (8003dfc <_lseek_r+0x20>)
 8003de0:	4604      	mov	r4, r0
 8003de2:	4608      	mov	r0, r1
 8003de4:	4611      	mov	r1, r2
 8003de6:	2200      	movs	r2, #0
 8003de8:	602a      	str	r2, [r5, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	f7fc fff8 	bl	8000de0 <_lseek>
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	d102      	bne.n	8003dfa <_lseek_r+0x1e>
 8003df4:	682b      	ldr	r3, [r5, #0]
 8003df6:	b103      	cbz	r3, 8003dfa <_lseek_r+0x1e>
 8003df8:	6023      	str	r3, [r4, #0]
 8003dfa:	bd38      	pop	{r3, r4, r5, pc}
 8003dfc:	200001cc 	.word	0x200001cc

08003e00 <__malloc_lock>:
 8003e00:	4801      	ldr	r0, [pc, #4]	; (8003e08 <__malloc_lock+0x8>)
 8003e02:	f7ff bb1d 	b.w	8003440 <__retarget_lock_acquire_recursive>
 8003e06:	bf00      	nop
 8003e08:	200001c0 	.word	0x200001c0

08003e0c <__malloc_unlock>:
 8003e0c:	4801      	ldr	r0, [pc, #4]	; (8003e14 <__malloc_unlock+0x8>)
 8003e0e:	f7ff bb18 	b.w	8003442 <__retarget_lock_release_recursive>
 8003e12:	bf00      	nop
 8003e14:	200001c0 	.word	0x200001c0

08003e18 <_read_r>:
 8003e18:	b538      	push	{r3, r4, r5, lr}
 8003e1a:	4d07      	ldr	r5, [pc, #28]	; (8003e38 <_read_r+0x20>)
 8003e1c:	4604      	mov	r4, r0
 8003e1e:	4608      	mov	r0, r1
 8003e20:	4611      	mov	r1, r2
 8003e22:	2200      	movs	r2, #0
 8003e24:	602a      	str	r2, [r5, #0]
 8003e26:	461a      	mov	r2, r3
 8003e28:	f7fc ff7a 	bl	8000d20 <_read>
 8003e2c:	1c43      	adds	r3, r0, #1
 8003e2e:	d102      	bne.n	8003e36 <_read_r+0x1e>
 8003e30:	682b      	ldr	r3, [r5, #0]
 8003e32:	b103      	cbz	r3, 8003e36 <_read_r+0x1e>
 8003e34:	6023      	str	r3, [r4, #0]
 8003e36:	bd38      	pop	{r3, r4, r5, pc}
 8003e38:	200001cc 	.word	0x200001cc

08003e3c <_init>:
 8003e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e3e:	bf00      	nop
 8003e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e42:	bc08      	pop	{r3}
 8003e44:	469e      	mov	lr, r3
 8003e46:	4770      	bx	lr

08003e48 <_fini>:
 8003e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e4a:	bf00      	nop
 8003e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e4e:	bc08      	pop	{r3}
 8003e50:	469e      	mov	lr, r3
 8003e52:	4770      	bx	lr
