v 20130925 2
P 2100 6500 1800 6500 1 0 0
{
T 1900 6550 5 8 1 1 0 0 1
pinnumber=9
T 1900 6450 5 8 0 1 0 2 1
pinseq=8
T 1750 6500 9 8 1 1 0 6 1
pinlabel=\_CTS\_
T 1750 6500 5 8 0 1 0 8 1
pintype=in
}
P 2100 6100 1800 6100 1 0 0
{
T 1900 6150 5 8 1 1 0 0 1
pinnumber=16
T 1900 6050 5 8 0 1 0 2 1
pinseq=14
T 1750 6100 9 8 1 1 0 6 1
pinlabel=\_DCD\_
T 1750 6100 5 8 0 1 0 8 1
pintype=in
}
P 2100 5700 1800 5700 1 0 0
{
T 1900 5750 5 8 1 1 0 0 1
pinnumber=17
T 1900 5650 5 8 0 1 0 2 1
pinseq=15
T 1750 5700 9 8 1 1 0 6 1
pinlabel=\_DSR\_
T 1750 5700 5 8 0 1 0 8 1
pintype=in
}
P 2100 5300 1800 5300 1 0 0
{
T 1900 5350 5 8 1 1 0 0 1
pinnumber=11
T 1900 5250 5 8 0 1 0 2 1
pinseq=10
T 1750 5300 9 8 1 1 0 6 1
pinlabel=\_DTR\_
T 1750 5300 5 8 0 1 0 8 1
pintype=out
}
P 2100 4900 1800 4900 1 0 0
{
T 1900 4950 5 8 1 1 0 0 1
pinnumber=8
T 1900 4850 5 8 0 1 0 2 1
pinseq=7
T 1750 4900 9 8 1 1 0 6 1
pinlabel=\_RTS\_
T 1750 4900 5 8 0 1 0 8 1
pintype=out
}
P 2100 4500 1800 4500 1 0 0
{
T 1900 4550 5 8 1 1 0 0 1
pinnumber=5
T 1900 4450 5 8 0 1 0 2 1
pinseq=4
T 1750 4500 9 8 1 1 0 6 1
pinlabel=RxC
T 1750 4500 5 8 0 1 0 8 1
pintype=io
}
P 2100 3900 1800 3900 1 0 0
{
T 1900 3950 5 8 1 1 0 0 1
pinnumber=12
T 1900 3850 5 8 0 1 0 2 1
pinseq=11
T 1750 3900 9 8 1 1 0 6 1
pinlabel=RxD
T 1750 3900 5 8 0 1 0 8 1
pintype=in
}
P 2100 3600 1800 3600 1 0 0
{
T 1900 3650 5 8 1 1 0 0 1
pinnumber=10
T 1900 3550 5 8 0 1 0 2 1
pinseq=9
T 1750 3600 9 8 1 1 0 6 1
pinlabel=TxD
T 1750 3600 5 8 0 1 0 8 1
pintype=out
}
P 2100 2900 1800 2900 1 0 0
{
T 1900 2950 5 8 1 1 0 0 1
pinnumber=6
T 1900 2850 5 8 0 1 0 2 1
pinseq=5
T 1750 2900 9 8 1 1 0 6 1
pinlabel=IN XTAL
T 1750 2900 5 8 0 1 0 8 1
pintype=in
}
P 2100 2500 1800 2500 1 0 0
{
T 1900 2550 5 8 1 1 0 0 1
pinnumber=7
T 1900 2450 5 8 0 1 0 2 1
pinseq=6
T 1750 2500 9 8 1 1 0 6 1
pinlabel=OUT XTAL
T 1750 2500 5 8 0 1 0 8 1
pintype=out
}
P 100 3500 400 3500 1 0 0
{
T 300 3550 5 8 1 1 0 6 1
pinnumber=2
T 300 3450 5 8 0 1 0 8 1
pinseq=1
T 450 3500 9 8 1 1 0 0 1
pinlabel=CS0
T 450 3500 5 8 0 1 0 2 1
pintype=in
}
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=3
T 300 3150 5 8 0 1 0 8 1
pinseq=2
T 450 3200 9 8 1 1 0 0 1
pinlabel=\_CS1\_
T 450 3200 5 8 0 1 0 2 1
pintype=in
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=18
T 300 6450 5 8 0 1 0 8 1
pinseq=16
T 450 6500 9 8 1 1 0 0 1
pinlabel=D0
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 100 6200 400 6200 1 0 0
{
T 300 6250 5 8 1 1 0 6 1
pinnumber=19
T 300 6150 5 8 0 1 0 8 1
pinseq=17
T 450 6200 9 8 1 1 0 0 1
pinlabel=D1
T 450 6200 5 8 0 1 0 2 1
pintype=io
}
P 100 5900 400 5900 1 0 0
{
T 300 5950 5 8 1 1 0 6 1
pinnumber=20
T 300 5850 5 8 0 1 0 8 1
pinseq=18
T 450 5900 9 8 1 1 0 0 1
pinlabel=D2
T 450 5900 5 8 0 1 0 2 1
pintype=io
}
P 100 5600 400 5600 1 0 0
{
T 300 5650 5 8 1 1 0 6 1
pinnumber=21
T 300 5550 5 8 0 1 0 8 1
pinseq=19
T 450 5600 9 8 1 1 0 0 1
pinlabel=D3
T 450 5600 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=22
T 300 5250 5 8 0 1 0 8 1
pinseq=20
T 450 5300 9 8 1 1 0 0 1
pinlabel=D4
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 5000 400 5000 1 0 0
{
T 300 5050 5 8 1 1 0 6 1
pinnumber=23
T 300 4950 5 8 0 1 0 8 1
pinseq=21
T 450 5000 9 8 1 1 0 0 1
pinlabel=D5
T 450 5000 5 8 0 1 0 2 1
pintype=io
}
P 100 4700 400 4700 1 0 0
{
T 300 4750 5 8 1 1 0 6 1
pinnumber=24
T 300 4650 5 8 0 1 0 8 1
pinseq=22
T 450 4700 9 8 1 1 0 0 1
pinlabel=D6
T 450 4700 5 8 0 1 0 2 1
pintype=io
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=25
T 300 4350 5 8 0 1 0 8 1
pinseq=23
T 450 4400 9 8 1 1 0 0 1
pinlabel=D7
T 450 4400 5 8 0 1 0 2 1
pintype=io
}
P 100 1800 400 1800 1 0 0
{
T 300 1850 5 8 1 1 0 6 1
pinnumber=26
T 300 1750 5 8 0 1 0 8 1
pinseq=24
T 450 1800 9 8 1 1 0 0 1
pinlabel=\_IRQ\_
T 450 1800 5 8 0 1 0 2 1
pintype=in
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=27
T 300 2050 5 8 0 1 0 8 1
pinseq=25
T 450 2100 9 8 1 1 0 0 1
pinlabel=PHI2 IN
T 450 2100 5 8 0 1 0 2 1
pintype=in
}
P 100 3800 400 3800 1 0 0
{
T 300 3850 5 8 1 1 0 6 1
pinnumber=28
T 300 3750 5 8 0 1 0 8 1
pinseq=26
T 450 3800 9 8 1 1 0 0 1
pinlabel=R/\_W\_
T 450 3800 5 8 0 1 0 2 1
pintype=in
}
P 100 1500 400 1500 1 0 0
{
T 300 1550 5 8 1 1 0 6 1
pinnumber=4
T 300 1450 5 8 0 1 0 8 1
pinseq=3
T 450 1500 9 8 1 1 0 0 1
pinlabel=\_RES\_
T 450 1500 5 8 0 1 0 2 1
pintype=in
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=13
T 300 2850 5 8 0 1 0 8 1
pinseq=12
T 450 2900 9 8 1 1 0 0 1
pinlabel=RS0
T 450 2900 5 8 0 1 0 2 1
pintype=in
}
P 100 2600 400 2600 1 0 0
{
T 300 2650 5 8 1 1 0 6 1
pinnumber=14
T 300 2550 5 8 0 1 0 8 1
pinseq=13
T 450 2600 9 8 1 1 0 0 1
pinlabel=RS1
T 450 2600 5 8 0 1 0 2 1
pintype=in
}
B 400 1300 1400 5600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 7000 8 10 1 1 0 6 1
refdes=U?
T 400 7000 9 10 1 0 0 0 1
WDC 65c51
T 400 7200 5 10 0 0 0 0 1
device=WDC 65c51
T 400 7400 5 10 0 0 0 0 1
footprint=DIP28
T 400 7600 5 10 0 0 0 0 1
author=Chris Cureau
T 400 7800 5 10 0 0 0 0 1
numslots=0
T 400 8000 5 10 0 0 0 0 1
dist-license=GPL
T 400 8200 5 10 0 0 0 0 1
use-license=GPL
T 400 8400 5 10 0 0 0 0 1
net=Vcc:15
T 400 8600 5 10 0 0 0 0 1
net=GND:1
