
*** Running vivado
    with args -log design_1_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_control_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_control_0_0.tcl -notrace
Command: synth_design -top design_1_control_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 432.523 ; gain = 100.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_control_0_0' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/synth/design_1_control_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'control_v1' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_v1_S00_AXI' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:276]
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:417]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:641]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:641]
INFO: [Synth 8-638] synthesizing module 'UART' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/U1.v:24]
	Parameter CLOCK_DIVIDE bound to: 1302 - type: integer 
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_CHECK_START bound to: 1 - type: integer 
	Parameter RX_READ_BITS bound to: 2 - type: integer 
	Parameter RX_CHECK_STOP bound to: 3 - type: integer 
	Parameter RX_DELAY_RESTART bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_RECEIVED bound to: 6 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_SENDING bound to: 1 - type: integer 
	Parameter TX_DELAY_RESTART bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/U1.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/U1.v:172]
INFO: [Synth 8-256] done synthesizing module 'UART' (2#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/U1.v:24]
INFO: [Synth 8-638] synthesizing module 'register_4bit' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:622]
INFO: [Synth 8-256] done synthesizing module 'register_4bit' (3#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:622]
INFO: [Synth 8-256] done synthesizing module 'control_v1_S00_AXI' (4#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'control_v1' (5#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_control_0_0' (6#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/synth/design_1_control_0_0.v:57]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 485.141 ; gain = 153.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[7] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[6] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[5] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[4] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[3] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[2] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[1] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
WARNING: [Synth 8-3295] tying undriven pin U1:tx_byte[0] to constant 0 [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/7337/hdl/control_v1_S00_AXI.v:495]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 485.141 ; gain = 153.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 858.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 858.930 ; gain = 527.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 858.930 ; gain = 527.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 858.930 ; gain = 527.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "output_clk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 858.930 ; gain = 527.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module register_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module control_v1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/control_v1_S00_AXI_inst/U1/tx_out_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/U1.v:75]
INFO: [Synth 8-5546] ROM "inst/control_v1_S00_AXI_inst/divide0/output_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_control_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_control_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_control_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_control_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_control_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_control_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/control_v1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/control_v1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/control_v1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/control_v1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/control_v1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/control_v1_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_bits_remaining_reg[3]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_bits_remaining_reg[2]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_bits_remaining_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_bits_remaining_reg[0]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[10]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[9]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[8]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[7]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[6]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[5]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[4]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[3]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[2]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_clk_divider_reg[0]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_countdown_reg[5]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_countdown_reg[4]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_countdown_reg[3]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_countdown_reg[2]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_countdown_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_countdown_reg[0]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_state_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_state_reg[0]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[7]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[6]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[5]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[4]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[3]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[2]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/U1/tx_data_reg[0]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/regB1/q_reg[2]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/regE1/q_reg[2]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_v1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_control_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 858.930 ; gain = 527.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 858.930 ; gain = 527.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 858.930 ; gain = 527.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     5|
|4     |LUT3   |    10|
|5     |LUT4   |    32|
|6     |LUT5   |    36|
|7     |LUT6   |    54|
|8     |FDCE   |    38|
|9     |FDRE   |   217|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   398|
|2     |  inst                      |control_v1         |   398|
|3     |    control_v1_S00_AXI_inst |control_v1_S00_AXI |   398|
|4     |      U1                    |UART               |    97|
|5     |      divide0               |clock_divider      |    26|
|6     |      regA1                 |register_4bit      |     4|
|7     |      regB1                 |register_4bit_0    |     6|
|8     |      regC1                 |register_4bit_1    |     4|
|9     |      regD1                 |register_4bit_2    |     4|
|10    |      regE1                 |register_4bit_3    |     6|
|11    |      regF1                 |register_4bit_4    |     4|
|12    |      regG1                 |register_4bit_5    |     4|
|13    |      regH1                 |register_4bit_6    |     4|
|14    |      regI1                 |register_4bit_7    |     4|
|15    |      regJ1                 |register_4bit_8    |     4|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 880.168 ; gain = 174.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 880.168 ; gain = 548.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 884.738 ; gain = 564.504
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.runs/design_1_control_0_0_synth_1/design_1_control_0_0.dcp' has been generated.
