#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_3__   TYPE_1__ ;

/* Type definitions */
struct device {int dummy; } ;
struct TYPE_3__ {unsigned int range_min; unsigned int range_max; } ;

/* Variables and functions */
 int ARRAY_SIZE (TYPE_1__*) ; 
#define  RT5677_ADC_BST_CTRL2 330 
#define  RT5677_ADC_DAC_HPF_CTRL1 329 
#define  RT5677_ADC_EQ_CTRL1 328 
#define  RT5677_ADC_EQ_CTRL2 327 
#define  RT5677_ADC_IF_DSP_DAC1_MIXER 326 
#define  RT5677_ANA_DAC1_2_3_SRC 325 
#define  RT5677_ASRC_1 324 
#define  RT5677_ASRC_10 323 
#define  RT5677_ASRC_11 322 
#define  RT5677_ASRC_12 321 
#define  RT5677_ASRC_13 320 
#define  RT5677_ASRC_14 319 
#define  RT5677_ASRC_15 318 
#define  RT5677_ASRC_16 317 
#define  RT5677_ASRC_17 316 
#define  RT5677_ASRC_18 315 
#define  RT5677_ASRC_19 314 
#define  RT5677_ASRC_2 313 
#define  RT5677_ASRC_20 312 
#define  RT5677_ASRC_21 311 
#define  RT5677_ASRC_22 310 
#define  RT5677_ASRC_23 309 
#define  RT5677_ASRC_3 308 
#define  RT5677_ASRC_4 307 
#define  RT5677_ASRC_5 306 
#define  RT5677_ASRC_6 305 
#define  RT5677_ASRC_7 304 
#define  RT5677_ASRC_8 303 
#define  RT5677_ASRC_9 302 
#define  RT5677_CLK_TREE_CTRL1 301 
#define  RT5677_CLK_TREE_CTRL2 300 
#define  RT5677_CLK_TREE_CTRL3 299 
#define  RT5677_DAC1_DIG_VOL 298 
#define  RT5677_DAC2_DIG_VOL 297 
#define  RT5677_DAC3_DIG_VOL 296 
#define  RT5677_DAC4_DIG_VOL 295 
#define  RT5677_DD1_MIXER 294 
#define  RT5677_DD2_MIXER 293 
#define  RT5677_DIG_MISC 292 
#define  RT5677_DMIC_CTRL1 291 
#define  RT5677_DMIC_CTRL2 290 
#define  RT5677_DRC1_CTRL1 289 
#define  RT5677_DRC1_CTRL2 288 
#define  RT5677_DRC1_CTRL3 287 
#define  RT5677_DRC1_CTRL4 286 
#define  RT5677_DRC1_CTRL5 285 
#define  RT5677_DRC1_CTRL6 284 
#define  RT5677_DRC1_HL_CTRL1 283 
#define  RT5677_DRC1_HL_CTRL2 282 
#define  RT5677_DRC2_CTRL1 281 
#define  RT5677_DRC2_CTRL2 280 
#define  RT5677_DRC2_CTRL3 279 
#define  RT5677_DRC2_CTRL4 278 
#define  RT5677_DRC2_CTRL5 277 
#define  RT5677_DRC2_CTRL6 276 
#define  RT5677_DRC2_HL_CTRL1 275 
#define  RT5677_DRC2_HL_CTRL2 274 
#define  RT5677_DSP_INB1_SRC_CTRL1 273 
#define  RT5677_DSP_INB1_SRC_CTRL2 272 
#define  RT5677_DSP_INB1_SRC_CTRL3 271 
#define  RT5677_DSP_INB1_SRC_CTRL4 270 
#define  RT5677_DSP_INB2_SRC_CTRL1 269 
#define  RT5677_DSP_INB2_SRC_CTRL2 268 
#define  RT5677_DSP_INB2_SRC_CTRL3 267 
#define  RT5677_DSP_INB2_SRC_CTRL4 266 
#define  RT5677_DSP_INB3_SRC_CTRL1 265 
#define  RT5677_DSP_INB3_SRC_CTRL2 264 
#define  RT5677_DSP_INB3_SRC_CTRL3 263 
#define  RT5677_DSP_INB3_SRC_CTRL4 262 
#define  RT5677_DSP_INB_CTRL1 261 
#define  RT5677_DSP_INB_CTRL2 260 
#define  RT5677_DSP_IN_OUTB_CTRL 259 
#define  RT5677_DSP_OUTB0_1_DIG_VOL 258 
#define  RT5677_DSP_OUTB1_SRC_CTRL1 257 
#define  RT5677_DSP_OUTB1_SRC_CTRL2 256 
#define  RT5677_DSP_OUTB1_SRC_CTRL3 255 
#define  RT5677_DSP_OUTB1_SRC_CTRL4 254 
#define  RT5677_DSP_OUTB2_3_DIG_VOL 253 
#define  RT5677_DSP_OUTB2_SRC_CTRL1 252 
#define  RT5677_DSP_OUTB2_SRC_CTRL2 251 
#define  RT5677_DSP_OUTB2_SRC_CTRL3 250 
#define  RT5677_DSP_OUTB2_SRC_CTRL4 249 
#define  RT5677_DSP_OUTB4_5_DIG_VOL 248 
#define  RT5677_DSP_OUTB6_7_DIG_VOL 247 
#define  RT5677_DSP_OUTB_0123_MIXER_CTRL 246 
#define  RT5677_DSP_OUTB_45_MIXER_CTRL 245 
#define  RT5677_DSP_OUTB_67_MIXER_CTRL 244 
#define  RT5677_EQ_CTRL1 243 
#define  RT5677_EQ_CTRL2 242 
#define  RT5677_EQ_CTRL3 241 
#define  RT5677_GEN_CTRL1 240 
#define  RT5677_GEN_CTRL2 239 
#define  RT5677_GLB_CLK1 238 
#define  RT5677_GLB_CLK2 237 
#define  RT5677_GPIO_CTRL1 236 
#define  RT5677_GPIO_CTRL2 235 
#define  RT5677_GPIO_CTRL3 234 
#define  RT5677_GPIO_ST 233 
#define  RT5677_HAP_GENE_CTRL1 232 
#define  RT5677_HAP_GENE_CTRL10 231 
#define  RT5677_HAP_GENE_CTRL2 230 
#define  RT5677_HAP_GENE_CTRL3 229 
#define  RT5677_HAP_GENE_CTRL4 228 
#define  RT5677_HAP_GENE_CTRL5 227 
#define  RT5677_HAP_GENE_CTRL6 226 
#define  RT5677_HAP_GENE_CTRL7 225 
#define  RT5677_HAP_GENE_CTRL8 224 
#define  RT5677_HAP_GENE_CTRL9 223 
#define  RT5677_I2C_MASTER_CTRL1 222 
#define  RT5677_I2C_MASTER_CTRL2 221 
#define  RT5677_I2C_MASTER_CTRL3 220 
#define  RT5677_I2C_MASTER_CTRL4 219 
#define  RT5677_I2C_MASTER_CTRL5 218 
#define  RT5677_I2C_MASTER_CTRL6 217 
#define  RT5677_I2C_MASTER_CTRL7 216 
#define  RT5677_I2C_MASTER_CTRL8 215 
#define  RT5677_I2S1_SDP 214 
#define  RT5677_I2S2_SDP 213 
#define  RT5677_I2S3_SDP 212 
#define  RT5677_I2S4_SDP 211 
#define  RT5677_IF3_DATA 210 
#define  RT5677_IF4_DATA 209 
#define  RT5677_IF_DSP_DAC2_MIXER 208 
#define  RT5677_IF_DSP_DAC3_4_MIXER 207 
#define  RT5677_IN1 206 
#define  RT5677_IRQ_CTRL1 205 
#define  RT5677_IRQ_CTRL2 204 
#define  RT5677_JD_CTRL1 203 
#define  RT5677_JD_CTRL2 202 
#define  RT5677_JD_CTRL3 201 
#define  RT5677_LOUT1 200 
#define  RT5677_MB_DRC_CTRL1 199 
#define  RT5677_MICBIAS 198 
#define  RT5677_MONO_ADC_DIG_VOL 197 
#define  RT5677_MONO_ADC_HI_FILTER1 196 
#define  RT5677_MONO_ADC_HI_FILTER2 195 
#define  RT5677_MONO_ADC_MIXER 194 
#define  RT5677_MONO_DAC_MIXER 193 
#define  RT5677_PDM1_DATA_CTRL2 192 
#define  RT5677_PDM1_DATA_CTRL3 191 
#define  RT5677_PDM1_DATA_CTRL4 190 
#define  RT5677_PDM2_DATA_CTRL2 189 
#define  RT5677_PDM2_DATA_CTRL3 188 
#define  RT5677_PDM2_DATA_CTRL4 187 
#define  RT5677_PDM_DATA_CTRL1 186 
#define  RT5677_PDM_DATA_CTRL2 185 
#define  RT5677_PDM_OUT_CTRL 184 
#define  RT5677_PLL1_CTRL1 183 
#define  RT5677_PLL1_CTRL2 182 
#define  RT5677_PLL2_CTRL1 181 
#define  RT5677_PLL2_CTRL2 180 
#define  RT5677_PRIV_DATA 179 
#define  RT5677_PRIV_INDEX 178 
#define  RT5677_PWR_ANLG1 177 
#define  RT5677_PWR_ANLG2 176 
#define  RT5677_PWR_DIG1 175 
#define  RT5677_PWR_DIG2 174 
#define  RT5677_PWR_DSP1 173 
#define  RT5677_PWR_DSP2 172 
#define  RT5677_PWR_DSP_ST 171 
#define  RT5677_RESET 170 
#define  RT5677_SIDETONE_CTRL 169 
#define  RT5677_SLIMBUS_CTRL 168 
#define  RT5677_SLIMBUS_PARAM 167 
#define  RT5677_SLIMBUS_RX 166 
#define  RT5677_SOFT_VOL_ZERO_CROSS1 165 
#define  RT5677_STO1_2_ADC_BST 164 
#define  RT5677_STO1_ADC_DIG_VOL 163 
#define  RT5677_STO1_ADC_HI_FILTER1 162 
#define  RT5677_STO1_ADC_HI_FILTER2 161 
#define  RT5677_STO1_ADC_MIXER 160 
#define  RT5677_STO1_DAC_MIXER 159 
#define  RT5677_STO2_ADC_DIG_VOL 158 
#define  RT5677_STO2_ADC_HI_FILTER1 157 
#define  RT5677_STO2_ADC_HI_FILTER2 156 
#define  RT5677_STO2_ADC_MIXER 155 
#define  RT5677_STO3_4_ADC_BST 154 
#define  RT5677_STO3_ADC_DIG_VOL 153 
#define  RT5677_STO3_ADC_HI_FILTER1 152 
#define  RT5677_STO3_ADC_HI_FILTER2 151 
#define  RT5677_STO3_ADC_MIXER 150 
#define  RT5677_STO4_ADC_DIG_VOL 149 
#define  RT5677_STO4_ADC_HI_FILTER1 148 
#define  RT5677_STO4_ADC_HI_FILTER2 147 
#define  RT5677_STO4_ADC_MIXER 146 
#define  RT5677_TDM1_CTRL1 145 
#define  RT5677_TDM1_CTRL2 144 
#define  RT5677_TDM1_CTRL3 143 
#define  RT5677_TDM1_CTRL4 142 
#define  RT5677_TDM1_CTRL5 141 
#define  RT5677_TDM2_CTRL1 140 
#define  RT5677_TDM2_CTRL2 139 
#define  RT5677_TDM2_CTRL3 138 
#define  RT5677_TDM2_CTRL4 137 
#define  RT5677_TDM2_CTRL5 136 
#define  RT5677_VAD_CTRL1 135 
#define  RT5677_VAD_CTRL2 134 
#define  RT5677_VAD_CTRL3 133 
#define  RT5677_VAD_CTRL4 132 
#define  RT5677_VAD_CTRL5 131 
#define  RT5677_VENDOR_ID 130 
#define  RT5677_VENDOR_ID1 129 
#define  RT5677_VENDOR_ID2 128 
 TYPE_1__* rt5677_ranges ; 

__attribute__((used)) static bool rt5677_readable_register(struct device *dev, unsigned int reg)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(rt5677_ranges); i++) {
		if (reg >= rt5677_ranges[i].range_min &&
			reg <= rt5677_ranges[i].range_max) {
			return true;
		}
	}

	switch (reg) {
	case RT5677_RESET:
	case RT5677_LOUT1:
	case RT5677_IN1:
	case RT5677_MICBIAS:
	case RT5677_SLIMBUS_PARAM:
	case RT5677_SLIMBUS_RX:
	case RT5677_SLIMBUS_CTRL:
	case RT5677_SIDETONE_CTRL:
	case RT5677_ANA_DAC1_2_3_SRC:
	case RT5677_IF_DSP_DAC3_4_MIXER:
	case RT5677_DAC4_DIG_VOL:
	case RT5677_DAC3_DIG_VOL:
	case RT5677_DAC1_DIG_VOL:
	case RT5677_DAC2_DIG_VOL:
	case RT5677_IF_DSP_DAC2_MIXER:
	case RT5677_STO1_ADC_DIG_VOL:
	case RT5677_MONO_ADC_DIG_VOL:
	case RT5677_STO1_2_ADC_BST:
	case RT5677_STO2_ADC_DIG_VOL:
	case RT5677_ADC_BST_CTRL2:
	case RT5677_STO3_4_ADC_BST:
	case RT5677_STO3_ADC_DIG_VOL:
	case RT5677_STO4_ADC_DIG_VOL:
	case RT5677_STO4_ADC_MIXER:
	case RT5677_STO3_ADC_MIXER:
	case RT5677_STO2_ADC_MIXER:
	case RT5677_STO1_ADC_MIXER:
	case RT5677_MONO_ADC_MIXER:
	case RT5677_ADC_IF_DSP_DAC1_MIXER:
	case RT5677_STO1_DAC_MIXER:
	case RT5677_MONO_DAC_MIXER:
	case RT5677_DD1_MIXER:
	case RT5677_DD2_MIXER:
	case RT5677_IF3_DATA:
	case RT5677_IF4_DATA:
	case RT5677_PDM_OUT_CTRL:
	case RT5677_PDM_DATA_CTRL1:
	case RT5677_PDM_DATA_CTRL2:
	case RT5677_PDM1_DATA_CTRL2:
	case RT5677_PDM1_DATA_CTRL3:
	case RT5677_PDM1_DATA_CTRL4:
	case RT5677_PDM2_DATA_CTRL2:
	case RT5677_PDM2_DATA_CTRL3:
	case RT5677_PDM2_DATA_CTRL4:
	case RT5677_TDM1_CTRL1:
	case RT5677_TDM1_CTRL2:
	case RT5677_TDM1_CTRL3:
	case RT5677_TDM1_CTRL4:
	case RT5677_TDM1_CTRL5:
	case RT5677_TDM2_CTRL1:
	case RT5677_TDM2_CTRL2:
	case RT5677_TDM2_CTRL3:
	case RT5677_TDM2_CTRL4:
	case RT5677_TDM2_CTRL5:
	case RT5677_I2C_MASTER_CTRL1:
	case RT5677_I2C_MASTER_CTRL2:
	case RT5677_I2C_MASTER_CTRL3:
	case RT5677_I2C_MASTER_CTRL4:
	case RT5677_I2C_MASTER_CTRL5:
	case RT5677_I2C_MASTER_CTRL6:
	case RT5677_I2C_MASTER_CTRL7:
	case RT5677_I2C_MASTER_CTRL8:
	case RT5677_DMIC_CTRL1:
	case RT5677_DMIC_CTRL2:
	case RT5677_HAP_GENE_CTRL1:
	case RT5677_HAP_GENE_CTRL2:
	case RT5677_HAP_GENE_CTRL3:
	case RT5677_HAP_GENE_CTRL4:
	case RT5677_HAP_GENE_CTRL5:
	case RT5677_HAP_GENE_CTRL6:
	case RT5677_HAP_GENE_CTRL7:
	case RT5677_HAP_GENE_CTRL8:
	case RT5677_HAP_GENE_CTRL9:
	case RT5677_HAP_GENE_CTRL10:
	case RT5677_PWR_DIG1:
	case RT5677_PWR_DIG2:
	case RT5677_PWR_ANLG1:
	case RT5677_PWR_ANLG2:
	case RT5677_PWR_DSP1:
	case RT5677_PWR_DSP_ST:
	case RT5677_PWR_DSP2:
	case RT5677_ADC_DAC_HPF_CTRL1:
	case RT5677_PRIV_INDEX:
	case RT5677_PRIV_DATA:
	case RT5677_I2S4_SDP:
	case RT5677_I2S1_SDP:
	case RT5677_I2S2_SDP:
	case RT5677_I2S3_SDP:
	case RT5677_CLK_TREE_CTRL1:
	case RT5677_CLK_TREE_CTRL2:
	case RT5677_CLK_TREE_CTRL3:
	case RT5677_PLL1_CTRL1:
	case RT5677_PLL1_CTRL2:
	case RT5677_PLL2_CTRL1:
	case RT5677_PLL2_CTRL2:
	case RT5677_GLB_CLK1:
	case RT5677_GLB_CLK2:
	case RT5677_ASRC_1:
	case RT5677_ASRC_2:
	case RT5677_ASRC_3:
	case RT5677_ASRC_4:
	case RT5677_ASRC_5:
	case RT5677_ASRC_6:
	case RT5677_ASRC_7:
	case RT5677_ASRC_8:
	case RT5677_ASRC_9:
	case RT5677_ASRC_10:
	case RT5677_ASRC_11:
	case RT5677_ASRC_12:
	case RT5677_ASRC_13:
	case RT5677_ASRC_14:
	case RT5677_ASRC_15:
	case RT5677_ASRC_16:
	case RT5677_ASRC_17:
	case RT5677_ASRC_18:
	case RT5677_ASRC_19:
	case RT5677_ASRC_20:
	case RT5677_ASRC_21:
	case RT5677_ASRC_22:
	case RT5677_ASRC_23:
	case RT5677_VAD_CTRL1:
	case RT5677_VAD_CTRL2:
	case RT5677_VAD_CTRL3:
	case RT5677_VAD_CTRL4:
	case RT5677_VAD_CTRL5:
	case RT5677_DSP_INB_CTRL1:
	case RT5677_DSP_INB_CTRL2:
	case RT5677_DSP_IN_OUTB_CTRL:
	case RT5677_DSP_OUTB0_1_DIG_VOL:
	case RT5677_DSP_OUTB2_3_DIG_VOL:
	case RT5677_DSP_OUTB4_5_DIG_VOL:
	case RT5677_DSP_OUTB6_7_DIG_VOL:
	case RT5677_ADC_EQ_CTRL1:
	case RT5677_ADC_EQ_CTRL2:
	case RT5677_EQ_CTRL1:
	case RT5677_EQ_CTRL2:
	case RT5677_EQ_CTRL3:
	case RT5677_SOFT_VOL_ZERO_CROSS1:
	case RT5677_JD_CTRL1:
	case RT5677_JD_CTRL2:
	case RT5677_JD_CTRL3:
	case RT5677_IRQ_CTRL1:
	case RT5677_IRQ_CTRL2:
	case RT5677_GPIO_ST:
	case RT5677_GPIO_CTRL1:
	case RT5677_GPIO_CTRL2:
	case RT5677_GPIO_CTRL3:
	case RT5677_STO1_ADC_HI_FILTER1:
	case RT5677_STO1_ADC_HI_FILTER2:
	case RT5677_MONO_ADC_HI_FILTER1:
	case RT5677_MONO_ADC_HI_FILTER2:
	case RT5677_STO2_ADC_HI_FILTER1:
	case RT5677_STO2_ADC_HI_FILTER2:
	case RT5677_STO3_ADC_HI_FILTER1:
	case RT5677_STO3_ADC_HI_FILTER2:
	case RT5677_STO4_ADC_HI_FILTER1:
	case RT5677_STO4_ADC_HI_FILTER2:
	case RT5677_MB_DRC_CTRL1:
	case RT5677_DRC1_CTRL1:
	case RT5677_DRC1_CTRL2:
	case RT5677_DRC1_CTRL3:
	case RT5677_DRC1_CTRL4:
	case RT5677_DRC1_CTRL5:
	case RT5677_DRC1_CTRL6:
	case RT5677_DRC2_CTRL1:
	case RT5677_DRC2_CTRL2:
	case RT5677_DRC2_CTRL3:
	case RT5677_DRC2_CTRL4:
	case RT5677_DRC2_CTRL5:
	case RT5677_DRC2_CTRL6:
	case RT5677_DRC1_HL_CTRL1:
	case RT5677_DRC1_HL_CTRL2:
	case RT5677_DRC2_HL_CTRL1:
	case RT5677_DRC2_HL_CTRL2:
	case RT5677_DSP_INB1_SRC_CTRL1:
	case RT5677_DSP_INB1_SRC_CTRL2:
	case RT5677_DSP_INB1_SRC_CTRL3:
	case RT5677_DSP_INB1_SRC_CTRL4:
	case RT5677_DSP_INB2_SRC_CTRL1:
	case RT5677_DSP_INB2_SRC_CTRL2:
	case RT5677_DSP_INB2_SRC_CTRL3:
	case RT5677_DSP_INB2_SRC_CTRL4:
	case RT5677_DSP_INB3_SRC_CTRL1:
	case RT5677_DSP_INB3_SRC_CTRL2:
	case RT5677_DSP_INB3_SRC_CTRL3:
	case RT5677_DSP_INB3_SRC_CTRL4:
	case RT5677_DSP_OUTB1_SRC_CTRL1:
	case RT5677_DSP_OUTB1_SRC_CTRL2:
	case RT5677_DSP_OUTB1_SRC_CTRL3:
	case RT5677_DSP_OUTB1_SRC_CTRL4:
	case RT5677_DSP_OUTB2_SRC_CTRL1:
	case RT5677_DSP_OUTB2_SRC_CTRL2:
	case RT5677_DSP_OUTB2_SRC_CTRL3:
	case RT5677_DSP_OUTB2_SRC_CTRL4:
	case RT5677_DSP_OUTB_0123_MIXER_CTRL:
	case RT5677_DSP_OUTB_45_MIXER_CTRL:
	case RT5677_DSP_OUTB_67_MIXER_CTRL:
	case RT5677_DIG_MISC:
	case RT5677_GEN_CTRL1:
	case RT5677_GEN_CTRL2:
	case RT5677_VENDOR_ID:
	case RT5677_VENDOR_ID1:
	case RT5677_VENDOR_ID2:
		return true;
	default:
		return false;
	}
}