<html>
<head>
    <title>./ch5/listing_5_11.vhdl</title>
    <link rel="stylesheet" type="text/css" href="../style/vhdocl.css">
</head>
<body>

<table border="0" width="100%"><tr><td align="left">

</td><td align="center">
<a href="../index.html">Home</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../hierarchy.html">Hierarchy</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../packages.html">Packages</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../entities.html">Entities</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../instantiations.html">Instantiations</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../sources.html">Sources</a>

</td><td align="right">

</td></tr></table>

<hr>


<h1>Source file ch5/listing_5_11.vhdl</h1>

<p><a href="../../ch5/listing_5_11.vhdl">Link to file</a></p>
<table border="0" cellpadding="0"><tr><td><pre>
 1 
 2 
 3 
 4 
 5 
 6 
 7 
 8 
 9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
</pre></td><td width="15"></td><td>
<pre class="vhdlcode">
<div class="shaded"><span class="vhdldecl">library</span> <span class="vhdlieee">IEEE</span>; 
</div> 
<div class="shaded"><span class="vhdldecl">use</span> <span class="vhdlieee">IEEE</span>.<span class="vhdlieee">std_logic_1164</span>.<span class="vhdlword">all</span>; 
</div> 
<div class="shaded"><span class="vhdldecl">entity</span> <span class="identifier">my_example</span> <span class="vhdlword">is</span> 
</div><span class="vhdlword">port</span> (<span class="identifier">A</span>,<span class="identifier">B</span>,<span class="identifier">C</span>   : <span class="vhdlio">in</span> <span class="vhdlieee typeid">std_logic</span>; 
<div class="shaded">      <span class="identifier">F_OUT</span>   : <span class="vhdlio">out</span> <span class="vhdlieee typeid">std_logic</span>); 
</div><span class="vhdlword">end</span> <span class="identifier">my_example</span>; 
<div class="shaded"> 
</div><span class="vhdldecl">architecture</span> <span class="identifier">my_soln_exam</span> <span class="vhdlword">of</span> <span class="identifier">my_example</span> <span class="vhdlword">is</span> 
<div class="shaded">    <span class="vhdlvar">signal</span> <span class="identifier">ABC</span>: <span class="vhdlieee typeid">std_logic_vector</span>(2 <span class="vhdlword">downto</span> 0); 
</div><span class="vhdlword">begin</span> 
<div class="shaded">    <span class="identifier">ABC</span> &lt;= <span class="identifier">A</span> &amp; <span class="identifier">B</span> &amp; <span class="identifier">C</span>; 
</div>    <span class="identifier">my_proc</span>: <span class="vhdlword">process</span>(<span class="identifier">ABC</span>) 
<div class="shaded">    <span class="vhdlword">begin</span> 
</div>        <span class="vhdlword">case</span> (<span class="identifier">ABC</span>) <span class="vhdlword">is</span> 
<div class="shaded">        <span class="vhdlword">when</span> <span class="vhdlstr">&quot;100&quot;</span>  =&gt; <span class="identifier">F_OUT</span> &lt;= <span class="vhdlstr">'1'</span>; 
</div>        <span class="vhdlword">when</span> <span class="vhdlstr">&quot;011&quot;</span>  =&gt; <span class="identifier">F_OUT</span> &lt;= <span class="vhdlstr">'1'</span>; 
<div class="shaded">        <span class="vhdlword">when</span> <span class="vhdlstr">&quot;111&quot;</span>  =&gt; <span class="identifier">F_OUT</span> &lt;= <span class="vhdlstr">'1'</span>; 
</div>        <span class="vhdlword">when</span> <span class="vhdlword">others</span> =&gt; <span class="identifier">F_OUT</span> &lt;= <span class="vhdlstr">'0'</span>; 
<div class="shaded">        <span class="vhdlword">end</span> <span class="vhdlword">case</span>; 
</div>     <span class="vhdlword">end</span> <span class="vhdlword">process</span> <span class="identifier">my_proc</span>; 
<div class="shaded"><span class="vhdlword">end</span> <span class="identifier">my_soln_exam</span>; 
</div></pre>
</td></tr></table>

<hr>


Generated on 7 Sep 2021 9:12:05 with <a
href="http://www.volkerschatz.com/hardware/vhdocl.html">VHDocL</a>
V? (use install script to install properly)

</body>
</html>
