$comment
	File created using the following command:
		vcd file practica0.msim.vcd -direction
$end
$date
	Thu Aug 18 03:40:43 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module practica0_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_a $end
$var wire 1 . ww_b $end
$var wire 1 / ww_c $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 : \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ; \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 > \c~output_o\ $end
$var wire 1 ? \a~input_o\ $end
$var wire 1 @ \b~input_o\ $end
$var wire 1 A \c~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
0/
0:
z;
z<
z=
0>
0?
0@
0A
00
01
02
03
04
05
06
07
08
09
$end
#20000
1"
1.
1@
#40000
0"
1!
0.
1-
1?
0@
#60000
1"
1.
1@
1A
1>
1/
1#
#80000
0"
0!
0.
0-
0?
0@
0A
0>
0/
0#
#100000
