LCANET,6
PROG,xsynth,0.0.1,"converted and checked"
PART,5202pq100-5
SYM,gates5k2rdclk/clock,OSC52,OSC=USER,DIVIDE2_BY=65536,LIBVER=2.0.0
PIN,C,I,gates5k2rdclk/clkin
PIN,OSC2,O,gates5k2rdclk/clock
END
SYM,gates5k2rdclk/RDBK_DATA,RDBK,LIBVER=2.0.0
PIN,TRIG,I,gates5k2rdclk/trigger
PIN,DATA,O,gates5k2rdclk/RDBK_DATA
END
SYM,gates5k2rdclk/RDBK_DATA/PAD/MD1,MD1,LIBVER=2.0.0
PIN,O,I,gates5k2rdclk/RDBK_DATA/PAD
END
SYM,gates5k2rdclk/RDBK_DATA/PAD,OBUF,LIBVER=2.0.0
PIN,I,I,gates5k2rdclk/RDBK_DATA
PIN,O,O,gates5k2rdclk/RDBK_DATA/PAD
END
SYM,gates5k2rdclk/clock/RDCLK,RDCLK,LIBVER=2.0.0
PIN,I,I,gates5k2rdclk/clock
END
SYM,gates5k2rdclk/trigger,IBUF,LIBVER=2.0.0
PIN,I,I,gates5k2rdclk/trigger/PAD
PIN,O,O,gates5k2rdclk/trigger
END
SYM,gates5k2rdclk/clkin,IBUF,LIBVER=2.0.0
PIN,I,I,gates5k2rdclk/clkin/PAD
PIN,O,O,gates5k2rdclk/clkin
END
EXT,gates5k2rdclk/trigger/PAD,B,,LOC=P1
EXT,gates5k2rdclk/clkin/PAD,B,,LOC=P2
EOF
