# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:41 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins_valid[0] ins_valid[1] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs_valid index[0] index[1] index_valid

.latch        n68 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n73 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n78 control.tehb.dataReg[0]  0
.latch        n83 control.tehb.dataReg[1]  0
.latch        n88 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n50
01 1
.names control.tehb.control.fullReg new_n50 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n53
11 1
.names ins_ready[1] new_n53 index[0]
00 0
.names ins[7] index[0] new_n55
11 1
.names ins[0] index[0] new_n56
10 1
.names new_n55 new_n56 new_n57
00 1
.names index[1] new_n57 outs[0]
00 1
.names ins[8] index[0] new_n59
11 1
.names ins[1] index[0] new_n60
10 1
.names new_n59 new_n60 new_n61
00 1
.names index[1] new_n61 outs[1]
00 1
.names ins[9] index[0] new_n63
11 1
.names ins[2] index[0] new_n64
10 1
.names new_n63 new_n64 new_n65
00 1
.names index[1] new_n65 outs[2]
00 1
.names ins[10] index[0] new_n67
11 1
.names ins[3] index[0] new_n68_1
10 1
.names new_n67 new_n68_1 new_n69
00 1
.names index[1] new_n69 outs[3]
00 1
.names ins[4] index[0] new_n71
10 1
.names ins[11] index[0] new_n72
11 1
.names new_n71 new_n72 new_n73_1
00 1
.names index[1] new_n73_1 outs[4]
00 1
.names ins[5] index[0] new_n75
10 1
.names ins[12] index[0] new_n76
11 1
.names new_n75 new_n76 new_n77
00 1
.names index[1] new_n77 outs[5]
00 1
.names ins[6] index[0] new_n79
10 1
.names ins[13] index[0] new_n80
11 1
.names new_n79 new_n80 new_n81
00 1
.names index[1] new_n81 outs[6]
00 1
.names ins_valid[0] new_n50 new_n83_1
00 1
.names control.tehb.control.fullReg new_n83_1 new_n84
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n84 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n84 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n87
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n88_1
01 1
.names new_n87 new_n88_1 new_n89
00 1
.names rst new_n89 new_n90
00 1
.names new_n84 new_n90 n88
01 1
.names new_n87 n88 n68
01 0
.names new_n88_1 n88 n73
01 0
.names control.tehb.control.fullReg new_n83_1 new_n94
00 1
.names new_n89 new_n94 new_n95
01 1
.names control.tehb.dataReg[0] new_n95 new_n96
10 1
.names new_n50 new_n95 new_n97
11 1
.names new_n96 new_n97 new_n98
00 1
.names rst new_n98 n78
00 1
.names rst control.tehb.dataReg[1] new_n100
01 1
.names new_n95 new_n100 n83
01 1
.end
