Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 05:33:21 2024
| Host         : DESKTOP-J5VP46H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  581         
SYNTH-10   Warning           Wide multiplier              30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (581)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1186)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (581)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 451 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1186)
---------------------------------------------------
 There are 1186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1202          inf        0.000                      0                 1202           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1202 Endpoints
Min Delay          1202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.562ns  (logic 14.604ns (36.914%)  route 24.958ns (63.086%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.787    39.562    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X104Y29        FDRE                                         r  updated_ball_vx_reg[3][23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.518ns  (logic 14.604ns (36.955%)  route 24.914ns (63.045%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.744    39.518    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X101Y25        FDRE                                         r  updated_ball_vx_reg[3][13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.518ns  (logic 14.604ns (36.955%)  route 24.914ns (63.045%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.744    39.518    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X101Y25        FDRE                                         r  updated_ball_vx_reg[3][14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.423ns  (logic 14.604ns (37.044%)  route 24.819ns (62.956%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.649    39.423    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X104Y28        FDRE                                         r  updated_ball_vx_reg[3][16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.349ns  (logic 14.604ns (37.114%)  route 24.745ns (62.886%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.574    39.349    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X101Y24        FDRE                                         r  updated_ball_vx_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.275ns  (logic 14.604ns (37.184%)  route 24.671ns (62.816%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.501    39.275    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X104Y27        FDRE                                         r  updated_ball_vx_reg[3][17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.275ns  (logic 14.604ns (37.184%)  route 24.671ns (62.816%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.501    39.275    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X104Y27        FDRE                                         r  updated_ball_vx_reg[3][20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.203ns  (logic 14.604ns (37.253%)  route 24.599ns (62.747%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.428    39.203    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X100Y23        FDRE                                         r  updated_ball_vx_reg[3][15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            updated_ball_vy_reg[2][19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.992ns  (logic 14.357ns (36.820%)  route 24.635ns (63.180%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=2 FDSE=1 LUT2=5 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y30        FDSE                         0.000     0.000 r  white_x_reg[8]/C
    SLICE_X104Y30        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  white_x_reg[8]/Q
                         net (fo=28, routed)          3.844     4.362    white_x[8]
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.124     4.486 r  collision_detected3__2_i_32/O
                         net (fo=1, routed)           0.000     4.486    collision_detected3__2_i_32_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.018 r  collision_detected3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.018    collision_detected3__2_i_6_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.257 r  collision_detected3__2_i_5/O[2]
                         net (fo=19, routed)          1.705     6.962    collision_detected4[14]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    11.176 r  collision_detected3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.178    collision_detected3__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.696 r  collision_detected3__4/P[1]
                         net (fo=2, routed)           1.032    13.728    collision_detected3__4_n_104
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    13.852 r  updated_ball_vy[2][0]_i_92/O
                         net (fo=1, routed)           0.000    13.852    updated_ball_vy[2][0]_i_92_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.232 r  updated_ball_vy_reg[2][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.232    updated_ball_vy_reg[2][0]_i_62_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  updated_ball_vy_reg[2][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.349    updated_ball_vy_reg[2][0]_i_57_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  updated_ball_vy_reg[2][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.466    updated_ball_vy_reg[2][0]_i_39_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.789 r  updated_ball_vy_reg[2][0]_i_34/O[1]
                         net (fo=2, routed)           1.779    16.568    collision_detected30_in[29]
    SLICE_X60Y32         LUT2 (Prop_lut2_I0_O)        0.306    16.874 r  updated_ball_vy[2][0]_i_37/O
                         net (fo=1, routed)           0.000    16.874    updated_ball_vy[2][0]_i_37_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.514 f  updated_ball_vy_reg[2][0]_i_21/O[3]
                         net (fo=2, routed)           0.773    18.287    collision_detected2[31]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.306    18.593 r  updated_ball_vy[2][0]_i_8/O
                         net (fo=1, routed)           0.000    18.593    updated_ball_vy[2][0]_i_8_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.994 r  updated_ball_vy_reg[2][0]_i_2/CO[3]
                         net (fo=149, routed)         3.622    22.616    collision_detected0
    SLICE_X87Y40         LUT5 (Prop_lut5_I3_O)        0.124    22.740 r  updated_ball_y[2][11]_i_2/O
                         net (fo=1, routed)           0.000    22.740    updated_ball_y[2][11]_i_2_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.141 r  updated_ball_y_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    updated_ball_y_reg[2][11]_i_1_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.255 r  updated_ball_y_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.255    updated_ball_y_reg[2][15]_i_1_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.369 r  updated_ball_y_reg[2][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.369    updated_ball_y_reg[2][19]_i_1_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.483 r  updated_ball_y_reg[2][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.483    updated_ball_y_reg[2][23]_i_1_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.597 r  updated_ball_y_reg[2][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.597    updated_ball_y_reg[2][27]_i_1_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    23.926 f  updated_ball_y_reg[2][31]_i_2/O[3]
                         net (fo=5, routed)           1.176    25.101    updated_ball_y_reg[2][31]_i_2_n_4
    SLICE_X88Y42         LUT2 (Prop_lut2_I1_O)        0.306    25.407 r  updated_ball_y[2][31]_i_13/O
                         net (fo=1, routed)           0.000    25.407    updated_ball_y[2][31]_i_13_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.808 r  updated_ball_y_reg[2][31]_i_3/CO[3]
                         net (fo=156, routed)         3.871    29.679    updated_ball_y_reg[2][31]_i_3_n_0
    SLICE_X84Y37         LUT6 (Prop_lut6_I3_O)        0.124    29.803 r  updated_ball_vy[2][31]_i_56/O
                         net (fo=1, routed)           0.647    30.450    updated_ball_vy[2][31]_i_56_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.106 r  updated_ball_vy_reg[2][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.106    updated_ball_vy_reg[2][31]_i_36_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.220 r  updated_ball_vy_reg[2][31]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.220    updated_ball_vy_reg[2][31]_i_64_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.334 r  updated_ball_vy_reg[2][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.334    updated_ball_vy_reg[2][31]_i_62_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  updated_ball_vy_reg[2][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.448    updated_ball_vy_reg[2][31]_i_59_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  updated_ball_vy_reg[2][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.562    updated_ball_vy_reg[2][31]_i_75_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  updated_ball_vy_reg[2][31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.676    updated_ball_vy_reg[2][31]_i_57_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  updated_ball_vy_reg[2][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.790    updated_ball_vy_reg[2][31]_i_58_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.012 f  updated_ball_vy_reg[2][31]_i_88/O[0]
                         net (fo=1, routed)           0.790    32.802    updated_ball_vy_reg[2]2[29]
    SLICE_X85Y42         LUT4 (Prop_lut4_I2_O)        0.299    33.101 f  updated_ball_vy[2][31]_i_61/O
                         net (fo=1, routed)           0.665    33.766    updated_ball_vy[2][31]_i_61_n_0
    SLICE_X85Y42         LUT6 (Prop_lut6_I5_O)        0.124    33.890 f  updated_ball_vy[2][31]_i_37/O
                         net (fo=1, routed)           0.824    34.715    updated_ball_vy[2][31]_i_37_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I0_O)        0.124    34.839 f  updated_ball_vy[2][31]_i_16/O
                         net (fo=1, routed)           0.985    35.824    updated_ball_vy[2][31]_i_16_n_0
    SLICE_X81Y42         LUT6 (Prop_lut6_I2_O)        0.124    35.948 f  updated_ball_vy[2][31]_i_6/O
                         net (fo=1, routed)           0.636    36.584    updated_ball_vy[2][31]_i_6_n_0
    SLICE_X81Y41         LUT4 (Prop_lut4_I3_O)        0.124    36.708 r  updated_ball_vy[2][31]_i_1/O
                         net (fo=32, routed)          2.284    38.992    updated_ball_vy[2][31]_i_1_n_0
    SLICE_X83Y42         FDRE                                         r  updated_ball_vy_reg[2][19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vx_reg[3][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.963ns  (logic 14.604ns (37.482%)  route 24.359ns (62.518%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=5 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE                         0.000     0.000 r  white_x_reg[3]/C
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[3]/Q
                         net (fo=28, routed)          2.424     2.880    white_x[3]
    SLICE_X95Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  collision_detected3__8_i_37/O
                         net (fo=1, routed)           0.000     3.004    collision_detected3__8_i_37_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.405 r  collision_detected3__8_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.405    collision_detected3__8_i_8_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.519    collision_detected3__8_i_7_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.758 r  collision_detected3__8_i_6/O[2]
                         net (fo=4, routed)           2.140     5.898    collision_detected3__8_i_6_n_5
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    10.112 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    10.114    collision_detected3__9_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.632 r  collision_detected3__10/P[0]
                         net (fo=2, routed)           1.212    12.844    collision_detected3__10_n_105
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.968 r  updated_ball_vy[3][0]_i_93/O
                         net (fo=1, routed)           0.000    12.968    updated_ball_vy[3][0]_i_93_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.501 r  updated_ball_vy_reg[3][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.501    updated_ball_vy_reg[3][0]_i_62_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.816 r  updated_ball_vy_reg[3][0]_i_57/O[3]
                         net (fo=2, routed)           0.880    14.696    collision_detected30_in__0[23]
    SLICE_X93Y52         LUT2 (Prop_lut2_I0_O)        0.307    15.003 r  updated_ball_vy[3][0]_i_58/O
                         net (fo=1, routed)           0.000    15.003    updated_ball_vy[3][0]_i_58_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.404 r  updated_ball_vy_reg[3][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.404    updated_ball_vy_reg[3][0]_i_32_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.738 f  updated_ball_vy_reg[3][0]_i_22/O[1]
                         net (fo=2, routed)           0.959    16.697    updated_ball_vy_reg[3][0]_i_22_n_6
    SLICE_X91Y52         LUT2 (Prop_lut2_I1_O)        0.303    17.000 r  updated_ball_vy[3][0]_i_11/O
                         net (fo=1, routed)           0.000    17.000    updated_ball_vy[3][0]_i_11_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.532 r  updated_ball_vy_reg[3][0]_i_2/CO[3]
                         net (fo=149, routed)         5.878    23.410    updated_ball_vy_reg[3][0]_i_2_n_0
    SLICE_X94Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.534 r  updated_ball_x[3][3]_i_4/O
                         net (fo=1, routed)           0.000    23.534    updated_ball_x[3][3]_i_4_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.067 r  updated_ball_x_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.067    updated_ball_x_reg[3][3]_i_1_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.184 r  updated_ball_x_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.184    updated_ball_x_reg[3][7]_i_1_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.423 f  updated_ball_x_reg[3][11]_i_1/O[2]
                         net (fo=3, routed)           1.107    25.530    updated_ball_x_reg[3][11]_i_1_n_5
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.301    25.831 r  updated_ball_x[3][10]_i_17/O
                         net (fo=1, routed)           0.000    25.831    updated_ball_x[3][10]_i_17_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.381 r  updated_ball_x_reg[3][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.381    updated_ball_x_reg[3][10]_i_8_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.495 r  updated_ball_x_reg[3][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.495    updated_ball_x_reg[3][10]_i_3_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.609 r  updated_ball_x_reg[3][10]_i_1/CO[3]
                         net (fo=156, routed)         4.030    30.639    updated_ball_x[3]0
    SLICE_X99Y21         LUT6 (Prop_lut6_I4_O)        0.124    30.763 r  updated_ball_vx[3][31]_i_57/O
                         net (fo=1, routed)           0.582    31.344    updated_ball_vx[3][31]_i_57_n_0
    SLICE_X97Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    32.000 r  updated_ball_vx_reg[3][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.000    updated_ball_vx_reg[3][31]_i_37_n_0
    SLICE_X97Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.114 r  updated_ball_vx_reg[3][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    32.114    updated_ball_vx_reg[3][31]_i_65_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.228 r  updated_ball_vx_reg[3][31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.228    updated_ball_vx_reg[3][31]_i_63_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.342 r  updated_ball_vx_reg[3][31]_i_60/CO[3]
                         net (fo=1, routed)           0.009    32.351    updated_ball_vx_reg[3][31]_i_60_n_0
    SLICE_X97Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.465 r  updated_ball_vx_reg[3][31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.465    updated_ball_vx_reg[3][31]_i_76_n_0
    SLICE_X97Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.579 r  updated_ball_vx_reg[3][31]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.579    updated_ball_vx_reg[3][31]_i_58_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.693 r  updated_ball_vx_reg[3][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.693    updated_ball_vx_reg[3][31]_i_59_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.027 f  updated_ball_vx_reg[3][31]_i_89/O[1]
                         net (fo=1, routed)           0.809    33.836    updated_ball_vx_reg[3]2[30]
    SLICE_X94Y26         LUT4 (Prop_lut4_I0_O)        0.303    34.139 f  updated_ball_vx[3][31]_i_66/O
                         net (fo=1, routed)           1.155    35.294    updated_ball_vx[3][31]_i_66_n_0
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.124    35.418 f  updated_ball_vx[3][31]_i_40/O
                         net (fo=1, routed)           0.661    36.080    updated_ball_vx[3][31]_i_40_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.204 f  updated_ball_vx[3][31]_i_16/O
                         net (fo=1, routed)           1.174    37.378    updated_ball_vx[3][31]_i_16_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    37.502 f  updated_ball_vx[3][31]_i_6/O
                         net (fo=1, routed)           0.149    37.651    updated_ball_vx[3][31]_i_6_n_0
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.124    37.775 r  updated_ball_vx[3][31]_i_1/O
                         net (fo=32, routed)          1.188    38.963    updated_ball_vx[3][31]_i_1_n_0
    SLICE_X102Y25        FDRE                                         r  updated_ball_vx_reg[3][5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_ball_movement_proc.btnl_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            direction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y44        FDRE                         0.000     0.000 r  white_ball_movement_proc.btnl_pressed_reg/C
    SLICE_X110Y44        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  white_ball_movement_proc.btnl_pressed_reg/Q
                         net (fo=3, routed)           0.090     0.218    btnl_pressed
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.099     0.317 r  direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    direction[2]_i_1_n_0
    SLICE_X110Y44        FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.265ns (79.042%)  route 0.070ns (20.958%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y41         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][12]/C
    SLICE_X87Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][12]/Q
                         net (fo=4, routed)           0.070     0.211    updated_ball_y_reg[2][12]
    SLICE_X87Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.335 r  updated_ball_y_reg[2][15]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.335    updated_ball_y_reg[2][15]_i_1_n_6
    SLICE_X87Y41         FDRE                                         r  updated_ball_y_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.265ns (79.042%)  route 0.070ns (20.958%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][0]/C
    SLICE_X87Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][0]/Q
                         net (fo=8, routed)           0.070     0.211    updated_ball_y_reg[2][0]
    SLICE_X87Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.335 r  updated_ball_y_reg[2][3]_i_1/O[1]
                         net (fo=5, routed)           0.000     0.335    updated_ball_y_reg[2][3]_i_1_n_6
    SLICE_X87Y38         FDSE                                         r  updated_ball_y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][22]/C
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][22]/Q
                         net (fo=4, routed)           0.068     0.209    updated_ball_y_reg[2][22]
    SLICE_X87Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  updated_ball_y_reg[2][23]_i_1/O[3]
                         net (fo=4, routed)           0.000     0.336    updated_ball_y_reg[2][23]_i_1_n_4
    SLICE_X87Y43         FDRE                                         r  updated_ball_y_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][30]/C
    SLICE_X87Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][30]/Q
                         net (fo=4, routed)           0.068     0.209    updated_ball_y_reg[2][30]
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  updated_ball_y_reg[2][31]_i_2/O[3]
                         net (fo=5, routed)           0.000     0.336    updated_ball_y_reg[2][31]_i_2_n_4
    SLICE_X87Y45         FDRE                                         r  updated_ball_y_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            white_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.128ns (37.419%)  route 0.214ns (62.581%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDSE                         0.000     0.000 r  white_x_reg[0]/C
    SLICE_X103Y24        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  white_x_reg[0]/Q
                         net (fo=26, routed)          0.214     0.342    white_x[0]
    SLICE_X103Y24        FDSE                                         r  white_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[3][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[3][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDRE                         0.000     0.000 r  updated_ball_y_reg[3][20]/C
    SLICE_X93Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[3][20]/Q
                         net (fo=4, routed)           0.079     0.220    updated_ball_y_reg[3][20]
    SLICE_X93Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball_y_reg[3][23]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.344    updated_ball_y_reg[3][23]_i_1_n_6
    SLICE_X93Y40         FDRE                                         r  updated_ball_y_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_x_reg[2][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_x_reg[2][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.265ns (76.746%)  route 0.080ns (23.254%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDRE                         0.000     0.000 r  updated_ball_x_reg[2][16]/C
    SLICE_X79Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_x_reg[2][16]/Q
                         net (fo=4, routed)           0.080     0.221    updated_ball_x_reg[2][16]
    SLICE_X79Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.345 r  updated_ball_x_reg[2][19]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.345    updated_ball_x_reg[2][19]_i_1_n_6
    SLICE_X79Y29         FDRE                                         r  updated_ball_x_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y42         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][16]/C
    SLICE_X87Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][16]/Q
                         net (fo=4, routed)           0.081     0.222    updated_ball_y_reg[2][16]
    SLICE_X87Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  updated_ball_y_reg[2][19]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.346    updated_ball_y_reg[2][19]_i_1_n_6
    SLICE_X87Y42         FDRE                                         r  updated_ball_y_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][20]/C
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][20]/Q
                         net (fo=4, routed)           0.081     0.222    updated_ball_y_reg[2][20]
    SLICE_X87Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  updated_ball_y_reg[2][23]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.346    updated_ball_y_reg[2][23]_i_1_n_6
    SLICE_X87Y43         FDRE                                         r  updated_ball_y_reg[2][21]/D
  -------------------------------------------------------------------    -------------------





