[INF:CM0023] Creating log file ../../build/tests/CastPartSelect/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<91> s<90> l<1>
n<> u<1> t<Module_keyword> p<22> s<2> l<1>
n<top> u<2> t<StringConst> p<22> s<21> l<1>
n<> u<3> t<PortDir_Inp> p<18> s<17> l<1>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<1>
n<31> u<5> t<IntConst> p<6> l<1>
n<> u<6> t<Primary_literal> p<7> c<5> l<1>
n<> u<7> t<Constant_primary> p<8> c<6> l<1>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<1>
n<0> u<9> t<IntConst> p<10> l<1>
n<> u<10> t<Primary_literal> p<11> c<9> l<1>
n<> u<11> t<Constant_primary> p<12> c<10> l<1>
n<> u<12> t<Constant_expression> p<13> c<11> l<1>
n<> u<13> t<Constant_range> p<14> c<8> l<1>
n<> u<14> t<Packed_dimension> p<15> c<13> l<1>
n<> u<15> t<Data_type> p<16> c<4> l<1>
n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<1>
n<> u<17> t<Net_port_type> p<18> c<16> l<1>
n<> u<18> t<Net_port_header> p<20> c<3> s<19> l<1>
n<instr_rdata_i> u<19> t<StringConst> p<20> l<1>
n<> u<20> t<Ansi_port_declaration> p<21> c<18> l<1>
n<> u<21> t<List_of_port_declarations> p<22> c<20> l<1>
n<> u<22> t<Module_ansi_header> p<88> c<1> s<87> l<1>
n<> u<23> t<AlwaysKeywd_Comb> p<84> s<83> l<3>
n<csr_pipeline_flushes> u<24> t<StringConst> p<81> s<79> l<3>
n<> u<25> t<IntegerAtomType_Int> p<26> l<5>
n<> u<26> t<Integer_type> p<27> c<25> l<5>
n<> u<27> t<Simple_type> p<28> c<26> l<5>
n<> u<28> t<Casting_type> p<45> c<27> s<44> l<5>
n<instr_rdata_i> u<29> t<StringConst> p<42> s<41> l<5>
n<> u<30> t<Bit_select> p<41> s<40> l<5>
n<31> u<31> t<IntConst> p<32> l<5>
n<> u<32> t<Primary_literal> p<33> c<31> l<5>
n<> u<33> t<Constant_primary> p<34> c<32> l<5>
n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<5>
n<20> u<35> t<IntConst> p<36> l<5>
n<> u<36> t<Primary_literal> p<37> c<35> l<5>
n<> u<37> t<Constant_primary> p<38> c<36> l<5>
n<> u<38> t<Constant_expression> p<39> c<37> l<5>
n<> u<39> t<Constant_range> p<40> c<34> l<5>
n<> u<40> t<Part_select_range> p<41> c<39> l<5>
n<> u<41> t<Select> p<42> c<30> l<5>
n<> u<42> t<Complex_func_call> p<43> c<29> l<5>
n<> u<43> t<Primary> p<44> c<42> l<5>
n<> u<44> t<Expression> p<45> c<43> l<5>
n<> u<45> t<Cast> p<46> c<28> l<5>
n<> u<46> t<Primary> p<47> c<45> l<5>
n<> u<47> t<Expression> p<53> c<46> s<52> l<5>
n<CSR_MSTATUS> u<48> t<StringConst> p<49> l<5>
n<> u<49> t<Primary_literal> p<50> c<48> l<5>
n<> u<50> t<Primary> p<51> c<49> l<5>
n<> u<51> t<Expression> p<53> c<50> l<5>
n<> u<52> t<BinOp_Equiv> p<53> s<51> l<5>
n<> u<53> t<Expression> p<54> c<47> l<5>
n<> u<54> t<Expression_or_cond_pattern> p<55> c<53> l<5>
n<> u<55> t<Cond_predicate> p<76> c<54> s<75> l<5>
n<csr_pipe_flush> u<56> t<StringConst> p<57> l<6>
n<> u<57> t<Hierarchical_identifier> p<60> c<56> s<59> l<6>
n<> u<58> t<Bit_select> p<59> l<6>
n<> u<59> t<Select> p<60> c<58> l<6>
n<> u<60> t<Variable_lvalue> p<66> c<57> s<61> l<6>
n<> u<61> t<AssignOp_Assign> p<66> s<65> l<6>
n<> u<62> t<Number_1Tickb1> p<63> l<6>
n<> u<63> t<Primary_literal> p<64> c<62> l<6>
n<> u<64> t<Primary> p<65> c<63> l<6>
n<> u<65> t<Expression> p<66> c<64> l<6>
n<> u<66> t<Operator_assignment> p<67> c<60> l<6>
n<> u<67> t<Blocking_assignment> p<68> c<66> l<6>
n<> u<68> t<Statement_item> p<69> c<67> l<6>
n<> u<69> t<Statement> p<70> c<68> l<6>
n<> u<70> t<Statement_or_null> p<72> c<69> s<71> l<6>
n<> u<71> t<End> p<72> l<7>
n<> u<72> t<Seq_block> p<73> c<70> l<5>
n<> u<73> t<Statement_item> p<74> c<72> l<5>
n<> u<74> t<Statement> p<75> c<73> l<5>
n<> u<75> t<Statement_or_null> p<76> c<74> l<5>
n<> u<76> t<Conditional_statement> p<77> c<55> l<5>
n<> u<77> t<Statement_item> p<78> c<76> l<5>
n<> u<78> t<Statement> p<79> c<77> l<5>
n<> u<79> t<Statement_or_null> p<81> c<78> s<80> l<5>
n<> u<80> t<End> p<81> l<8>
n<> u<81> t<Seq_block> p<82> c<24> l<3>
n<> u<82> t<Statement_item> p<83> c<81> l<3>
n<> u<83> t<Statement> p<84> c<82> l<3>
n<> u<84> t<Always_construct> p<85> c<23> l<3>
n<> u<85> t<Module_common_item> p<86> c<84> l<3>
n<> u<86> t<Module_or_generate_item> p<87> c<85> l<3>
n<> u<87> t<Non_port_module_item> p<88> c<86> l<3>
n<> u<88> t<Module_declaration> p<89> c<22> l<1>
n<> u<89> t<Description> p<90> c<88> l<1>
n<> u<90> t<Source_text> p<91> c<89> l<1>
n<> u<91> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/CastPartSelect/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin), parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@top
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@top
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@top
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_always: , line:3, parent:work@top
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (work@top.csr_pipeline_flushes), line:3
      |vpiName:csr_pipeline_flushes
      |vpiFullName:work@top.csr_pipeline_flushes
      |vpiStmt:
      \_if_stmt: , line:5, parent:work@top.csr_pipeline_flushes
        |vpiCondition:
        \_operation: , line:5
          |vpiOpType:14
          |vpiOperand:
          \_operation: , line:5
            |vpiOpType:67
            |vpiOperand:
            \_part_select: , line:5, parent:work@top.csr_pipeline_flushes.instr_rdata_i
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: (work@top.csr_pipeline_flushes.instr_rdata_i)
              |vpiLeftRange:
              \_constant: , line:5
                |vpiConstType:7
                |vpiDecompile:31
                |vpiSize:32
                |INT:31
              |vpiRightRange:
              \_constant: , line:5
                |vpiConstType:7
                |vpiDecompile:20
                |vpiSize:32
                |INT:20
            |vpiTypespec:
            \_int_typespec: , line:5
          |vpiOperand:
          \_ref_obj: (work@top.csr_pipeline_flushes.CSR_MSTATUS), line:5
            |vpiName:CSR_MSTATUS
            |vpiFullName:work@top.csr_pipeline_flushes.CSR_MSTATUS
        |vpiStmt:
        \_begin: (work@top.csr_pipeline_flushes), line:5
          |vpiFullName:work@top.csr_pipeline_flushes
          |vpiStmt:
          \_assignment: , line:6, parent:work@top.csr_pipeline_flushes
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@top.csr_pipeline_flushes.csr_pipe_flush), line:6, parent:work@top.csr_pipeline_flushes
              |vpiName:csr_pipe_flush
              |vpiFullName:work@top.csr_pipeline_flushes.csr_pipe_flush
            |vpiRhs:
            \_constant: , line:6
              |vpiConstType:3
              |vpiDecompile:'b1
              |vpiSize:1
              |BIN:1
  |vpiPort:
  \_port: (instr_rdata_i), line:1, parent:work@top
    |vpiName:instr_rdata_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.instr_rdata_i), line:1, parent:work@top
        |vpiName:instr_rdata_i
        |vpiFullName:work@top.instr_rdata_i
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.instr_rdata_i), line:1, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiProcess:
  \_always: , line:3, parent:work@top
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (work@top.csr_pipeline_flushes), line:3
      |vpiName:csr_pipeline_flushes
      |vpiFullName:work@top.csr_pipeline_flushes
      |vpiStmt:
      \_if_stmt: , line:5, parent:work@top.csr_pipeline_flushes
        |vpiCondition:
        \_operation: , line:5
          |vpiOpType:14
          |vpiOperand:
          \_operation: , line:5
            |vpiOpType:67
            |vpiOperand:
            \_part_select: , line:5, parent:work@top.csr_pipeline_flushes.instr_rdata_i
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: (work@top.csr_pipeline_flushes.instr_rdata_i)
              |vpiLeftRange:
              \_constant: , line:5
                |vpiConstType:7
                |vpiDecompile:31
                |vpiSize:32
                |INT:31
              |vpiRightRange:
              \_constant: , line:5
                |vpiConstType:7
                |vpiDecompile:20
                |vpiSize:32
                |INT:20
            |vpiTypespec:
            \_int_typespec: , line:5
          |vpiOperand:
          \_ref_obj: (work@top.csr_pipeline_flushes.CSR_MSTATUS), line:5
            |vpiName:CSR_MSTATUS
            |vpiFullName:work@top.csr_pipeline_flushes.CSR_MSTATUS
        |vpiStmt:
        \_begin: (work@top.csr_pipeline_flushes), line:5
          |vpiFullName:work@top.csr_pipeline_flushes
          |vpiStmt:
          \_assignment: , line:6, parent:work@top.csr_pipeline_flushes
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@top.csr_pipeline_flushes.csr_pipe_flush), line:6
              |vpiName:csr_pipe_flush
              |vpiFullName:work@top.csr_pipeline_flushes.csr_pipe_flush
            |vpiRhs:
            \_constant: , line:6
              |vpiConstType:3
              |vpiDecompile:'b1
              |vpiSize:1
              |BIN:1
  |vpiPort:
  \_port: (instr_rdata_i), line:1, parent:work@top
    |vpiName:instr_rdata_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.instr_rdata_i), line:1, parent:work@top
        |vpiName:instr_rdata_i
        |vpiFullName:work@top.instr_rdata_i
        |vpiNetType:36
        |vpiRange:
        \_range: , line:1
          |vpiLeftRange:
          \_constant: , line:1
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
          |vpiRightRange:
          \_constant: , line:1
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
  |vpiNet:
  \_logic_net: (work@top.instr_rdata_i), line:1, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

