/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* up */
.set up__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set up__0__MASK, 0x02
.set up__0__PC, CYREG_PRT3_PC1
.set up__0__PORT, 3
.set up__0__SHIFT, 1
.set up__AG, CYREG_PRT3_AG
.set up__AMUX, CYREG_PRT3_AMUX
.set up__BIE, CYREG_PRT3_BIE
.set up__BIT_MASK, CYREG_PRT3_BIT_MASK
.set up__BYP, CYREG_PRT3_BYP
.set up__CTL, CYREG_PRT3_CTL
.set up__DM0, CYREG_PRT3_DM0
.set up__DM1, CYREG_PRT3_DM1
.set up__DM2, CYREG_PRT3_DM2
.set up__DR, CYREG_PRT3_DR
.set up__INP_DIS, CYREG_PRT3_INP_DIS
.set up__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set up__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set up__LCD_EN, CYREG_PRT3_LCD_EN
.set up__MASK, 0x02
.set up__PORT, 3
.set up__PRT, CYREG_PRT3_PRT
.set up__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set up__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set up__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set up__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set up__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set up__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set up__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set up__PS, CYREG_PRT3_PS
.set up__SHIFT, 1
.set up__SLW, CYREG_PRT3_SLW

/* USB */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 3
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 3
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW
.set USB_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 3
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 3
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x10
.set USB_ep_1__INTC_NUMBER, 4
.set USB_ep_1__INTC_PRIOR_NUM, 3
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_2__INTC_MASK, 0x20
.set USB_ep_2__INTC_NUMBER, 5
.set USB_ep_2__INTC_PRIOR_NUM, 3
.set USB_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USB_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_EP_DMA_Done_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_EP_DMA_Done_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_EP_DMA_Done_isr__INTC_MASK, 0x08
.set USB_EP_DMA_Done_isr__INTC_NUMBER, 3
.set USB_EP_DMA_Done_isr__INTC_PRIOR_NUM, 7
.set USB_EP_DMA_Done_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USB_EP_DMA_Done_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_EP_DMA_Done_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USB_ep1__DRQ_NUMBER, 0
.set USB_ep1__NUMBEROF_TDS, 0
.set USB_ep1__PRIORITY, 2
.set USB_ep1__TERMIN_EN, 1
.set USB_ep1__TERMIN_SEL, 0
.set USB_ep1__TERMOUT0_EN, 1
.set USB_ep1__TERMOUT0_SEL, 0
.set USB_ep1__TERMOUT1_EN, 0
.set USB_ep1__TERMOUT1_SEL, 0
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__0__MASK, 0x01
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__0__POS, 0
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__1__MASK, 0x02
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__1__POS, 1
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__2__MASK, 0x04
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__2__POS, 2
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__3__MASK, 0x08
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__3__POS, 3
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__4__MASK, 0x10
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__4__POS, 4
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__5__MASK, 0x20
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__5__POS, 5
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__6__MASK, 0x40
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__6__POS, 6
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK, 0x7F
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK_REG, CYREG_B0_UDB04_MSK
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set USB_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG, CYREG_B0_UDB04_ST
.set USB_ep2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USB_ep2__DRQ_NUMBER, 1
.set USB_ep2__NUMBEROF_TDS, 0
.set USB_ep2__PRIORITY, 2
.set USB_ep2__TERMIN_EN, 1
.set USB_ep2__TERMIN_SEL, 0
.set USB_ep2__TERMOUT0_EN, 1
.set USB_ep2__TERMOUT0_SEL, 1
.set USB_ep2__TERMOUT1_EN, 0
.set USB_ep2__TERMOUT1_SEL, 0
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__0__MASK, 0x01
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__0__POS, 0
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__1__MASK, 0x02
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__1__POS, 1
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK, 0x03
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK_REG, CYREG_B0_UDB07_MSK
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set USB_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG, CYREG_B0_UDB07_ST
.set USB_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_sof_int__INTC_MASK, 0x200000
.set USB_sof_int__INTC_NUMBER, 21
.set USB_sof_int__INTC_PRIOR_NUM, 3
.set USB_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USB_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USB_Vbus_ps_sts_sts_reg__0__MASK, 0x01
.set USB_Vbus_ps_sts_sts_reg__0__POS, 0
.set USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set USB_Vbus_ps_sts_sts_reg__MASK, 0x01
.set USB_Vbus_ps_sts_sts_reg__MASK_REG, CYREG_B0_UDB10_MSK
.set USB_Vbus_ps_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set USB_Vbus_ps_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_REG, CYREG_B0_UDB10_ST

/* V_H */
.set V_H__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set V_H__0__MASK, 0x10
.set V_H__0__PC, CYREG_PRT0_PC4
.set V_H__0__PORT, 0
.set V_H__0__SHIFT, 4
.set V_H__AG, CYREG_PRT0_AG
.set V_H__AMUX, CYREG_PRT0_AMUX
.set V_H__BIE, CYREG_PRT0_BIE
.set V_H__BIT_MASK, CYREG_PRT0_BIT_MASK
.set V_H__BYP, CYREG_PRT0_BYP
.set V_H__CTL, CYREG_PRT0_CTL
.set V_H__DM0, CYREG_PRT0_DM0
.set V_H__DM1, CYREG_PRT0_DM1
.set V_H__DM2, CYREG_PRT0_DM2
.set V_H__DR, CYREG_PRT0_DR
.set V_H__INP_DIS, CYREG_PRT0_INP_DIS
.set V_H__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set V_H__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set V_H__LCD_EN, CYREG_PRT0_LCD_EN
.set V_H__MASK, 0x10
.set V_H__PORT, 0
.set V_H__PRT, CYREG_PRT0_PRT
.set V_H__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set V_H__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set V_H__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set V_H__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set V_H__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set V_H__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set V_H__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set V_H__PS, CYREG_PRT0_PS
.set V_H__SHIFT, 4
.set V_H__SLW, CYREG_PRT0_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set LED1__0__MASK, 0x04
.set LED1__0__PC, CYREG_PRT0_PC2
.set LED1__0__PORT, 0
.set LED1__0__SHIFT, 2
.set LED1__AG, CYREG_PRT0_AG
.set LED1__AMUX, CYREG_PRT0_AMUX
.set LED1__BIE, CYREG_PRT0_BIE
.set LED1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED1__BYP, CYREG_PRT0_BYP
.set LED1__CTL, CYREG_PRT0_CTL
.set LED1__DM0, CYREG_PRT0_DM0
.set LED1__DM1, CYREG_PRT0_DM1
.set LED1__DM2, CYREG_PRT0_DM2
.set LED1__DR, CYREG_PRT0_DR
.set LED1__INP_DIS, CYREG_PRT0_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT0_LCD_EN
.set LED1__MASK, 0x04
.set LED1__PORT, 0
.set LED1__PRT, CYREG_PRT0_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED1__PS, CYREG_PRT0_PS
.set LED1__SHIFT, 2
.set LED1__SLW, CYREG_PRT0_SLW

/* SS_1 */
.set SS_1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set SS_1__0__MASK, 0x20
.set SS_1__0__PC, CYREG_PRT1_PC5
.set SS_1__0__PORT, 1
.set SS_1__0__SHIFT, 5
.set SS_1__AG, CYREG_PRT1_AG
.set SS_1__AMUX, CYREG_PRT1_AMUX
.set SS_1__BIE, CYREG_PRT1_BIE
.set SS_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SS_1__BYP, CYREG_PRT1_BYP
.set SS_1__CTL, CYREG_PRT1_CTL
.set SS_1__DM0, CYREG_PRT1_DM0
.set SS_1__DM1, CYREG_PRT1_DM1
.set SS_1__DM2, CYREG_PRT1_DM2
.set SS_1__DR, CYREG_PRT1_DR
.set SS_1__INP_DIS, CYREG_PRT1_INP_DIS
.set SS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SS_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SS_1__LCD_EN, CYREG_PRT1_LCD_EN
.set SS_1__MASK, 0x20
.set SS_1__PORT, 1
.set SS_1__PRT, CYREG_PRT1_PRT
.set SS_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SS_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SS_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SS_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SS_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SS_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SS_1__PS, CYREG_PRT1_PS
.set SS_1__SHIFT, 5
.set SS_1__SLW, CYREG_PRT1_SLW

/* SS_2 */
.set SS_2__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set SS_2__0__MASK, 0x04
.set SS_2__0__PC, CYREG_PRT1_PC2
.set SS_2__0__PORT, 1
.set SS_2__0__SHIFT, 2
.set SS_2__AG, CYREG_PRT1_AG
.set SS_2__AMUX, CYREG_PRT1_AMUX
.set SS_2__BIE, CYREG_PRT1_BIE
.set SS_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SS_2__BYP, CYREG_PRT1_BYP
.set SS_2__CTL, CYREG_PRT1_CTL
.set SS_2__DM0, CYREG_PRT1_DM0
.set SS_2__DM1, CYREG_PRT1_DM1
.set SS_2__DM2, CYREG_PRT1_DM2
.set SS_2__DR, CYREG_PRT1_DR
.set SS_2__INP_DIS, CYREG_PRT1_INP_DIS
.set SS_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SS_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SS_2__LCD_EN, CYREG_PRT1_LCD_EN
.set SS_2__MASK, 0x04
.set SS_2__PORT, 1
.set SS_2__PRT, CYREG_PRT1_PRT
.set SS_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SS_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SS_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SS_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SS_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SS_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SS_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SS_2__PS, CYREG_PRT1_PS
.set SS_2__SHIFT, 2
.set SS_2__SLW, CYREG_PRT1_SLW

/* down */
.set down__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set down__0__MASK, 0x08
.set down__0__PC, CYREG_IO_PC_PRT15_PC3
.set down__0__PORT, 15
.set down__0__SHIFT, 3
.set down__AG, CYREG_PRT15_AG
.set down__AMUX, CYREG_PRT15_AMUX
.set down__BIE, CYREG_PRT15_BIE
.set down__BIT_MASK, CYREG_PRT15_BIT_MASK
.set down__BYP, CYREG_PRT15_BYP
.set down__CTL, CYREG_PRT15_CTL
.set down__DM0, CYREG_PRT15_DM0
.set down__DM1, CYREG_PRT15_DM1
.set down__DM2, CYREG_PRT15_DM2
.set down__DR, CYREG_PRT15_DR
.set down__INP_DIS, CYREG_PRT15_INP_DIS
.set down__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set down__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set down__LCD_EN, CYREG_PRT15_LCD_EN
.set down__MASK, 0x08
.set down__PORT, 15
.set down__PRT, CYREG_PRT15_PRT
.set down__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set down__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set down__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set down__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set down__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set down__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set down__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set down__PS, CYREG_PRT15_PS
.set down__SHIFT, 3
.set down__SLW, CYREG_PRT15_SLW

/* edit */
.set edit__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set edit__0__MASK, 0x04
.set edit__0__PC, CYREG_IO_PC_PRT15_PC2
.set edit__0__PORT, 15
.set edit__0__SHIFT, 2
.set edit__AG, CYREG_PRT15_AG
.set edit__AMUX, CYREG_PRT15_AMUX
.set edit__BIE, CYREG_PRT15_BIE
.set edit__BIT_MASK, CYREG_PRT15_BIT_MASK
.set edit__BYP, CYREG_PRT15_BYP
.set edit__CTL, CYREG_PRT15_CTL
.set edit__DM0, CYREG_PRT15_DM0
.set edit__DM1, CYREG_PRT15_DM1
.set edit__DM2, CYREG_PRT15_DM2
.set edit__DR, CYREG_PRT15_DR
.set edit__INP_DIS, CYREG_PRT15_INP_DIS
.set edit__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set edit__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set edit__LCD_EN, CYREG_PRT15_LCD_EN
.set edit__MASK, 0x04
.set edit__PORT, 15
.set edit__PRT, CYREG_PRT15_PRT
.set edit__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set edit__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set edit__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set edit__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set edit__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set edit__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set edit__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set edit__PS, CYREG_PRT15_PS
.set edit__SHIFT, 2
.set edit__SLW, CYREG_PRT15_SLW

/* ADC_1 */
.set ADC_1_Bypass_P03__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set ADC_1_Bypass_P03__0__MASK, 0x08
.set ADC_1_Bypass_P03__0__PC, CYREG_PRT0_PC3
.set ADC_1_Bypass_P03__0__PORT, 0
.set ADC_1_Bypass_P03__0__SHIFT, 3
.set ADC_1_Bypass_P03__AG, CYREG_PRT0_AG
.set ADC_1_Bypass_P03__AMUX, CYREG_PRT0_AMUX
.set ADC_1_Bypass_P03__BIE, CYREG_PRT0_BIE
.set ADC_1_Bypass_P03__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_1_Bypass_P03__BYP, CYREG_PRT0_BYP
.set ADC_1_Bypass_P03__CTL, CYREG_PRT0_CTL
.set ADC_1_Bypass_P03__DM0, CYREG_PRT0_DM0
.set ADC_1_Bypass_P03__DM1, CYREG_PRT0_DM1
.set ADC_1_Bypass_P03__DM2, CYREG_PRT0_DM2
.set ADC_1_Bypass_P03__DR, CYREG_PRT0_DR
.set ADC_1_Bypass_P03__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_1_Bypass_P03__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_1_Bypass_P03__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_1_Bypass_P03__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_1_Bypass_P03__MASK, 0x08
.set ADC_1_Bypass_P03__PORT, 0
.set ADC_1_Bypass_P03__PRT, CYREG_PRT0_PRT
.set ADC_1_Bypass_P03__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_1_Bypass_P03__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_1_Bypass_P03__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_1_Bypass_P03__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_1_Bypass_P03__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_1_Bypass_P03__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_1_Bypass_P03__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_1_Bypass_P03__PS, CYREG_PRT0_PS
.set ADC_1_Bypass_P03__SHIFT, 3
.set ADC_1_Bypass_P03__SLW, CYREG_PRT0_SLW
.set ADC_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_1_DEC__CR, CYREG_DEC_CR
.set ADC_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_1_DEC__PM_ACT_MSK, 0x01
.set ADC_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_1_DEC__PM_STBY_MSK, 0x01
.set ADC_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_1_DEC__SR, CYREG_DEC_SR
.set ADC_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_1_IRQ__INTC_MASK, 0x20000000
.set ADC_1_IRQ__INTC_NUMBER, 29
.set ADC_1_IRQ__INTC_PRIOR_NUM, 6
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_1_theACLK__INDEX, 0x00
.set ADC_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_1_theACLK__PM_STBY_MSK, 0x01

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 6
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set MISO_1__0__MASK, 0x80
.set MISO_1__0__PC, CYREG_PRT1_PC7
.set MISO_1__0__PORT, 1
.set MISO_1__0__SHIFT, 7
.set MISO_1__AG, CYREG_PRT1_AG
.set MISO_1__AMUX, CYREG_PRT1_AMUX
.set MISO_1__BIE, CYREG_PRT1_BIE
.set MISO_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO_1__BYP, CYREG_PRT1_BYP
.set MISO_1__CTL, CYREG_PRT1_CTL
.set MISO_1__DM0, CYREG_PRT1_DM0
.set MISO_1__DM1, CYREG_PRT1_DM1
.set MISO_1__DM2, CYREG_PRT1_DM2
.set MISO_1__DR, CYREG_PRT1_DR
.set MISO_1__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO_1__MASK, 0x80
.set MISO_1__PORT, 1
.set MISO_1__PRT, CYREG_PRT1_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO_1__PS, CYREG_PRT1_PS
.set MISO_1__SHIFT, 7
.set MISO_1__SLW, CYREG_PRT1_SLW

/* MISO_2 */
.set MISO_2__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set MISO_2__0__MASK, 0x80
.set MISO_2__0__PC, CYREG_PRT2_PC7
.set MISO_2__0__PORT, 2
.set MISO_2__0__SHIFT, 7
.set MISO_2__AG, CYREG_PRT2_AG
.set MISO_2__AMUX, CYREG_PRT2_AMUX
.set MISO_2__BIE, CYREG_PRT2_BIE
.set MISO_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO_2__BYP, CYREG_PRT2_BYP
.set MISO_2__CTL, CYREG_PRT2_CTL
.set MISO_2__DM0, CYREG_PRT2_DM0
.set MISO_2__DM1, CYREG_PRT2_DM1
.set MISO_2__DM2, CYREG_PRT2_DM2
.set MISO_2__DR, CYREG_PRT2_DR
.set MISO_2__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO_2__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO_2__MASK, 0x80
.set MISO_2__PORT, 2
.set MISO_2__PRT, CYREG_PRT2_PRT
.set MISO_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO_2__PS, CYREG_PRT2_PS
.set MISO_2__SHIFT, 7
.set MISO_2__SLW, CYREG_PRT2_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set MOSI_1__0__MASK, 0x40
.set MOSI_1__0__PC, CYREG_PRT12_PC6
.set MOSI_1__0__PORT, 12
.set MOSI_1__0__SHIFT, 6
.set MOSI_1__AG, CYREG_PRT12_AG
.set MOSI_1__BIE, CYREG_PRT12_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT12_BYP
.set MOSI_1__DM0, CYREG_PRT12_DM0
.set MOSI_1__DM1, CYREG_PRT12_DM1
.set MOSI_1__DM2, CYREG_PRT12_DM2
.set MOSI_1__DR, CYREG_PRT12_DR
.set MOSI_1__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI_1__MASK, 0x40
.set MOSI_1__PORT, 12
.set MOSI_1__PRT, CYREG_PRT12_PRT
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT12_PS
.set MOSI_1__SHIFT, 6
.set MOSI_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI_1__SLW, CYREG_PRT12_SLW

/* MOSI_2 */
.set MOSI_2__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set MOSI_2__0__MASK, 0x10
.set MOSI_2__0__PC, CYREG_PRT12_PC4
.set MOSI_2__0__PORT, 12
.set MOSI_2__0__SHIFT, 4
.set MOSI_2__AG, CYREG_PRT12_AG
.set MOSI_2__BIE, CYREG_PRT12_BIE
.set MOSI_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI_2__BYP, CYREG_PRT12_BYP
.set MOSI_2__DM0, CYREG_PRT12_DM0
.set MOSI_2__DM1, CYREG_PRT12_DM1
.set MOSI_2__DM2, CYREG_PRT12_DM2
.set MOSI_2__DR, CYREG_PRT12_DR
.set MOSI_2__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI_2__MASK, 0x10
.set MOSI_2__PORT, 12
.set MOSI_2__PRT, CYREG_PRT12_PRT
.set MOSI_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI_2__PS, CYREG_PRT12_PS
.set MOSI_2__SHIFT, 4
.set MOSI_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI_2__SLW, CYREG_PRT12_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set SCLK_1__0__MASK, 0x40
.set SCLK_1__0__PC, CYREG_PRT1_PC6
.set SCLK_1__0__PORT, 1
.set SCLK_1__0__SHIFT, 6
.set SCLK_1__AG, CYREG_PRT1_AG
.set SCLK_1__AMUX, CYREG_PRT1_AMUX
.set SCLK_1__BIE, CYREG_PRT1_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT1_BYP
.set SCLK_1__CTL, CYREG_PRT1_CTL
.set SCLK_1__DM0, CYREG_PRT1_DM0
.set SCLK_1__DM1, CYREG_PRT1_DM1
.set SCLK_1__DM2, CYREG_PRT1_DM2
.set SCLK_1__DR, CYREG_PRT1_DR
.set SCLK_1__INP_DIS, CYREG_PRT1_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT1_LCD_EN
.set SCLK_1__MASK, 0x40
.set SCLK_1__PORT, 1
.set SCLK_1__PRT, CYREG_PRT1_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT1_PS
.set SCLK_1__SHIFT, 6
.set SCLK_1__SLW, CYREG_PRT1_SLW

/* SCLK_2 */
.set SCLK_2__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SCLK_2__0__MASK, 0x20
.set SCLK_2__0__PC, CYREG_PRT12_PC5
.set SCLK_2__0__PORT, 12
.set SCLK_2__0__SHIFT, 5
.set SCLK_2__AG, CYREG_PRT12_AG
.set SCLK_2__BIE, CYREG_PRT12_BIE
.set SCLK_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK_2__BYP, CYREG_PRT12_BYP
.set SCLK_2__DM0, CYREG_PRT12_DM0
.set SCLK_2__DM1, CYREG_PRT12_DM1
.set SCLK_2__DM2, CYREG_PRT12_DM2
.set SCLK_2__DR, CYREG_PRT12_DR
.set SCLK_2__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK_2__MASK, 0x20
.set SCLK_2__PORT, 12
.set SCLK_2__PRT, CYREG_PRT12_PRT
.set SCLK_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK_2__PS, CYREG_PRT12_PS
.set SCLK_2__SHIFT, 5
.set SCLK_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK_2__SLW, CYREG_PRT12_SLW

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB10_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB10_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB10_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB10_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB10_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB10_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x02
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x04
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x04

/* SPIM_2 */
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIM_2_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIM_2_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_RxStsReg__4__POS, 4
.set SPIM_2_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_2_BSPIM_RxStsReg__5__POS, 5
.set SPIM_2_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_2_BSPIM_RxStsReg__6__POS, 6
.set SPIM_2_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_2_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB03_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB03_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB03_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB03_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB03_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB03_F1
.set SPIM_2_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_2_BSPIM_TxStsReg__0__POS, 0
.set SPIM_2_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_2_BSPIM_TxStsReg__1__POS, 1
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_2_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_2_BSPIM_TxStsReg__2__POS, 2
.set SPIM_2_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_2_BSPIM_TxStsReg__3__POS, 3
.set SPIM_2_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_TxStsReg__4__POS, 4
.set SPIM_2_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_2_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_2_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_2_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIM_2_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIM_2_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIM_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_2_IntClock__INDEX, 0x03
.set SPIM_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_2_IntClock__PM_ACT_MSK, 0x08
.set SPIM_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_2_IntClock__PM_STBY_MSK, 0x08

/* IDAC8_1 */
.set IDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set IDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set IDAC8_1_viDAC8__D, CYREG_DAC2_D
.set IDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set IDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set IDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set IDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set IDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set IDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set IDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set IDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* V_T_1_1 */
.set V_T_1_1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set V_T_1_1__0__MASK, 0x20
.set V_T_1_1__0__PC, CYREG_PRT0_PC5
.set V_T_1_1__0__PORT, 0
.set V_T_1_1__0__SHIFT, 5
.set V_T_1_1__AG, CYREG_PRT0_AG
.set V_T_1_1__AMUX, CYREG_PRT0_AMUX
.set V_T_1_1__BIE, CYREG_PRT0_BIE
.set V_T_1_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set V_T_1_1__BYP, CYREG_PRT0_BYP
.set V_T_1_1__CTL, CYREG_PRT0_CTL
.set V_T_1_1__DM0, CYREG_PRT0_DM0
.set V_T_1_1__DM1, CYREG_PRT0_DM1
.set V_T_1_1__DM2, CYREG_PRT0_DM2
.set V_T_1_1__DR, CYREG_PRT0_DR
.set V_T_1_1__INP_DIS, CYREG_PRT0_INP_DIS
.set V_T_1_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set V_T_1_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set V_T_1_1__LCD_EN, CYREG_PRT0_LCD_EN
.set V_T_1_1__MASK, 0x20
.set V_T_1_1__PORT, 0
.set V_T_1_1__PRT, CYREG_PRT0_PRT
.set V_T_1_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set V_T_1_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set V_T_1_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set V_T_1_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set V_T_1_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set V_T_1_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set V_T_1_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set V_T_1_1__PS, CYREG_PRT0_PS
.set V_T_1_1__SHIFT, 5
.set V_T_1_1__SLW, CYREG_PRT0_SLW

/* V_T_1_2 */
.set V_T_1_2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set V_T_1_2__0__MASK, 0x01
.set V_T_1_2__0__PC, CYREG_PRT0_PC0
.set V_T_1_2__0__PORT, 0
.set V_T_1_2__0__SHIFT, 0
.set V_T_1_2__AG, CYREG_PRT0_AG
.set V_T_1_2__AMUX, CYREG_PRT0_AMUX
.set V_T_1_2__BIE, CYREG_PRT0_BIE
.set V_T_1_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set V_T_1_2__BYP, CYREG_PRT0_BYP
.set V_T_1_2__CTL, CYREG_PRT0_CTL
.set V_T_1_2__DM0, CYREG_PRT0_DM0
.set V_T_1_2__DM1, CYREG_PRT0_DM1
.set V_T_1_2__DM2, CYREG_PRT0_DM2
.set V_T_1_2__DR, CYREG_PRT0_DR
.set V_T_1_2__INP_DIS, CYREG_PRT0_INP_DIS
.set V_T_1_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set V_T_1_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set V_T_1_2__LCD_EN, CYREG_PRT0_LCD_EN
.set V_T_1_2__MASK, 0x01
.set V_T_1_2__PORT, 0
.set V_T_1_2__PRT, CYREG_PRT0_PRT
.set V_T_1_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set V_T_1_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set V_T_1_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set V_T_1_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set V_T_1_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set V_T_1_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set V_T_1_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set V_T_1_2__PS, CYREG_PRT0_PS
.set V_T_1_2__SHIFT, 0
.set V_T_1_2__SLW, CYREG_PRT0_SLW

/* vBusPin */
.set vBusPin__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set vBusPin__0__MASK, 0x80
.set vBusPin__0__PC, CYREG_PRT12_PC7
.set vBusPin__0__PORT, 12
.set vBusPin__0__SHIFT, 7
.set vBusPin__AG, CYREG_PRT12_AG
.set vBusPin__BIE, CYREG_PRT12_BIE
.set vBusPin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set vBusPin__BYP, CYREG_PRT12_BYP
.set vBusPin__DM0, CYREG_PRT12_DM0
.set vBusPin__DM1, CYREG_PRT12_DM1
.set vBusPin__DM2, CYREG_PRT12_DM2
.set vBusPin__DR, CYREG_PRT12_DR
.set vBusPin__INP_DIS, CYREG_PRT12_INP_DIS
.set vBusPin__INTSTAT, CYREG_PICU12_INTSTAT
.set vBusPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set vBusPin__MASK, 0x80
.set vBusPin__PORT, 12
.set vBusPin__PRT, CYREG_PRT12_PRT
.set vBusPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set vBusPin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set vBusPin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set vBusPin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set vBusPin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set vBusPin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set vBusPin__PS, CYREG_PRT12_PS
.set vBusPin__SHIFT, 7
.set vBusPin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set vBusPin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set vBusPin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set vBusPin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set vBusPin__SLW, CYREG_PRT12_SLW
.set vBusPin__SNAP, CYREG_PICU12_SNAP

/* CapSense */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10
.set CapSense_BufCH1__CFG0, CYREG_CAPSR_CFG0
.set CapSense_BufCH1__CFG1, CYREG_CAPSR_CFG1
.set CapSense_BufCH1__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH1__PM_ACT_MSK, 0x20
.set CapSense_BufCH1__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH1__PM_STBY_MSK, 0x20
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB10_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB10_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB10_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__3__MASK, 0x08
.set CapSense_ClockGen_SyncCtrl_CtrlReg__3__POS, 3
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x1F
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB10_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB10_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB10_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB10_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB10_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB10_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_CmodCH0__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set CapSense_CmodCH0__0__MASK, 0x10
.set CapSense_CmodCH0__0__PC, CYREG_IO_PC_PRT15_PC4
.set CapSense_CmodCH0__0__PORT, 15
.set CapSense_CmodCH0__0__SHIFT, 4
.set CapSense_CmodCH0__AG, CYREG_PRT15_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT15_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT15_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT15_BYP
.set CapSense_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU15_INTTYPE4
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x10
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_IO_PC_PRT15_PC4
.set CapSense_CmodCH0__Cmod_CH0__PORT, 15
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 4
.set CapSense_CmodCH0__CTL, CYREG_PRT15_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT15_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT15_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT15_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT15_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_CmodCH0__MASK, 0x10
.set CapSense_CmodCH0__PORT, 15
.set CapSense_CmodCH0__PRT, CYREG_PRT15_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT15_PS
.set CapSense_CmodCH0__SHIFT, 4
.set CapSense_CmodCH0__SLW, CYREG_PRT15_SLW
.set CapSense_CmodCH1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set CapSense_CmodCH1__0__MASK, 0x10
.set CapSense_CmodCH1__0__PC, CYREG_PRT1_PC4
.set CapSense_CmodCH1__0__PORT, 1
.set CapSense_CmodCH1__0__SHIFT, 4
.set CapSense_CmodCH1__AG, CYREG_PRT1_AG
.set CapSense_CmodCH1__AMUX, CYREG_PRT1_AMUX
.set CapSense_CmodCH1__BIE, CYREG_PRT1_BIE
.set CapSense_CmodCH1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CapSense_CmodCH1__BYP, CYREG_PRT1_BYP
.set CapSense_CmodCH1__Cmod_CH1__INTTYPE, CYREG_PICU1_INTTYPE4
.set CapSense_CmodCH1__Cmod_CH1__MASK, 0x10
.set CapSense_CmodCH1__Cmod_CH1__PC, CYREG_PRT1_PC4
.set CapSense_CmodCH1__Cmod_CH1__PORT, 1
.set CapSense_CmodCH1__Cmod_CH1__SHIFT, 4
.set CapSense_CmodCH1__CTL, CYREG_PRT1_CTL
.set CapSense_CmodCH1__DM0, CYREG_PRT1_DM0
.set CapSense_CmodCH1__DM1, CYREG_PRT1_DM1
.set CapSense_CmodCH1__DM2, CYREG_PRT1_DM2
.set CapSense_CmodCH1__DR, CYREG_PRT1_DR
.set CapSense_CmodCH1__INP_DIS, CYREG_PRT1_INP_DIS
.set CapSense_CmodCH1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CapSense_CmodCH1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CapSense_CmodCH1__LCD_EN, CYREG_PRT1_LCD_EN
.set CapSense_CmodCH1__MASK, 0x10
.set CapSense_CmodCH1__PORT, 1
.set CapSense_CmodCH1__PRT, CYREG_PRT1_PRT
.set CapSense_CmodCH1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CapSense_CmodCH1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CapSense_CmodCH1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CapSense_CmodCH1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CapSense_CmodCH1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CapSense_CmodCH1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CapSense_CmodCH1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CapSense_CmodCH1__PS, CYREG_PRT1_PS
.set CapSense_CmodCH1__SHIFT, 4
.set CapSense_CmodCH1__SLW, CYREG_PRT1_SLW
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP0_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x01
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 0
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP0_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT0_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 0
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT0_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 0
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x01
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x01
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP0_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP0_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP0_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP0_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP0_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP0_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x01
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 0
.set CapSense_CompCH1_ctComp__CLK, CYREG_CMP3_CLK
.set CapSense_CompCH1_ctComp__CMP_MASK, 0x08
.set CapSense_CompCH1_ctComp__CMP_NUMBER, 3
.set CapSense_CompCH1_ctComp__CR, CYREG_CMP3_CR
.set CapSense_CompCH1_ctComp__LUT__CR, CYREG_LUT3_CR
.set CapSense_CompCH1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH1_ctComp__LUT__MSK_MASK, 0x08
.set CapSense_CompCH1_ctComp__LUT__MSK_SHIFT, 3
.set CapSense_CompCH1_ctComp__LUT__MX, CYREG_LUT3_MX
.set CapSense_CompCH1_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH1_ctComp__LUT__SR_MASK, 0x08
.set CapSense_CompCH1_ctComp__LUT__SR_SHIFT, 3
.set CapSense_CompCH1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH1_ctComp__PM_ACT_MSK, 0x08
.set CapSense_CompCH1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH1_ctComp__PM_STBY_MSK, 0x08
.set CapSense_CompCH1_ctComp__SW0, CYREG_CMP3_SW0
.set CapSense_CompCH1_ctComp__SW2, CYREG_CMP3_SW2
.set CapSense_CompCH1_ctComp__SW3, CYREG_CMP3_SW3
.set CapSense_CompCH1_ctComp__SW4, CYREG_CMP3_SW4
.set CapSense_CompCH1_ctComp__SW6, CYREG_CMP3_SW6
.set CapSense_CompCH1_ctComp__TR0, CYREG_CMP3_TR0
.set CapSense_CompCH1_ctComp__TR1, CYREG_CMP3_TR1
.set CapSense_CompCH1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set CapSense_CompCH1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set CapSense_CompCH1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set CapSense_CompCH1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set CapSense_CompCH1_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH1_ctComp__WRK_MASK, 0x08
.set CapSense_CompCH1_ctComp__WRK_SHIFT, 3
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC0_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC0_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC0_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC0_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC0_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC0_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC0_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC0_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC0_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC0_TST
.set CapSense_IdacCH1_viDAC8__CR0, CYREG_DAC1_CR0
.set CapSense_IdacCH1_viDAC8__CR1, CYREG_DAC1_CR1
.set CapSense_IdacCH1_viDAC8__D, CYREG_DAC1_D
.set CapSense_IdacCH1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH1_viDAC8__PM_ACT_MSK, 0x02
.set CapSense_IdacCH1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH1_viDAC8__PM_STBY_MSK, 0x02
.set CapSense_IdacCH1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set CapSense_IdacCH1_viDAC8__SW0, CYREG_DAC1_SW0
.set CapSense_IdacCH1_viDAC8__SW2, CYREG_DAC1_SW2
.set CapSense_IdacCH1_viDAC8__SW3, CYREG_DAC1_SW3
.set CapSense_IdacCH1_viDAC8__SW4, CYREG_DAC1_SW4
.set CapSense_IdacCH1_viDAC8__TR, CYREG_DAC1_TR
.set CapSense_IdacCH1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set CapSense_IdacCH1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set CapSense_IdacCH1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set CapSense_IdacCH1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set CapSense_IdacCH1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set CapSense_IdacCH1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set CapSense_IdacCH1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set CapSense_IdacCH1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set CapSense_IdacCH1_viDAC8__TST, CYREG_DAC1_TST
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__INDEX, 0x01
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x02
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x02
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x02
.set CapSense_IsrCH0__INTC_NUMBER, 1
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 5
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CapSense_IsrCH1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH1__INTC_MASK, 0x04
.set CapSense_IsrCH1__INTC_NUMBER, 2
.set CapSense_IsrCH1__INTC_PRIOR_NUM, 5
.set CapSense_IsrCH1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set CapSense_IsrCH1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB14_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB14_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB14_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB14_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB14_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB14_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB15_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB15_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB15_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB15_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB15_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB15_F1
.set CapSense_MeasureCH1_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_MeasureCH1_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_MeasureCH1_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_MeasureCH1_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_MeasureCH1_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_MeasureCH1_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_MeasureCH1_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_MeasureCH1_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_MeasureCH1_UDB_Counter_u0__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_MeasureCH1_UDB_Counter_u0__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_MeasureCH1_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_MeasureCH1_UDB_Counter_u0__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_MeasureCH1_UDB_Counter_u0__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_MeasureCH1_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_MeasureCH1_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_MeasureCH1_UDB_Counter_u0__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_MeasureCH1_UDB_Counter_u0__F1_REG, CYREG_B0_UDB11_F1
.set CapSense_MeasureCH1_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set CapSense_MeasureCH1_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set CapSense_MeasureCH1_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set CapSense_MeasureCH1_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set CapSense_MeasureCH1_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_MeasureCH1_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set CapSense_MeasureCH1_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set CapSense_MeasureCH1_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set CapSense_MeasureCH1_UDB_Window_u0__A0_REG, CYREG_B0_UDB09_A0
.set CapSense_MeasureCH1_UDB_Window_u0__A1_REG, CYREG_B0_UDB09_A1
.set CapSense_MeasureCH1_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set CapSense_MeasureCH1_UDB_Window_u0__D0_REG, CYREG_B0_UDB09_D0
.set CapSense_MeasureCH1_UDB_Window_u0__D1_REG, CYREG_B0_UDB09_D1
.set CapSense_MeasureCH1_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_MeasureCH1_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set CapSense_MeasureCH1_UDB_Window_u0__F0_REG, CYREG_B0_UDB09_F0
.set CapSense_MeasureCH1_UDB_Window_u0__F1_REG, CYREG_B0_UDB09_F1
.set CapSense_PortCH0__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_PortCH0__0__MASK, 0x01
.set CapSense_PortCH0__0__PC, CYREG_PRT2_PC0
.set CapSense_PortCH0__0__PORT, 2
.set CapSense_PortCH0__0__SHIFT, 0
.set CapSense_PortCH0__1__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_PortCH0__1__MASK, 0x04
.set CapSense_PortCH0__1__PC, CYREG_PRT2_PC2
.set CapSense_PortCH0__1__PORT, 2
.set CapSense_PortCH0__1__SHIFT, 2
.set CapSense_PortCH0__2__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_PortCH0__2__MASK, 0x10
.set CapSense_PortCH0__2__PC, CYREG_PRT2_PC4
.set CapSense_PortCH0__2__PORT, 2
.set CapSense_PortCH0__2__SHIFT, 4
.set CapSense_PortCH0__3__INTTYPE, CYREG_PICU2_INTTYPE6
.set CapSense_PortCH0__3__MASK, 0x40
.set CapSense_PortCH0__3__PC, CYREG_PRT2_PC6
.set CapSense_PortCH0__3__PORT, 2
.set CapSense_PortCH0__3__SHIFT, 6
.set CapSense_PortCH0__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button0__BTN__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_PortCH0__Button0__BTN__MASK, 0x01
.set CapSense_PortCH0__Button0__BTN__PC, CYREG_PRT2_PC0
.set CapSense_PortCH0__Button0__BTN__PORT, 2
.set CapSense_PortCH0__Button0__BTN__SHIFT, 0
.set CapSense_PortCH0__Button1__BTN__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_PortCH0__Button1__BTN__MASK, 0x04
.set CapSense_PortCH0__Button1__BTN__PC, CYREG_PRT2_PC2
.set CapSense_PortCH0__Button1__BTN__PORT, 2
.set CapSense_PortCH0__Button1__BTN__SHIFT, 2
.set CapSense_PortCH0__Button2__BTN__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_PortCH0__Button2__BTN__MASK, 0x10
.set CapSense_PortCH0__Button2__BTN__PC, CYREG_PRT2_PC4
.set CapSense_PortCH0__Button2__BTN__PORT, 2
.set CapSense_PortCH0__Button2__BTN__SHIFT, 4
.set CapSense_PortCH0__Button3__BTN__INTTYPE, CYREG_PICU2_INTTYPE6
.set CapSense_PortCH0__Button3__BTN__MASK, 0x40
.set CapSense_PortCH0__Button3__BTN__PC, CYREG_PRT2_PC6
.set CapSense_PortCH0__Button3__BTN__PORT, 2
.set CapSense_PortCH0__Button3__BTN__SHIFT, 6
.set CapSense_PortCH0__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CapSense_PortCH0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__PORT, 2
.set CapSense_PortCH0__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set CapSense_PortCH1__0__MASK, 0x01
.set CapSense_PortCH1__0__PC, CYREG_PRT3_PC0
.set CapSense_PortCH1__0__PORT, 3
.set CapSense_PortCH1__0__SHIFT, 0
.set CapSense_PortCH1__1__INTTYPE, CYREG_PICU3_INTTYPE3
.set CapSense_PortCH1__1__MASK, 0x08
.set CapSense_PortCH1__1__PC, CYREG_PRT3_PC3
.set CapSense_PortCH1__1__PORT, 3
.set CapSense_PortCH1__1__SHIFT, 3
.set CapSense_PortCH1__2__INTTYPE, CYREG_PICU3_INTTYPE5
.set CapSense_PortCH1__2__MASK, 0x20
.set CapSense_PortCH1__2__PC, CYREG_PRT3_PC5
.set CapSense_PortCH1__2__PORT, 3
.set CapSense_PortCH1__2__SHIFT, 5
.set CapSense_PortCH1__3__INTTYPE, CYREG_PICU3_INTTYPE7
.set CapSense_PortCH1__3__MASK, 0x80
.set CapSense_PortCH1__3__PC, CYREG_PRT3_PC7
.set CapSense_PortCH1__3__PORT, 3
.set CapSense_PortCH1__3__SHIFT, 7
.set CapSense_PortCH1__AG, CYREG_PRT3_AG
.set CapSense_PortCH1__AMUX, CYREG_PRT3_AMUX
.set CapSense_PortCH1__BIE, CYREG_PRT3_BIE
.set CapSense_PortCH1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_PortCH1__Button4__BTN__INTTYPE, CYREG_PICU3_INTTYPE0
.set CapSense_PortCH1__Button4__BTN__MASK, 0x01
.set CapSense_PortCH1__Button4__BTN__PC, CYREG_PRT3_PC0
.set CapSense_PortCH1__Button4__BTN__PORT, 3
.set CapSense_PortCH1__Button4__BTN__SHIFT, 0
.set CapSense_PortCH1__Button5__BTN__INTTYPE, CYREG_PICU3_INTTYPE3
.set CapSense_PortCH1__Button5__BTN__MASK, 0x08
.set CapSense_PortCH1__Button5__BTN__PC, CYREG_PRT3_PC3
.set CapSense_PortCH1__Button5__BTN__PORT, 3
.set CapSense_PortCH1__Button5__BTN__SHIFT, 3
.set CapSense_PortCH1__Button6__BTN__INTTYPE, CYREG_PICU3_INTTYPE5
.set CapSense_PortCH1__Button6__BTN__MASK, 0x20
.set CapSense_PortCH1__Button6__BTN__PC, CYREG_PRT3_PC5
.set CapSense_PortCH1__Button6__BTN__PORT, 3
.set CapSense_PortCH1__Button6__BTN__SHIFT, 5
.set CapSense_PortCH1__Button7__BTN__INTTYPE, CYREG_PICU3_INTTYPE7
.set CapSense_PortCH1__Button7__BTN__MASK, 0x80
.set CapSense_PortCH1__Button7__BTN__PC, CYREG_PRT3_PC7
.set CapSense_PortCH1__Button7__BTN__PORT, 3
.set CapSense_PortCH1__Button7__BTN__SHIFT, 7
.set CapSense_PortCH1__BYP, CYREG_PRT3_BYP
.set CapSense_PortCH1__CTL, CYREG_PRT3_CTL
.set CapSense_PortCH1__DM0, CYREG_PRT3_DM0
.set CapSense_PortCH1__DM1, CYREG_PRT3_DM1
.set CapSense_PortCH1__DM2, CYREG_PRT3_DM2
.set CapSense_PortCH1__DR, CYREG_PRT3_DR
.set CapSense_PortCH1__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_PortCH1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CapSense_PortCH1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_PortCH1__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_PortCH1__PORT, 3
.set CapSense_PortCH1__PRT, CYREG_PRT3_PRT
.set CapSense_PortCH1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_PortCH1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_PortCH1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_PortCH1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_PortCH1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_PortCH1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_PortCH1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_PortCH1__PS, CYREG_PRT3_PS
.set CapSense_PortCH1__SLW, CYREG_PRT3_SLW

/* DMA_1_RX */
.set DMA_1_RX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_1_RX__DRQ_NUMBER, 2
.set DMA_1_RX__NUMBEROF_TDS, 0
.set DMA_1_RX__PRIORITY, 3
.set DMA_1_RX__TERMIN_EN, 0
.set DMA_1_RX__TERMIN_SEL, 0
.set DMA_1_RX__TERMOUT0_EN, 0
.set DMA_1_RX__TERMOUT0_SEL, 0
.set DMA_1_RX__TERMOUT1_EN, 0
.set DMA_1_RX__TERMOUT1_SEL, 0

/* DMA_1_TX */
.set DMA_1_TX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_1_TX__DRQ_NUMBER, 3
.set DMA_1_TX__NUMBEROF_TDS, 0
.set DMA_1_TX__PRIORITY, 3
.set DMA_1_TX__TERMIN_EN, 0
.set DMA_1_TX__TERMIN_SEL, 0
.set DMA_1_TX__TERMOUT0_EN, 0
.set DMA_1_TX__TERMOUT0_SEL, 0
.set DMA_1_TX__TERMOUT1_EN, 0
.set DMA_1_TX__TERMOUT1_SEL, 0

/* DMA_2_RX */
.set DMA_2_RX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_2_RX__DRQ_NUMBER, 4
.set DMA_2_RX__NUMBEROF_TDS, 0
.set DMA_2_RX__PRIORITY, 3
.set DMA_2_RX__TERMIN_EN, 0
.set DMA_2_RX__TERMIN_SEL, 0
.set DMA_2_RX__TERMOUT0_EN, 0
.set DMA_2_RX__TERMOUT0_SEL, 0
.set DMA_2_RX__TERMOUT1_EN, 0
.set DMA_2_RX__TERMOUT1_SEL, 0

/* DMA_2_TX */
.set DMA_2_TX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_2_TX__DRQ_NUMBER, 5
.set DMA_2_TX__NUMBEROF_TDS, 0
.set DMA_2_TX__PRIORITY, 3
.set DMA_2_TX__TERMIN_EN, 0
.set DMA_2_TX__TERMIN_SEL, 0
.set DMA_2_TX__TERMOUT0_EN, 0
.set DMA_2_TX__TERMOUT0_SEL, 0
.set DMA_2_TX__TERMOUT1_EN, 0
.set DMA_2_TX__TERMOUT1_SEL, 0

/* ExtMUXS0 */
.set ExtMUXS0__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set ExtMUXS0__0__MASK, 0x01
.set ExtMUXS0__0__PC, CYREG_IO_PC_PRT15_PC0
.set ExtMUXS0__0__PORT, 15
.set ExtMUXS0__0__SHIFT, 0
.set ExtMUXS0__AG, CYREG_PRT15_AG
.set ExtMUXS0__AMUX, CYREG_PRT15_AMUX
.set ExtMUXS0__BIE, CYREG_PRT15_BIE
.set ExtMUXS0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ExtMUXS0__BYP, CYREG_PRT15_BYP
.set ExtMUXS0__CTL, CYREG_PRT15_CTL
.set ExtMUXS0__DM0, CYREG_PRT15_DM0
.set ExtMUXS0__DM1, CYREG_PRT15_DM1
.set ExtMUXS0__DM2, CYREG_PRT15_DM2
.set ExtMUXS0__DR, CYREG_PRT15_DR
.set ExtMUXS0__INP_DIS, CYREG_PRT15_INP_DIS
.set ExtMUXS0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ExtMUXS0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ExtMUXS0__LCD_EN, CYREG_PRT15_LCD_EN
.set ExtMUXS0__MASK, 0x01
.set ExtMUXS0__PORT, 15
.set ExtMUXS0__PRT, CYREG_PRT15_PRT
.set ExtMUXS0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ExtMUXS0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ExtMUXS0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ExtMUXS0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ExtMUXS0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ExtMUXS0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ExtMUXS0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ExtMUXS0__PS, CYREG_PRT15_PS
.set ExtMUXS0__SHIFT, 0
.set ExtMUXS0__SLW, CYREG_PRT15_SLW

/* ExtMUXS1 */
.set ExtMUXS1__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set ExtMUXS1__0__MASK, 0x02
.set ExtMUXS1__0__PC, CYREG_IO_PC_PRT15_PC1
.set ExtMUXS1__0__PORT, 15
.set ExtMUXS1__0__SHIFT, 1
.set ExtMUXS1__AG, CYREG_PRT15_AG
.set ExtMUXS1__AMUX, CYREG_PRT15_AMUX
.set ExtMUXS1__BIE, CYREG_PRT15_BIE
.set ExtMUXS1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ExtMUXS1__BYP, CYREG_PRT15_BYP
.set ExtMUXS1__CTL, CYREG_PRT15_CTL
.set ExtMUXS1__DM0, CYREG_PRT15_DM0
.set ExtMUXS1__DM1, CYREG_PRT15_DM1
.set ExtMUXS1__DM2, CYREG_PRT15_DM2
.set ExtMUXS1__DR, CYREG_PRT15_DR
.set ExtMUXS1__INP_DIS, CYREG_PRT15_INP_DIS
.set ExtMUXS1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ExtMUXS1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ExtMUXS1__LCD_EN, CYREG_PRT15_LCD_EN
.set ExtMUXS1__MASK, 0x02
.set ExtMUXS1__PORT, 15
.set ExtMUXS1__PRT, CYREG_PRT15_PRT
.set ExtMUXS1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ExtMUXS1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ExtMUXS1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ExtMUXS1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ExtMUXS1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ExtMUXS1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ExtMUXS1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ExtMUXS1__PS, CYREG_PRT15_PS
.set ExtMUXS1__SHIFT, 1
.set ExtMUXS1__SLW, CYREG_PRT15_SLW

/* IDAC_OUT */
.set IDAC_OUT__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set IDAC_OUT__0__MASK, 0x80
.set IDAC_OUT__0__PC, CYREG_PRT0_PC7
.set IDAC_OUT__0__PORT, 0
.set IDAC_OUT__0__SHIFT, 7
.set IDAC_OUT__AG, CYREG_PRT0_AG
.set IDAC_OUT__AMUX, CYREG_PRT0_AMUX
.set IDAC_OUT__BIE, CYREG_PRT0_BIE
.set IDAC_OUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IDAC_OUT__BYP, CYREG_PRT0_BYP
.set IDAC_OUT__CTL, CYREG_PRT0_CTL
.set IDAC_OUT__DM0, CYREG_PRT0_DM0
.set IDAC_OUT__DM1, CYREG_PRT0_DM1
.set IDAC_OUT__DM2, CYREG_PRT0_DM2
.set IDAC_OUT__DR, CYREG_PRT0_DR
.set IDAC_OUT__INP_DIS, CYREG_PRT0_INP_DIS
.set IDAC_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IDAC_OUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IDAC_OUT__LCD_EN, CYREG_PRT0_LCD_EN
.set IDAC_OUT__MASK, 0x80
.set IDAC_OUT__PORT, 0
.set IDAC_OUT__PRT, CYREG_PRT0_PRT
.set IDAC_OUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IDAC_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IDAC_OUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IDAC_OUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IDAC_OUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IDAC_OUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IDAC_OUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IDAC_OUT__PS, CYREG_PRT0_PS
.set IDAC_OUT__SHIFT, 7
.set IDAC_OUT__SLW, CYREG_PRT0_SLW

/* blue_LED */
.set blue_LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set blue_LED__0__MASK, 0x02
.set blue_LED__0__PC, CYREG_PRT2_PC1
.set blue_LED__0__PORT, 2
.set blue_LED__0__SHIFT, 1
.set blue_LED__AG, CYREG_PRT2_AG
.set blue_LED__AMUX, CYREG_PRT2_AMUX
.set blue_LED__BIE, CYREG_PRT2_BIE
.set blue_LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set blue_LED__BYP, CYREG_PRT2_BYP
.set blue_LED__CTL, CYREG_PRT2_CTL
.set blue_LED__DM0, CYREG_PRT2_DM0
.set blue_LED__DM1, CYREG_PRT2_DM1
.set blue_LED__DM2, CYREG_PRT2_DM2
.set blue_LED__DR, CYREG_PRT2_DR
.set blue_LED__INP_DIS, CYREG_PRT2_INP_DIS
.set blue_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set blue_LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set blue_LED__LCD_EN, CYREG_PRT2_LCD_EN
.set blue_LED__MASK, 0x02
.set blue_LED__PORT, 2
.set blue_LED__PRT, CYREG_PRT2_PRT
.set blue_LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set blue_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set blue_LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set blue_LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set blue_LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set blue_LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set blue_LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set blue_LED__PS, CYREG_PRT2_PS
.set blue_LED__SHIFT, 1
.set blue_LED__SLW, CYREG_PRT2_SLW

/* cv_pedal */
.set cv_pedal__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set cv_pedal__0__MASK, 0x10
.set cv_pedal__0__PC, CYREG_PRT3_PC4
.set cv_pedal__0__PORT, 3
.set cv_pedal__0__SHIFT, 4
.set cv_pedal__AG, CYREG_PRT3_AG
.set cv_pedal__AMUX, CYREG_PRT3_AMUX
.set cv_pedal__BIE, CYREG_PRT3_BIE
.set cv_pedal__BIT_MASK, CYREG_PRT3_BIT_MASK
.set cv_pedal__BYP, CYREG_PRT3_BYP
.set cv_pedal__CTL, CYREG_PRT3_CTL
.set cv_pedal__DM0, CYREG_PRT3_DM0
.set cv_pedal__DM1, CYREG_PRT3_DM1
.set cv_pedal__DM2, CYREG_PRT3_DM2
.set cv_pedal__DR, CYREG_PRT3_DR
.set cv_pedal__INP_DIS, CYREG_PRT3_INP_DIS
.set cv_pedal__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set cv_pedal__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set cv_pedal__LCD_EN, CYREG_PRT3_LCD_EN
.set cv_pedal__MASK, 0x10
.set cv_pedal__PORT, 3
.set cv_pedal__PRT, CYREG_PRT3_PRT
.set cv_pedal__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set cv_pedal__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set cv_pedal__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set cv_pedal__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set cv_pedal__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set cv_pedal__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set cv_pedal__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set cv_pedal__PS, CYREG_PRT3_PS
.set cv_pedal__SHIFT, 4
.set cv_pedal__SLW, CYREG_PRT3_SLW

/* joy_x_25 */
.set joy_x_25__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set joy_x_25__0__MASK, 0x20
.set joy_x_25__0__PC, CYREG_PRT2_PC5
.set joy_x_25__0__PORT, 2
.set joy_x_25__0__SHIFT, 5
.set joy_x_25__AG, CYREG_PRT2_AG
.set joy_x_25__AMUX, CYREG_PRT2_AMUX
.set joy_x_25__BIE, CYREG_PRT2_BIE
.set joy_x_25__BIT_MASK, CYREG_PRT2_BIT_MASK
.set joy_x_25__BYP, CYREG_PRT2_BYP
.set joy_x_25__CTL, CYREG_PRT2_CTL
.set joy_x_25__DM0, CYREG_PRT2_DM0
.set joy_x_25__DM1, CYREG_PRT2_DM1
.set joy_x_25__DM2, CYREG_PRT2_DM2
.set joy_x_25__DR, CYREG_PRT2_DR
.set joy_x_25__INP_DIS, CYREG_PRT2_INP_DIS
.set joy_x_25__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set joy_x_25__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set joy_x_25__LCD_EN, CYREG_PRT2_LCD_EN
.set joy_x_25__MASK, 0x20
.set joy_x_25__PORT, 2
.set joy_x_25__PRT, CYREG_PRT2_PRT
.set joy_x_25__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set joy_x_25__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set joy_x_25__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set joy_x_25__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set joy_x_25__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set joy_x_25__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set joy_x_25__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set joy_x_25__PS, CYREG_PRT2_PS
.set joy_x_25__SHIFT, 5
.set joy_x_25__SLW, CYREG_PRT2_SLW

/* joy_y_23 */
.set joy_y_23__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set joy_y_23__0__MASK, 0x08
.set joy_y_23__0__PC, CYREG_PRT2_PC3
.set joy_y_23__0__PORT, 2
.set joy_y_23__0__SHIFT, 3
.set joy_y_23__AG, CYREG_PRT2_AG
.set joy_y_23__AMUX, CYREG_PRT2_AMUX
.set joy_y_23__BIE, CYREG_PRT2_BIE
.set joy_y_23__BIT_MASK, CYREG_PRT2_BIT_MASK
.set joy_y_23__BYP, CYREG_PRT2_BYP
.set joy_y_23__CTL, CYREG_PRT2_CTL
.set joy_y_23__DM0, CYREG_PRT2_DM0
.set joy_y_23__DM1, CYREG_PRT2_DM1
.set joy_y_23__DM2, CYREG_PRT2_DM2
.set joy_y_23__DR, CYREG_PRT2_DR
.set joy_y_23__INP_DIS, CYREG_PRT2_INP_DIS
.set joy_y_23__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set joy_y_23__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set joy_y_23__LCD_EN, CYREG_PRT2_LCD_EN
.set joy_y_23__MASK, 0x08
.set joy_y_23__PORT, 2
.set joy_y_23__PRT, CYREG_PRT2_PRT
.set joy_y_23__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set joy_y_23__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set joy_y_23__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set joy_y_23__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set joy_y_23__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set joy_y_23__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set joy_y_23__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set joy_y_23__PS, CYREG_PRT2_PS
.set joy_y_23__SHIFT, 3
.set joy_y_23__SLW, CYREG_PRT2_SLW

/* ExtMUX_EN */
.set ExtMUX_EN__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set ExtMUX_EN__0__MASK, 0x20
.set ExtMUX_EN__0__PC, CYREG_IO_PC_PRT15_PC5
.set ExtMUX_EN__0__PORT, 15
.set ExtMUX_EN__0__SHIFT, 5
.set ExtMUX_EN__AG, CYREG_PRT15_AG
.set ExtMUX_EN__AMUX, CYREG_PRT15_AMUX
.set ExtMUX_EN__BIE, CYREG_PRT15_BIE
.set ExtMUX_EN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ExtMUX_EN__BYP, CYREG_PRT15_BYP
.set ExtMUX_EN__CTL, CYREG_PRT15_CTL
.set ExtMUX_EN__DM0, CYREG_PRT15_DM0
.set ExtMUX_EN__DM1, CYREG_PRT15_DM1
.set ExtMUX_EN__DM2, CYREG_PRT15_DM2
.set ExtMUX_EN__DR, CYREG_PRT15_DR
.set ExtMUX_EN__INP_DIS, CYREG_PRT15_INP_DIS
.set ExtMUX_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ExtMUX_EN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ExtMUX_EN__LCD_EN, CYREG_PRT15_LCD_EN
.set ExtMUX_EN__MASK, 0x20
.set ExtMUX_EN__PORT, 15
.set ExtMUX_EN__PRT, CYREG_PRT15_PRT
.set ExtMUX_EN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ExtMUX_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ExtMUX_EN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ExtMUX_EN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ExtMUX_EN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ExtMUX_EN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ExtMUX_EN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ExtMUX_EN__PS, CYREG_PRT15_PS
.set ExtMUX_EN__SHIFT, 5
.set ExtMUX_EN__SLW, CYREG_PRT15_SLW

/* SPI_ready */
.set SPI_ready__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SPI_ready__0__MASK, 0x40
.set SPI_ready__0__PC, CYREG_PRT0_PC6
.set SPI_ready__0__PORT, 0
.set SPI_ready__0__SHIFT, 6
.set SPI_ready__AG, CYREG_PRT0_AG
.set SPI_ready__AMUX, CYREG_PRT0_AMUX
.set SPI_ready__BIE, CYREG_PRT0_BIE
.set SPI_ready__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SPI_ready__BYP, CYREG_PRT0_BYP
.set SPI_ready__CTL, CYREG_PRT0_CTL
.set SPI_ready__DM0, CYREG_PRT0_DM0
.set SPI_ready__DM1, CYREG_PRT0_DM1
.set SPI_ready__DM2, CYREG_PRT0_DM2
.set SPI_ready__DR, CYREG_PRT0_DR
.set SPI_ready__INP_DIS, CYREG_PRT0_INP_DIS
.set SPI_ready__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SPI_ready__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SPI_ready__LCD_EN, CYREG_PRT0_LCD_EN
.set SPI_ready__MASK, 0x40
.set SPI_ready__PORT, 0
.set SPI_ready__PRT, CYREG_PRT0_PRT
.set SPI_ready__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SPI_ready__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SPI_ready__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SPI_ready__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SPI_ready__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SPI_ready__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SPI_ready__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SPI_ready__PS, CYREG_PRT0_PS
.set SPI_ready__SHIFT, 6
.set SPI_ready__SLW, CYREG_PRT0_SLW

/* knob_1_01 */
.set knob_1_01__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set knob_1_01__0__MASK, 0x02
.set knob_1_01__0__PC, CYREG_PRT0_PC1
.set knob_1_01__0__PORT, 0
.set knob_1_01__0__SHIFT, 1
.set knob_1_01__AG, CYREG_PRT0_AG
.set knob_1_01__AMUX, CYREG_PRT0_AMUX
.set knob_1_01__BIE, CYREG_PRT0_BIE
.set knob_1_01__BIT_MASK, CYREG_PRT0_BIT_MASK
.set knob_1_01__BYP, CYREG_PRT0_BYP
.set knob_1_01__CTL, CYREG_PRT0_CTL
.set knob_1_01__DM0, CYREG_PRT0_DM0
.set knob_1_01__DM1, CYREG_PRT0_DM1
.set knob_1_01__DM2, CYREG_PRT0_DM2
.set knob_1_01__DR, CYREG_PRT0_DR
.set knob_1_01__INP_DIS, CYREG_PRT0_INP_DIS
.set knob_1_01__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set knob_1_01__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set knob_1_01__LCD_EN, CYREG_PRT0_LCD_EN
.set knob_1_01__MASK, 0x02
.set knob_1_01__PORT, 0
.set knob_1_01__PRT, CYREG_PRT0_PRT
.set knob_1_01__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set knob_1_01__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set knob_1_01__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set knob_1_01__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set knob_1_01__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set knob_1_01__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set knob_1_01__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set knob_1_01__PS, CYREG_PRT0_PS
.set knob_1_01__SHIFT, 1
.set knob_1_01__SLW, CYREG_PRT0_SLW

/* knob_2_36 */
.set knob_2_36__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set knob_2_36__0__MASK, 0x40
.set knob_2_36__0__PC, CYREG_PRT3_PC6
.set knob_2_36__0__PORT, 3
.set knob_2_36__0__SHIFT, 6
.set knob_2_36__AG, CYREG_PRT3_AG
.set knob_2_36__AMUX, CYREG_PRT3_AMUX
.set knob_2_36__BIE, CYREG_PRT3_BIE
.set knob_2_36__BIT_MASK, CYREG_PRT3_BIT_MASK
.set knob_2_36__BYP, CYREG_PRT3_BYP
.set knob_2_36__CTL, CYREG_PRT3_CTL
.set knob_2_36__DM0, CYREG_PRT3_DM0
.set knob_2_36__DM1, CYREG_PRT3_DM1
.set knob_2_36__DM2, CYREG_PRT3_DM2
.set knob_2_36__DR, CYREG_PRT3_DR
.set knob_2_36__INP_DIS, CYREG_PRT3_INP_DIS
.set knob_2_36__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set knob_2_36__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set knob_2_36__LCD_EN, CYREG_PRT3_LCD_EN
.set knob_2_36__MASK, 0x40
.set knob_2_36__PORT, 3
.set knob_2_36__PRT, CYREG_PRT3_PRT
.set knob_2_36__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set knob_2_36__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set knob_2_36__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set knob_2_36__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set knob_2_36__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set knob_2_36__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set knob_2_36__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set knob_2_36__PS, CYREG_PRT3_PS
.set knob_2_36__SHIFT, 6
.set knob_2_36__SLW, CYREG_PRT3_SLW

/* my_Vbus_ISR */
.set my_Vbus_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set my_Vbus_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set my_Vbus_ISR__INTC_MASK, 0x800
.set my_Vbus_ISR__INTC_NUMBER, 11
.set my_Vbus_ISR__INTC_PRIOR_NUM, 6
.set my_Vbus_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set my_Vbus_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set my_Vbus_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1 */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB13_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB08_ST
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 6
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 4
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 6
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x04
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x10
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x10
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 6
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 7
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 4
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 7
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* CV_pedal_sense */
.set CV_pedal_sense__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set CV_pedal_sense__0__MASK, 0x04
.set CV_pedal_sense__0__PC, CYREG_PRT3_PC2
.set CV_pedal_sense__0__PORT, 3
.set CV_pedal_sense__0__SHIFT, 2
.set CV_pedal_sense__AG, CYREG_PRT3_AG
.set CV_pedal_sense__AMUX, CYREG_PRT3_AMUX
.set CV_pedal_sense__BIE, CYREG_PRT3_BIE
.set CV_pedal_sense__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CV_pedal_sense__BYP, CYREG_PRT3_BYP
.set CV_pedal_sense__CTL, CYREG_PRT3_CTL
.set CV_pedal_sense__DM0, CYREG_PRT3_DM0
.set CV_pedal_sense__DM1, CYREG_PRT3_DM1
.set CV_pedal_sense__DM2, CYREG_PRT3_DM2
.set CV_pedal_sense__DR, CYREG_PRT3_DR
.set CV_pedal_sense__INP_DIS, CYREG_PRT3_INP_DIS
.set CV_pedal_sense__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CV_pedal_sense__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CV_pedal_sense__LCD_EN, CYREG_PRT3_LCD_EN
.set CV_pedal_sense__MASK, 0x04
.set CV_pedal_sense__PORT, 3
.set CV_pedal_sense__PRT, CYREG_PRT3_PRT
.set CV_pedal_sense__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CV_pedal_sense__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CV_pedal_sense__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CV_pedal_sense__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CV_pedal_sense__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CV_pedal_sense__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CV_pedal_sense__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CV_pedal_sense__PS, CYREG_PRT3_PS
.set CV_pedal_sense__SHIFT, 2
.set CV_pedal_sense__SLW, CYREG_PRT3_SLW

/* fretted_latching */
.set fretted_latching__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set fretted_latching__0__MASK, 0x08
.set fretted_latching__0__PC, CYREG_PRT12_PC3
.set fretted_latching__0__PORT, 12
.set fretted_latching__0__SHIFT, 3
.set fretted_latching__AG, CYREG_PRT12_AG
.set fretted_latching__BIE, CYREG_PRT12_BIE
.set fretted_latching__BIT_MASK, CYREG_PRT12_BIT_MASK
.set fretted_latching__BYP, CYREG_PRT12_BYP
.set fretted_latching__DM0, CYREG_PRT12_DM0
.set fretted_latching__DM1, CYREG_PRT12_DM1
.set fretted_latching__DM2, CYREG_PRT12_DM2
.set fretted_latching__DR, CYREG_PRT12_DR
.set fretted_latching__INP_DIS, CYREG_PRT12_INP_DIS
.set fretted_latching__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set fretted_latching__MASK, 0x08
.set fretted_latching__PORT, 12
.set fretted_latching__PRT, CYREG_PRT12_PRT
.set fretted_latching__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set fretted_latching__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set fretted_latching__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set fretted_latching__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set fretted_latching__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set fretted_latching__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set fretted_latching__PS, CYREG_PRT12_PS
.set fretted_latching__SHIFT, 3
.set fretted_latching__SIO_CFG, CYREG_PRT12_SIO_CFG
.set fretted_latching__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set fretted_latching__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set fretted_latching__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set fretted_latching__SLW, CYREG_PRT12_SLW

/* fretted_momentary */
.set fretted_momentary__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set fretted_momentary__0__MASK, 0x04
.set fretted_momentary__0__PC, CYREG_PRT12_PC2
.set fretted_momentary__0__PORT, 12
.set fretted_momentary__0__SHIFT, 2
.set fretted_momentary__AG, CYREG_PRT12_AG
.set fretted_momentary__BIE, CYREG_PRT12_BIE
.set fretted_momentary__BIT_MASK, CYREG_PRT12_BIT_MASK
.set fretted_momentary__BYP, CYREG_PRT12_BYP
.set fretted_momentary__DM0, CYREG_PRT12_DM0
.set fretted_momentary__DM1, CYREG_PRT12_DM1
.set fretted_momentary__DM2, CYREG_PRT12_DM2
.set fretted_momentary__DR, CYREG_PRT12_DR
.set fretted_momentary__INP_DIS, CYREG_PRT12_INP_DIS
.set fretted_momentary__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set fretted_momentary__MASK, 0x04
.set fretted_momentary__PORT, 12
.set fretted_momentary__PRT, CYREG_PRT12_PRT
.set fretted_momentary__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set fretted_momentary__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set fretted_momentary__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set fretted_momentary__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set fretted_momentary__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set fretted_momentary__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set fretted_momentary__PS, CYREG_PRT12_PS
.set fretted_momentary__SHIFT, 2
.set fretted_momentary__SIO_CFG, CYREG_PRT12_SIO_CFG
.set fretted_momentary__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set fretted_momentary__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set fretted_momentary__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set fretted_momentary__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 78857142
.set BCLK__BUS_CLK__KHZ, 78857
.set BCLK__BUS_CLK__MHZ, 78
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000800F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x2000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x000000FF
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
