<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_uart_int</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IRQ</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_INTR</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI_INTR"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_INTR.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_INTR.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">5</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_INTR.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_INTR_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_INTR_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_INTR_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_intr_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_INTR_CLK.ASSOCIATED_BUSIF">S_AXI_INTR</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_INTR_CLK.ASSOCIATED_RESET">s_axi_intr_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI_INTR</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_INTR_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_INTR.S_AXI_INTR_REG.OFFSET_BASE_PARAM">C_S_AXI_INTR_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_INTR.S_AXI_INTR_REG.OFFSET_HIGH_PARAM">C_S_AXI_INTR_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_uart_int_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e4e0ec7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_uart_int_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e4e0ec7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6be1fbf9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8cb7169e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>tx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_INTR_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_INTR_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_INTR_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_INTR_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_INTR_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_intr_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_INTR_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI INTR DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_INTR_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_INTR_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI INTR ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_INTR_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_NUM_OF_INTR</spirit:name>
        <spirit:displayName>C NUM OF INTR</spirit:displayName>
        <spirit:description>Number of Interrupts</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_NUM_OF_INTR" spirit:order="5" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>C_INTR_SENSITIVITY</spirit:name>
        <spirit:displayName>C INTR SENSITIVITY</spirit:displayName>
        <spirit:description>Each bit corresponds to Sensitivity of interrupt :  0 - EDGE, 1 - LEVEL</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_INTR_SENSITIVITY" spirit:order="6" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>C_INTR_ACTIVE_STATE</spirit:name>
        <spirit:displayName>C INTR ACTIVE STATE</spirit:displayName>
        <spirit:description>Each bit corresponds to Sub-type of INTR: [0 - FALLING_EDGE, 1 - RISING_EDGE : if C_INTR_SENSITIVITY is EDGE(0)] and [ 0 - LEVEL_LOW, 1 - LEVEL_LOW : if C_INTR_SENSITIVITY is LEVEL(1) ]</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_INTR_ACTIVE_STATE" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_IRQ_SENSITIVITY</spirit:name>
        <spirit:displayName>C IRQ SENSITIVITY</spirit:displayName>
        <spirit:description>Sensitivity of IRQ: 0 - EDGE, 1 - LEVEL</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_IRQ_SENSITIVITY" spirit:order="8" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_IRQ_ACTIVE_STATE</spirit:name>
        <spirit:displayName>C IRQ ACTIVE STATE</spirit:displayName>
        <spirit:description>Sub-type of IRQ: [0 - FALLING_EDGE, 1 - RISING_EDGE : if C_IRQ_SENSITIVITY is EDGE(0)] and [ 0 - LEVEL_LOW, 1 - LEVEL_LOW : if C_IRQ_SENSITIVITY is LEVEL(1) ]</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_IRQ_ACTIVE_STATE" spirit:order="9" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="12" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="13" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>baudrate</spirit:name>
        <spirit:displayName>Baudrate</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.baudrate">9600</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>clock_freq</spirit:name>
        <spirit:displayName>Clock Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.clock_freq">50000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/UART.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter_modN.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/d_ff_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/edge_detector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_uart_int_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_uart_int_v1_0_S_AXI_INTR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rx_cu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register_SIPO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_uart_int_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_28c9368a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/UART.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter_modN.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/d_ff_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/edge_detector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_uart_int_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_uart_int_v1_0_S_AXI_INTR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rx_cu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register_SIPO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_uart_int_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/my_uart_int_v1_0/data/my_uart_int.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_uart_int_v1_0/data/my_uart_int.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_uart_int_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_uart_int_v1_0/src/my_uart_int.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_uart_int_v1_0/src/my_uart_int.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_uart_int_v1_0/src/my_uart_int_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_uart_int_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8cb7169e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My UART AXI IP with interrupts</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_INTR_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI INTR DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_INTR_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_INTR_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_INTR_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI INTR ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_INTR_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_INTR_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_NUM_OF_INTR</spirit:name>
      <spirit:displayName>C NUM OF INTR</spirit:displayName>
      <spirit:description>Number of Interrupts</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_NUM_OF_INTR" spirit:order="5" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_INTR_SENSITIVITY</spirit:name>
      <spirit:displayName>C INTR SENSITIVITY</spirit:displayName>
      <spirit:description>Each bit corresponds to Sensitivity of interrupt :  0 - EDGE, 1 - LEVEL</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_INTR_SENSITIVITY" spirit:order="6" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_INTR_ACTIVE_STATE</spirit:name>
      <spirit:displayName>C INTR ACTIVE STATE</spirit:displayName>
      <spirit:description>Each bit corresponds to Sub-type of INTR: [0 - FALLING_EDGE, 1 - RISING_EDGE : if C_INTR_SENSITIVITY is EDGE(0)] and [ 0 - LEVEL_LOW, 1 - LEVEL_LOW : if C_INTR_SENSITIVITY is LEVEL(1) ]</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_INTR_ACTIVE_STATE" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_IRQ_SENSITIVITY</spirit:name>
      <spirit:displayName>C IRQ SENSITIVITY</spirit:displayName>
      <spirit:description>Sensitivity of IRQ: 0 - EDGE, 1 - LEVEL</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_IRQ_SENSITIVITY" spirit:order="8" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_IRQ_ACTIVE_STATE</spirit:name>
      <spirit:displayName>C IRQ ACTIVE STATE</spirit:displayName>
      <spirit:description>Sub-type of IRQ: [0 - FALLING_EDGE, 1 - RISING_EDGE : if C_IRQ_SENSITIVITY is EDGE(0)] and [ 0 - LEVEL_LOW, 1 - LEVEL_LOW : if C_IRQ_SENSITIVITY is LEVEL(1) ]</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_IRQ_ACTIVE_STATE" spirit:order="9" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_INTR_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI INTR BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_INTR_BASEADDR" spirit:order="10" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_INTR_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_INTR_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI INTR HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_INTR_HIGHADDR" spirit:order="11" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_INTR_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="12">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="13" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="14" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="15" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_uart_int_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>baudrate</spirit:name>
      <spirit:displayName>Baudrate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.baudrate">9600</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>clock_freq</spirit:name>
      <spirit:displayName>Clock Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.clock_freq">50000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_uart_int_v1.0</xilinx:displayName>
      <xilinx:coreRevision>23</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-01T16:55:41Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb8e7c_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168f3627_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37198a83_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fb5650_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787d3804_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656c3b9b_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461f3754_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@940e3b2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcbef50_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb6c597_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d2ef06_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42364968_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350b2fd7_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e414f0c_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21df1453_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641930a2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6707212c_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3f09b3_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7033fd0b_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57283c21_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4b56b2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a708da_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b07fe15_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434434c_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12743794_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f618d09_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a28d272_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be1477_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21aa7923_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bd5cd1_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aba52a4_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5870b944_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415dc2d8_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767a0f7b_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157cf43a_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bee1ec_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddf29c0_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea7bba1_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e87c2a2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138cef0a_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bdf47a_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6881028c_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c47815b_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db1efd8_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70755798_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee5a28c_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515a3dd1_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3cb24d_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e87dcec_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad38c26_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0c2602_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e757864_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249da127_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a8e57a_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0b38ee_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78055b82_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af07ba8_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3969a90f_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b48ff4a_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f1a4de_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20371782_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c55626d_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7828eb45_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404dd702_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8598c2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8d2201_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293a227f_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2314dd5_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507ca89b_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3447b730_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b148c6_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245000b_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2755efe1_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51af1a4e_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6672e8e_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ca75a5_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646fe293_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3055a872_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408c2145_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526218a2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eadd515_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59823130_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262a9ccb_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d08b8af_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75144e5_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19066270_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a36f53_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2873baaf_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708802f4_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58627a81_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3355d6f0_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128e06ae_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3995bca5_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593d36f4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bba11e6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f83a75_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c882dba_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b31e34_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d34394_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e51889_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3428c09_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ea8ac3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0bb6cc_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0c96_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c870a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5bc673_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235e463c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fd3048_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502a0e2c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dda5e4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aad866b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5931fb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d8ee1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598f0b11_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9e85e3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef99951_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11716c1f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c506818_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e747e8_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2186a059_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66913c9c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d496d09_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d23136_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e2b580_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787cd746_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8ed7f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27df1974_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a11818a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44767549_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33833e7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423454ff_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485ced9c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61740b2b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7065aa6f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227aa030_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15351812_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732df9f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f56668a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f57fea_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f90835_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281a8b36_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ea3569_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143cc537_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cc5806_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db02ffe_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0963ae_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461bf92e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49090968_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a627188_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a47a4b6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eca6e17_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a810a32_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484929d1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b3b103_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225b67bf_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e9c31b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f43acee_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775e43c0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd8c14e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e1bf0c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f678fcd_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c8d820_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21721c56_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698f013a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b67f53d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117a2beb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739e717c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413e5a76_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6678f735_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e74c2a7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ec7a11_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb195b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79af9a1d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6239b9d7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d40c1a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eccd976_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abca723_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f3e57d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c84b28e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54147552_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17845438_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20325241_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e85955_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275e0eda_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ae43d7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c4bca2_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad2d566_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce630a5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec4659_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fb9150_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffd7387_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b54c8e4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4112ec_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fadd540_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7869c158_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c24ae6f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a134e1d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5815918f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c334b6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b05d78_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc84a08_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569abb10_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a801530_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61da1b96_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30937b7a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a8871_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e773e79_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a640ac7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac9d1f6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc473ab_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5febfbdb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1730e5c0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2034b9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f88d41_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2377e9d4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f302b09_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716fa408_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1a53bf_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6c2142_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d54f3b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea213fa_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b67f6d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@908898a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba541cb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1cd132_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74337b27_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3012718_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f0e377_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282e8742_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0a517_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbbf845_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2f59_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a3b5e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65616a60_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f50293_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a499bee_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6ea5d8_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c10d53_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1a605d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6702168b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b64468_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0592e1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78aaac61_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf1fa6d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7f66d9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3163a5bf_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4b11e7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a73ebb4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f17e10e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21000c8b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e96fa7b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c86e04_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4f4c9a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616c1d26_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdf749_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343cd6eb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497fef80_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f21abe_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a84a0c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b425bae_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d20ee65_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d160bd_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68270e07_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9ccb5c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67097f3f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6657a00c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c2f05_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba337f4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571d1cbe_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f45ef1e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cba852a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39df175c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f23bd8c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431e8f6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f013b70_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e71b174_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54876491_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe209e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdeaf26_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4d8d8c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dad1a1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ef0a44_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2792f5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6675fca2_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1712e163_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d9b82d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f81604_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d7dfb5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61738a02_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a3d611_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565def51_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94e98d6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaffb08_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8af59e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43add3d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a65c40f_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78792c2e_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199aae47_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de8ffef_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7899d2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3cc434_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c991bb8_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e02127_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e8f102_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fddc140_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195e19f1_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e957081_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fc687a_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5459f0bf_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11be9bd2_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb47ac_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be22f4e_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2354444e_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1464454b_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d5bea6_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ee42f7_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@959e2d7_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d762edf_ARCHIVE_LOCATION">/home/michele/Documenti/Universita/SE/Projects/UART_int/ip_repo/my_uart_int_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2cf69003"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ba810fca"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="15caec80"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="78dd4268"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ac706991"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a8b05b16"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
