// Seed: 4285221815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4
);
  always #id_6 if (id_1 != id_1 - (1)) id_0 = 1;
  assign id_6[1] = id_2;
  assign id_0 = 1 - 1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
