vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/hdl/design_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_in1_0/sim/design_1_axi_gpio_in1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_in1_1/sim/design_1_axi_gpio_in1_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_in1_3/sim/design_1_axi_gpio_in1_3.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_in1_2/sim/design_1_axi_gpio_in1_2.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_in1_4/sim/design_1_axi_gpio_in1_4.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_in1_5/sim/design_1_axi_gpio_in1_5.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_in1_6/sim/design_1_axi_gpio_in1_6.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_1/sim/design_1_axi_gpio_1_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_2/sim/design_1_axi_gpio_1_2.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_3/sim/design_1_axi_gpio_1_3.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_4/sim/design_1_axi_gpio_1_4.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_5/sim/design_1_axi_gpio_1_5.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_6/sim/design_1_axi_gpio_1_6.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_7/sim/design_1_axi_gpio_1_7.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_8/sim/design_1_axi_gpio_1_8.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/sim/design_1_axi_max11046_0_SHDN_CONVST_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/sim/design_1_axi_max11046_0_CS_RD_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_9/sim/design_1_axi_gpio_1_9.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_0_3/sim/design_1_axi_gpio_0_3.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_3_0/sim/design_1_axi_gpio_3_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_4_0/sim/design_1_axi_gpio_4_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_5_0/sim/design_1_axi_gpio_5_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_6_0/sim/design_1_axi_gpio_6_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_7_0/sim/design_1_axi_gpio_7_0.vhd" 
nosort
