[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/IfElseIf2/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<118> s<117> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
n<> u<7> t<Endmodule> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<117> c<8> s<116> l<1:1> el<2:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
n<axi> u<11> t<StringConst> p<14> s<13> l<4:8> el<4:11>
n<> u<12> t<Port> p<13> l<4:12> el<4:12>
n<> u<13> t<List_of_ports> p<14> c<12> l<4:11> el<4:13>
n<> u<14> t<Module_nonansi_header> p<115> c<10> s<31> l<4:1> el<4:14>
n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<6:15> el<6:15>
n<j> u<16> t<StringConst> p<23> s<22> l<6:15> el<6:16>
n<3> u<17> t<IntConst> p<18> l<6:19> el<6:20>
n<> u<18> t<Primary_literal> p<19> c<17> l<6:19> el<6:20>
n<> u<19> t<Constant_primary> p<20> c<18> l<6:19> el<6:20>
n<> u<20> t<Constant_expression> p<21> c<19> l<6:19> el<6:20>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<6:19> el<6:20>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<6:19> el<6:20>
n<> u<23> t<Param_assignment> p<24> c<16> l<6:15> el<6:20>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<6:15> el<6:20>
n<> u<25> t<Parameter_declaration> p<26> c<15> l<6:5> el<6:20>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<6:5> el<6:21>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<6:5> el<6:21>
n<> u<28> t<Module_common_item> p<29> c<27> l<6:5> el<6:21>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<6:5> el<6:21>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<6:5> el<6:21>
n<> u<31> t<Module_item> p<115> c<30> s<48> l<6:5> el<6:21>
n<> u<32> t<Data_type_or_implicit> p<42> s<41> l<7:15> el<7:15>
n<LOG_MASTER> u<33> t<StringConst> p<40> s<39> l<7:15> el<7:25>
n<5> u<34> t<IntConst> p<35> l<7:33> el<7:34>
n<> u<35> t<Primary_literal> p<36> c<34> l<7:33> el<7:34>
n<> u<36> t<Constant_primary> p<37> c<35> l<7:33> el<7:34>
n<> u<37> t<Constant_expression> p<38> c<36> l<7:33> el<7:34>
n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<7:33> el<7:34>
n<> u<39> t<Constant_param_expression> p<40> c<38> l<7:33> el<7:34>
n<> u<40> t<Param_assignment> p<41> c<33> l<7:15> el<7:34>
n<> u<41> t<List_of_param_assignments> p<42> c<40> l<7:15> el<7:34>
n<> u<42> t<Parameter_declaration> p<43> c<32> l<7:5> el<7:34>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<7:5> el<7:35>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<7:5> el<7:35>
n<> u<45> t<Module_common_item> p<46> c<44> l<7:5> el<7:35>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<7:5> el<7:35>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<7:5> el<7:35>
n<> u<48> t<Module_item> p<115> c<47> s<113> l<7:5> el<7:35>
n<j> u<49> t<StringConst> p<50> l<11:11> el<11:12>
n<> u<50> t<Primary_literal> p<51> c<49> l<11:11> el<11:12>
n<> u<51> t<Constant_primary> p<52> c<50> l<11:11> el<11:12>
n<> u<52> t<Constant_expression> p<58> c<51> s<57> l<11:11> el<11:12>
n<0> u<53> t<IntConst> p<54> l<11:16> el<11:17>
n<> u<54> t<Primary_literal> p<55> c<53> l<11:16> el<11:17>
n<> u<55> t<Constant_primary> p<56> c<54> l<11:16> el<11:17>
n<> u<56> t<Constant_expression> p<58> c<55> l<11:16> el<11:17>
n<> u<57> t<BinOp_Equiv> p<58> s<56> l<11:13> el<11:15>
n<> u<58> t<Constant_expression> p<105> c<52> s<62> l<11:11> el<11:17>
n<LAST_NODE> u<59> t<StringConst> p<61> s<60> l<11:29> el<11:38>
n<> u<60> t<End> p<61> l<13:7> el<13:10>
n<> u<61> t<Generate_begin_end_block> p<62> c<59> l<11:21> el<13:10>
n<> u<62> t<Generate_item> p<105> c<61> s<104> l<11:21> el<13:10>
n<j> u<63> t<StringConst> p<64> l<13:21> el<13:22>
n<> u<64> t<Primary_literal> p<65> c<63> l<13:21> el<13:22>
n<> u<65> t<Constant_primary> p<66> c<64> l<13:21> el<13:22>
n<> u<66> t<Constant_expression> p<78> c<65> s<77> l<13:21> el<13:22>
n<LOG_MASTER> u<67> t<StringConst> p<68> l<13:25> el<13:35>
n<> u<68> t<Primary_literal> p<69> c<67> l<13:25> el<13:35>
n<> u<69> t<Constant_primary> p<70> c<68> l<13:25> el<13:35>
n<> u<70> t<Constant_expression> p<76> c<69> s<75> l<13:25> el<13:35>
n<1> u<71> t<IntConst> p<72> l<13:38> el<13:39>
n<> u<72> t<Primary_literal> p<73> c<71> l<13:38> el<13:39>
n<> u<73> t<Constant_primary> p<74> c<72> l<13:38> el<13:39>
n<> u<74> t<Constant_expression> p<76> c<73> l<13:38> el<13:39>
n<> u<75> t<BinOp_Minus> p<76> s<74> l<13:36> el<13:37>
n<> u<76> t<Constant_expression> p<78> c<70> l<13:25> el<13:39>
n<> u<77> t<BinOp_Less> p<78> s<76> l<13:23> el<13:24>
n<> u<78> t<Constant_expression> p<98> c<66> s<91> l<13:21> el<13:39>
n<MIDDLE_NODES> u<79> t<StringConst> p<90> s<88> l<13:50> el<13:62>
n<GOOD> u<80> t<StringConst> p<86> s<85> l<14:13> el<14:17>
n<good> u<81> t<StringConst> p<82> l<14:18> el<14:22>
n<> u<82> t<Name_of_instance> p<85> c<81> s<84> l<14:18> el<14:22>
n<> u<83> t<Ordered_port_connection> p<84> l<14:23> el<14:23>
n<> u<84> t<List_of_port_connections> p<85> c<83> l<14:23> el<14:23>
n<> u<85> t<Hierarchical_instance> p<86> c<82> l<14:18> el<14:24>
n<> u<86> t<Module_instantiation> p<87> c<80> l<14:13> el<14:25>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<14:13> el<14:25>
n<> u<88> t<Generate_item> p<90> c<87> s<89> l<14:13> el<14:25>
n<> u<89> t<End> p<90> l<15:11> el<15:14>
n<> u<90> t<Generate_begin_end_block> p<91> c<79> l<13:42> el<15:14>
n<> u<91> t<Generate_item> p<98> c<90> s<97> l<13:42> el<15:14>
n<LEAF_NODES> u<92> t<StringConst> p<94> s<93> l<16:24> el<16:34>
n<> u<93> t<End> p<94> l<17:11> el<17:14>
n<> u<94> t<Generate_begin_end_block> p<95> c<92> l<16:16> el<17:14>
n<> u<95> t<Generate_item> p<98> c<94> l<16:16> el<17:14>
n<> u<96> t<IF> p<98> s<78> l<13:16> el<13:18>
n<> u<97> t<Else> p<98> s<95> l<16:11> el<16:15>
n<> u<98> t<If_generate_construct> p<99> c<96> l<13:16> el<17:14>
n<> u<99> t<Conditional_generate_construct> p<100> c<98> l<13:16> el<17:14>
n<> u<100> t<Module_common_item> p<101> c<99> l<13:16> el<17:14>
n<> u<101> t<Module_or_generate_item> p<102> c<100> l<13:16> el<17:14>
n<> u<102> t<Generate_item> p<105> c<101> l<13:16> el<17:14>
n<> u<103> t<IF> p<105> s<58> l<11:7> el<11:9>
n<> u<104> t<Else> p<105> s<102> l<13:11> el<13:15>
n<> u<105> t<If_generate_construct> p<106> c<103> l<11:7> el<17:14>
n<> u<106> t<Conditional_generate_construct> p<107> c<105> l<11:7> el<17:14>
n<> u<107> t<Module_common_item> p<108> c<106> l<11:7> el<17:14>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<11:7> el<17:14>
n<> u<109> t<Generate_item> p<111> c<108> s<110> l<11:7> el<17:14>
n<> u<110> t<Endgenerate> p<111> l<18:5> el<18:16>
n<> u<111> t<Generate_region> p<112> c<109> l<9:5> el<18:16>
n<> u<112> t<Non_port_module_item> p<113> c<111> l<9:5> el<18:16>
n<> u<113> t<Module_item> p<115> c<112> s<114> l<9:5> el<18:16>
n<> u<114> t<Endmodule> p<115> l<20:1> el<20:10>
n<> u<115> t<Module_declaration> p<116> c<14> l<4:1> el<20:10>
n<> u<116> t<Description> p<117> c<115> l<4:1> el<20:10>
n<> u<117> t<Source_text> p<118> c<9> l<1:1> el<20:10>
n<> u<118> t<Top_level_rule> c<1> l<1:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:4:1: No timescale set for "axi".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:4:1: Compile module "work@axi".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:14:13: Compile generate block "work@axi.MIDDLE_NODES".

Instance tree:
[TOP] work@axi work@axi
[SCO] work@axi.MIDDLE_NODES work@axi.MIDDLE_NODES
[MOD] work@GOOD work@axi.MIDDLE_NODES.good

[NTE:EL0503] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:4:1: Top level module "work@axi".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:4:1: Instance "work@axi".

[NTE:EL0522] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:14:13: Scope "work@axi.MIDDLE_NODES".

[NTE:EL0523] ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv:14:13: Instance "work@axi.MIDDLE_NODES.good".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
constant                                              16
design                                                 1
gen_if_else                                            2
gen_region                                             1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                           2
module_inst                                            7
named_begin                                            3
operation                                              6
param_assign                                           4
parameter                                              4
ref_module                                             2
ref_obj                                                3
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                              16
design                                                 1
gen_if_else                                            2
gen_region                                             1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                           2
module_inst                                            8
named_begin                                            3
operation                                              6
param_assign                                           4
parameter                                              4
ref_module                                             2
ref_obj                                                3
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IfElseIf2/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/IfElseIf2/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/IfElseIf2/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@axi)
|vpiElaborated:1
|vpiName:work@axi
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@axi)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
  |vpiParent:
  \_design: (work@axi)
  |vpiFullName:work@axi
  |vpiParameter:
  \_parameter: (work@axi.j), line:6:15, endln:6:16
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@axi.j)
      |vpiParent:
      \_parameter: (work@axi.j), line:6:15, endln:6:16
      |vpiFullName:work@axi.j
      |vpiActual:
      \_int_typespec: , line:6:5, endln:6:20
    |vpiName:j
    |vpiFullName:work@axi.j
  |vpiParameter:
  \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |UINT:5
    |vpiTypespec:
    \_ref_typespec: (work@axi.LOG_MASTER)
      |vpiParent:
      \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
      |vpiFullName:work@axi.LOG_MASTER
      |vpiActual:
      \_int_typespec: , line:7:5, endln:7:34
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParamAssign:
  \_param_assign: , line:6:15, endln:6:20
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |vpiRhs:
    \_constant: , line:6:19, endln:6:20
      |vpiParent:
      \_param_assign: , line:6:15, endln:6:20
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@axi)
        |vpiParent:
        \_constant: , line:6:19, endln:6:20
        |vpiFullName:work@axi
        |vpiActual:
        \_int_typespec: , line:6:5, endln:6:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.j), line:6:15, endln:6:16
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:34
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:34
      |vpiParent:
      \_param_assign: , line:7:15, endln:7:34
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@axi)
        |vpiParent:
        \_constant: , line:7:33, endln:7:34
        |vpiFullName:work@axi
        |vpiActual:
        \_int_typespec: , line:7:5, endln:7:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
  |vpiDefName:work@axi
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |vpiStmt:
    \_begin: (work@axi)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@axi
      |vpiStmt:
      \_gen_if_else: , line:11:7, endln:17:14
        |vpiParent:
        \_begin: (work@axi)
        |vpiCondition:
        \_operation: , line:11:11, endln:11:17
          |vpiParent:
          \_gen_if_else: , line:11:7, endln:17:14
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@axi.j), line:11:11, endln:11:12
            |vpiParent:
            \_operation: , line:11:11, endln:11:17
            |vpiName:j
            |vpiFullName:work@axi.j
          |vpiOperand:
          \_constant: , line:11:16, endln:11:17
            |vpiParent:
            \_operation: , line:11:11, endln:11:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@axi.LAST_NODE)
          |vpiParent:
          \_gen_if_else: , line:11:7, endln:17:14
          |vpiName:LAST_NODE
          |vpiFullName:work@axi.LAST_NODE
        |vpiElseStmt:
        \_begin: (work@axi)
          |vpiParent:
          \_gen_if_else: , line:11:7, endln:17:14
          |vpiFullName:work@axi
          |vpiStmt:
          \_gen_if_else: , line:13:16, endln:17:14
            |vpiParent:
            \_begin: (work@axi)
            |vpiCondition:
            \_operation: , line:13:21, endln:13:39
              |vpiParent:
              \_gen_if_else: , line:13:16, endln:17:14
              |vpiOpType:20
              |vpiOperand:
              \_ref_obj: (work@axi.j), line:13:21, endln:13:22
                |vpiParent:
                \_operation: , line:13:21, endln:13:39
                |vpiName:j
                |vpiFullName:work@axi.j
              |vpiOperand:
              \_operation: , line:13:25, endln:13:39
                |vpiParent:
                \_operation: , line:13:21, endln:13:39
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@axi.LOG_MASTER), line:13:25, endln:13:35
                  |vpiParent:
                  \_operation: , line:13:25, endln:13:39
                  |vpiName:LOG_MASTER
                  |vpiFullName:work@axi.LOG_MASTER
                |vpiOperand:
                \_constant: , line:13:38, endln:13:39
                  |vpiParent:
                  \_operation: , line:13:25, endln:13:39
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@axi.MIDDLE_NODES)
              |vpiParent:
              \_gen_if_else: , line:13:16, endln:17:14
              |vpiName:MIDDLE_NODES
              |vpiFullName:work@axi.MIDDLE_NODES
              |vpiStmt:
              \_ref_module: work@GOOD (good), line:14:18, endln:14:22
                |vpiParent:
                \_named_begin: (work@axi.MIDDLE_NODES)
                |vpiName:good
                |vpiDefName:work@GOOD
            |vpiElseStmt:
            \_named_begin: (work@axi.LEAF_NODES)
              |vpiParent:
              \_gen_if_else: , line:13:16, endln:17:14
              |vpiName:LEAF_NODES
              |vpiFullName:work@axi.LEAF_NODES
|uhdmtopModules:
\_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
  |vpiName:work@axi
  |vpiParameter:
  \_parameter: (work@axi.j), line:6:15, endln:6:16
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@axi.j)
      |vpiParent:
      \_parameter: (work@axi.j), line:6:15, endln:6:16
      |vpiFullName:work@axi.j
      |vpiActual:
      \_int_typespec: , line:6:5, endln:6:20
    |vpiName:j
    |vpiFullName:work@axi.j
  |vpiParameter:
  \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |UINT:5
    |vpiTypespec:
    \_ref_typespec: (work@axi.LOG_MASTER)
      |vpiParent:
      \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
      |vpiFullName:work@axi.LOG_MASTER
      |vpiActual:
      \_int_typespec: , line:7:5, endln:7:34
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParamAssign:
  \_param_assign: , line:6:15, endln:6:20
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |vpiRhs:
    \_constant: , line:6:19, endln:6:20
      |vpiParent:
      \_param_assign: , line:6:15, endln:6:20
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@axi)
        |vpiParent:
        \_constant: , line:6:19, endln:6:20
        |vpiFullName:work@axi
        |vpiActual:
        \_int_typespec: , line:6:5, endln:6:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.j), line:6:15, endln:6:16
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:34
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:34
      |vpiParent:
      \_param_assign: , line:7:15, endln:7:34
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@axi)
        |vpiParent:
        \_constant: , line:7:33, endln:7:34
        |vpiFullName:work@axi
        |vpiActual:
        \_int_typespec: , line:7:5, endln:7:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
  |vpiDefName:work@axi
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@axi.MIDDLE_NODES), line:14:13, endln:14:25
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:4:1, endln:20:10
    |vpiName:MIDDLE_NODES
    |vpiFullName:work@axi.MIDDLE_NODES
    |vpiGenScope:
    \_gen_scope: (work@axi.MIDDLE_NODES), line:14:13, endln:14:25
      |vpiParent:
      \_gen_scope_array: (work@axi.MIDDLE_NODES), line:14:13, endln:14:25
      |vpiFullName:work@axi.MIDDLE_NODES
      |vpiModule:
      \_module_inst: work@GOOD (work@axi.MIDDLE_NODES.good), file:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv, line:14:13, endln:14:25
        |vpiParent:
        \_gen_scope: (work@axi.MIDDLE_NODES), line:14:13, endln:14:25
        |vpiName:good
        |vpiFullName:work@axi.MIDDLE_NODES.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv
        |vpiDefLineNo:1
\_weaklyReferenced:
\_int_typespec: , line:6:5, endln:6:20
\_int_typespec: , line:7:5, endln:7:34
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 8
