
22-008_Voiture_RC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042bc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800437c  0800437c  0001437c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043e8  080043e8  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  080043e8  080043e8  000143e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080043f0  080043f0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043f0  080043f0  000143f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080043f4  080043f4  000143f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080043f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  2000001c  08004414  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08004414  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .comment      00000086  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .debug_info   000118a0  00000000  00000000  000200ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002517  00000000  00000000  0003196a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b8  00000000  00000000  00033e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d24  00000000  00000000  00034f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00011ab7  00000000  00000000  00035c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000145b9  00000000  00000000  0004771b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006db49  00000000  00000000  0005bcd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003d24  00000000  00000000  000c9820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000cd544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000001c 	.word	0x2000001c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004364 	.word	0x08004364

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000020 	.word	0x20000020
 8000104:	08004364 	.word	0x08004364

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <HAL_setCE>:
			return LED_SET_ERROR;
	}
}

inline void HAL_setCE(bool state_B)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	0002      	movs	r2, r0
 80004b0:	1dfb      	adds	r3, r7, #7
 80004b2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, CE_Pin, state_B);
 80004b4:	1dfb      	adds	r3, r7, #7
 80004b6:	781a      	ldrb	r2, [r3, #0]
 80004b8:	2380      	movs	r3, #128	; 0x80
 80004ba:	009b      	lsls	r3, r3, #2
 80004bc:	4803      	ldr	r0, [pc, #12]	; (80004cc <HAL_setCE+0x24>)
 80004be:	0019      	movs	r1, r3
 80004c0:	f001 fac2 	bl	8001a48 <HAL_GPIO_WritePin>
}
 80004c4:	46c0      	nop			; (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b002      	add	sp, #8
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	50000400 	.word	0x50000400

080004d0 <HAL_setIRQ>:

inline void HAL_setIRQ(bool state_B)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	0002      	movs	r2, r0
 80004d8:	1dfb      	adds	r3, r7, #7
 80004da:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, IRQ_Pin, state_B);
 80004dc:	1dfb      	adds	r3, r7, #7
 80004de:	781a      	ldrb	r2, [r3, #0]
 80004e0:	2380      	movs	r3, #128	; 0x80
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	4803      	ldr	r0, [pc, #12]	; (80004f4 <HAL_setIRQ+0x24>)
 80004e6:	0019      	movs	r1, r3
 80004e8:	f001 faae 	bl	8001a48 <HAL_GPIO_WritePin>
}
 80004ec:	46c0      	nop			; (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b002      	add	sp, #8
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	50000400 	.word	0x50000400

080004f8 <HAL_writeSpiValue_EN>:

HAL_ret_val_en HAL_writeSpiValue_EN(uint8_t address_register_U8, uint8_t* value_U8, uint16_t size_value_U16)
{
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fa:	b087      	sub	sp, #28
 80004fc:	af02      	add	r7, sp, #8
 80004fe:	6039      	str	r1, [r7, #0]
 8000500:	0011      	movs	r1, r2
 8000502:	1dfb      	adds	r3, r7, #7
 8000504:	1c02      	adds	r2, r0, #0
 8000506:	701a      	strb	r2, [r3, #0]
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	1c0a      	adds	r2, r1, #0
 800050c:	801a      	strh	r2, [r3, #0]
	uint8_t data[2] = {0};
 800050e:	2108      	movs	r1, #8
 8000510:	187b      	adds	r3, r7, r1
 8000512:	2200      	movs	r2, #0
 8000514:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;

	data[0] = address_register_U8 | 0b00100000;
 8000516:	1dfb      	adds	r3, r7, #7
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	2220      	movs	r2, #32
 800051c:	4313      	orrs	r3, r2
 800051e:	b2da      	uxtb	r2, r3
 8000520:	187b      	adds	r3, r7, r1
 8000522:	701a      	strb	r2, [r3, #0]
	for (uint16_t cnt=0 ; cnt<size_value_U16 ; cnt++)
 8000524:	230e      	movs	r3, #14
 8000526:	18fb      	adds	r3, r7, r3
 8000528:	2200      	movs	r2, #0
 800052a:	801a      	strh	r2, [r3, #0]
 800052c:	e010      	b.n	8000550 <HAL_writeSpiValue_EN+0x58>
	{
		data[cnt+1] = value_U8[cnt];
 800052e:	200e      	movs	r0, #14
 8000530:	183b      	adds	r3, r7, r0
 8000532:	881b      	ldrh	r3, [r3, #0]
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	18d2      	adds	r2, r2, r3
 8000538:	183b      	adds	r3, r7, r0
 800053a:	881b      	ldrh	r3, [r3, #0]
 800053c:	3301      	adds	r3, #1
 800053e:	7811      	ldrb	r1, [r2, #0]
 8000540:	2208      	movs	r2, #8
 8000542:	18ba      	adds	r2, r7, r2
 8000544:	54d1      	strb	r1, [r2, r3]
	for (uint16_t cnt=0 ; cnt<size_value_U16 ; cnt++)
 8000546:	183b      	adds	r3, r7, r0
 8000548:	881a      	ldrh	r2, [r3, #0]
 800054a:	183b      	adds	r3, r7, r0
 800054c:	3201      	adds	r2, #1
 800054e:	801a      	strh	r2, [r3, #0]
 8000550:	230e      	movs	r3, #14
 8000552:	18fa      	adds	r2, r7, r3
 8000554:	1d3b      	adds	r3, r7, #4
 8000556:	8812      	ldrh	r2, [r2, #0]
 8000558:	881b      	ldrh	r3, [r3, #0]
 800055a:	429a      	cmp	r2, r3
 800055c:	d3e7      	bcc.n	800052e <HAL_writeSpiValue_EN+0x36>
	}

	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 800055e:	2380      	movs	r3, #128	; 0x80
 8000560:	0219      	lsls	r1, r3, #8
 8000562:	23a0      	movs	r3, #160	; 0xa0
 8000564:	05db      	lsls	r3, r3, #23
 8000566:	2200      	movs	r2, #0
 8000568:	0018      	movs	r0, r3
 800056a:	f001 fa6d 	bl	8001a48 <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_TransmitReceive (&hspi1, data,data, size_value_U16+1, 100);
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	881b      	ldrh	r3, [r3, #0]
 8000572:	3301      	adds	r3, #1
 8000574:	b29b      	uxth	r3, r3
 8000576:	260d      	movs	r6, #13
 8000578:	19bc      	adds	r4, r7, r6
 800057a:	2108      	movs	r1, #8
 800057c:	187a      	adds	r2, r7, r1
 800057e:	1879      	adds	r1, r7, r1
 8000580:	480c      	ldr	r0, [pc, #48]	; (80005b4 <HAL_writeSpiValue_EN+0xbc>)
 8000582:	2564      	movs	r5, #100	; 0x64
 8000584:	9500      	str	r5, [sp, #0]
 8000586:	f002 fb00 	bl	8002b8a <HAL_SPI_TransmitReceive>
 800058a:	0003      	movs	r3, r0
 800058c:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 800058e:	2380      	movs	r3, #128	; 0x80
 8000590:	0219      	lsls	r1, r3, #8
 8000592:	23a0      	movs	r3, #160	; 0xa0
 8000594:	05db      	lsls	r3, r3, #23
 8000596:	2201      	movs	r2, #1
 8000598:	0018      	movs	r0, r3
 800059a:	f001 fa55 	bl	8001a48 <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 800059e:	19bb      	adds	r3, r7, r6
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <HAL_writeSpiValue_EN+0xb2>
	{
		return SPI_WRITE_ERROR_EN;
 80005a6:	2302      	movs	r3, #2
 80005a8:	e000      	b.n	80005ac <HAL_writeSpiValue_EN+0xb4>
	}
	else
	{
		return SPI_WRITE_OK_EN;
 80005aa:	2303      	movs	r3, #3
	}
}
 80005ac:	0018      	movs	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	b005      	add	sp, #20
 80005b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b4:	200000e8 	.word	0x200000e8

080005b8 <HAL_readSpiValue_EN>:

HAL_ret_val_en HAL_readSpiValue_EN(uint8_t addresaddr_register_U8, uint8_t* ret_value_U8,const uint16_t size_ret_value_U16)
{
 80005b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ba:	b087      	sub	sp, #28
 80005bc:	af02      	add	r7, sp, #8
 80005be:	6039      	str	r1, [r7, #0]
 80005c0:	0011      	movs	r1, r2
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	1c02      	adds	r2, r0, #0
 80005c6:	701a      	strb	r2, [r3, #0]
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	1c0a      	adds	r2, r1, #0
 80005cc:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;
	uint8_t tx_data_U8[2] = {0};
 80005ce:	250c      	movs	r5, #12
 80005d0:	197b      	adds	r3, r7, r5
 80005d2:	2200      	movs	r2, #0
 80005d4:	801a      	strh	r2, [r3, #0]
	tx_data_U8[0] = addresaddr_register_U8;
 80005d6:	197b      	adds	r3, r7, r5
 80005d8:	1dfa      	adds	r2, r7, #7
 80005da:	7812      	ldrb	r2, [r2, #0]
 80005dc:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80005de:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_readSpiValue_EN+0x70>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	2140      	movs	r1, #64	; 0x40
 80005e4:	0018      	movs	r0, r3
 80005e6:	f001 fa2f 	bl	8001a48 <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_TransmitReceive(&hspi1, tx_data_U8, ret_value_U8, size_ret_value_U16, 100);
 80005ea:	260f      	movs	r6, #15
 80005ec:	19bc      	adds	r4, r7, r6
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	881b      	ldrh	r3, [r3, #0]
 80005f2:	683a      	ldr	r2, [r7, #0]
 80005f4:	1979      	adds	r1, r7, r5
 80005f6:	480d      	ldr	r0, [pc, #52]	; (800062c <HAL_readSpiValue_EN+0x74>)
 80005f8:	2564      	movs	r5, #100	; 0x64
 80005fa:	9500      	str	r5, [sp, #0]
 80005fc:	f002 fac5 	bl	8002b8a <HAL_SPI_TransmitReceive>
 8000600:	0003      	movs	r3, r0
 8000602:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000604:	4b08      	ldr	r3, [pc, #32]	; (8000628 <HAL_readSpiValue_EN+0x70>)
 8000606:	2201      	movs	r2, #1
 8000608:	2140      	movs	r1, #64	; 0x40
 800060a:	0018      	movs	r0, r3
 800060c:	f001 fa1c 	bl	8001a48 <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 8000610:	19bb      	adds	r3, r7, r6
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <HAL_readSpiValue_EN+0x64>
	{
		return SPI_READ_ERROR_EN;
 8000618:	2304      	movs	r3, #4
 800061a:	e000      	b.n	800061e <HAL_readSpiValue_EN+0x66>
	}
	else
	{
		return SPI_READ_OK_EN;
 800061c:	2305      	movs	r3, #5
	}


}
 800061e:	0018      	movs	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	b005      	add	sp, #20
 8000624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	50000400 	.word	0x50000400
 800062c:	200000e8 	.word	0x200000e8

08000630 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000634:	f000 fd76 	bl	8001124 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000638:	f000 f824 	bl	8000684 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800063c:	f000 fa26 	bl	8000a8c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000640:	f000 f9f4 	bl	8000a2c <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8000644:	f000 f968 	bl	8000918 <MX_TIM2_Init>
	MX_ADC_Init();
 8000648:	f000 f88a 	bl	8000760 <MX_ADC_Init>
	MX_SPI1_Init();
 800064c:	f000 f92c 	bl	80008a8 <MX_SPI1_Init>
	MX_I2C1_Init();
 8000650:	f000 f8ec 	bl	800082c <MX_I2C1_Init>

	/* USER CODE END 2 */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	NRFInitModule_EN(NRF_HAL_function_STR);
 8000654:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <main+0x50>)
 8000656:	6818      	ldr	r0, [r3, #0]
 8000658:	6859      	ldr	r1, [r3, #4]
 800065a:	689a      	ldr	r2, [r3, #8]
 800065c:	68db      	ldr	r3, [r3, #12]
 800065e:	f000 fab5 	bl	8000bcc <NRFInitModule_EN>
	while (1) {
		NRF_setRxMode();
 8000662:	f000 fad7 	bl	8000c14 <NRF_setRxMode>
		HAL_Delay(500);
 8000666:	23fa      	movs	r3, #250	; 0xfa
 8000668:	005b      	lsls	r3, r3, #1
 800066a:	0018      	movs	r0, r3
 800066c:	f000 fdca 	bl	8001204 <HAL_Delay>
		NRF_setTxMode();
 8000670:	f000 fb2c 	bl	8000ccc <NRF_setTxMode>
		HAL_Delay(500);
 8000674:	23fa      	movs	r3, #250	; 0xfa
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	0018      	movs	r0, r3
 800067a:	f000 fdc3 	bl	8001204 <HAL_Delay>
	while (1) {
 800067e:	e7f0      	b.n	8000662 <main+0x32>
 8000680:	20000000 	.word	0x20000000

08000684 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b099      	sub	sp, #100	; 0x64
 8000688:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800068a:	242c      	movs	r4, #44	; 0x2c
 800068c:	193b      	adds	r3, r7, r4
 800068e:	0018      	movs	r0, r3
 8000690:	2334      	movs	r3, #52	; 0x34
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f003 fe39 	bl	800430c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800069a:	2318      	movs	r3, #24
 800069c:	18fb      	adds	r3, r7, r3
 800069e:	0018      	movs	r0, r3
 80006a0:	2314      	movs	r3, #20
 80006a2:	001a      	movs	r2, r3
 80006a4:	2100      	movs	r1, #0
 80006a6:	f003 fe31 	bl	800430c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80006aa:	003b      	movs	r3, r7
 80006ac:	0018      	movs	r0, r3
 80006ae:	2318      	movs	r3, #24
 80006b0:	001a      	movs	r2, r3
 80006b2:	2100      	movs	r1, #0
 80006b4:	f003 fe2a 	bl	800430c <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b8:	4b27      	ldr	r3, [pc, #156]	; (8000758 <SystemClock_Config+0xd4>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a27      	ldr	r2, [pc, #156]	; (800075c <SystemClock_Config+0xd8>)
 80006be:	401a      	ands	r2, r3
 80006c0:	4b25      	ldr	r3, [pc, #148]	; (8000758 <SystemClock_Config+0xd4>)
 80006c2:	2180      	movs	r1, #128	; 0x80
 80006c4:	0109      	lsls	r1, r1, #4
 80006c6:	430a      	orrs	r2, r1
 80006c8:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006ca:	0021      	movs	r1, r4
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2210      	movs	r2, #16
 80006d0:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2201      	movs	r2, #1
 80006d6:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2200      	movs	r2, #0
 80006dc:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	22a0      	movs	r2, #160	; 0xa0
 80006e2:	0212      	lsls	r2, r2, #8
 80006e4:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	0018      	movs	r0, r3
 80006f0:	f001 faf6 	bl	8001ce0 <HAL_RCC_OscConfig>
 80006f4:	1e03      	subs	r3, r0, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x78>
		Error_Handler();
 80006f8:	f000 fa62 	bl	8000bc0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006fc:	2118      	movs	r1, #24
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	220f      	movs	r2, #15
 8000702:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2200      	movs	r2, #0
 8000708:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2100      	movs	r1, #0
 8000720:	0018      	movs	r0, r3
 8000722:	f001 fe59 	bl	80023d8 <HAL_RCC_ClockConfig>
 8000726:	1e03      	subs	r3, r0, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xaa>
		Error_Handler();
 800072a:	f000 fa49 	bl	8000bc0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 800072e:	003b      	movs	r3, r7
 8000730:	220a      	movs	r2, #10
 8000732:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000734:	003b      	movs	r3, r7
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800073a:	003b      	movs	r3, r7
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000740:	003b      	movs	r3, r7
 8000742:	0018      	movs	r0, r3
 8000744:	f002 f86c 	bl	8002820 <HAL_RCCEx_PeriphCLKConfig>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0xcc>
		Error_Handler();
 800074c:	f000 fa38 	bl	8000bc0 <Error_Handler>
	}
}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	b019      	add	sp, #100	; 0x64
 8000756:	bd90      	pop	{r4, r7, pc}
 8000758:	40007000 	.word	0x40007000
 800075c:	ffffe7ff 	.word	0xffffe7ff

08000760 <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000766:	003b      	movs	r3, r7
 8000768:	0018      	movs	r0, r3
 800076a:	2308      	movs	r3, #8
 800076c:	001a      	movs	r2, r3
 800076e:	2100      	movs	r1, #0
 8000770:	f003 fdcc 	bl	800430c <memset>

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 8000774:	4b2a      	ldr	r3, [pc, #168]	; (8000820 <MX_ADC_Init+0xc0>)
 8000776:	4a2b      	ldr	r2, [pc, #172]	; (8000824 <MX_ADC_Init+0xc4>)
 8000778:	601a      	str	r2, [r3, #0]
	hadc.Init.OversamplingMode = DISABLE;
 800077a:	4b29      	ldr	r3, [pc, #164]	; (8000820 <MX_ADC_Init+0xc0>)
 800077c:	2200      	movs	r2, #0
 800077e:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000780:	4b27      	ldr	r3, [pc, #156]	; (8000820 <MX_ADC_Init+0xc0>)
 8000782:	22c0      	movs	r2, #192	; 0xc0
 8000784:	0612      	lsls	r2, r2, #24
 8000786:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000788:	4b25      	ldr	r3, [pc, #148]	; (8000820 <MX_ADC_Init+0xc0>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800078e:	4b24      	ldr	r3, [pc, #144]	; (8000820 <MX_ADC_Init+0xc0>)
 8000790:	2200      	movs	r2, #0
 8000792:	639a      	str	r2, [r3, #56]	; 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000794:	4b22      	ldr	r3, [pc, #136]	; (8000820 <MX_ADC_Init+0xc0>)
 8000796:	2201      	movs	r2, #1
 8000798:	611a      	str	r2, [r3, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079a:	4b21      	ldr	r3, [pc, #132]	; (8000820 <MX_ADC_Init+0xc0>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 80007a0:	4b1f      	ldr	r3, [pc, #124]	; (8000820 <MX_ADC_Init+0xc0>)
 80007a2:	2220      	movs	r2, #32
 80007a4:	2100      	movs	r1, #0
 80007a6:	5499      	strb	r1, [r3, r2]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 80007a8:	4b1d      	ldr	r3, [pc, #116]	; (8000820 <MX_ADC_Init+0xc0>)
 80007aa:	2221      	movs	r2, #33	; 0x21
 80007ac:	2100      	movs	r1, #0
 80007ae:	5499      	strb	r1, [r3, r2]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007b0:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <MX_ADC_Init+0xc0>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	629a      	str	r2, [r3, #40]	; 0x28
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007b6:	4b1a      	ldr	r3, [pc, #104]	; (8000820 <MX_ADC_Init+0xc0>)
 80007b8:	22c2      	movs	r2, #194	; 0xc2
 80007ba:	32ff      	adds	r2, #255	; 0xff
 80007bc:	625a      	str	r2, [r3, #36]	; 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 80007be:	4b18      	ldr	r3, [pc, #96]	; (8000820 <MX_ADC_Init+0xc0>)
 80007c0:	222c      	movs	r2, #44	; 0x2c
 80007c2:	2100      	movs	r1, #0
 80007c4:	5499      	strb	r1, [r3, r2]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c6:	4b16      	ldr	r3, [pc, #88]	; (8000820 <MX_ADC_Init+0xc0>)
 80007c8:	2204      	movs	r2, #4
 80007ca:	615a      	str	r2, [r3, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007cc:	4b14      	ldr	r3, [pc, #80]	; (8000820 <MX_ADC_Init+0xc0>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	631a      	str	r2, [r3, #48]	; 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 80007d2:	4b13      	ldr	r3, [pc, #76]	; (8000820 <MX_ADC_Init+0xc0>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerFrequencyMode = ENABLE;
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <MX_ADC_Init+0xc0>)
 80007da:	2201      	movs	r2, #1
 80007dc:	635a      	str	r2, [r3, #52]	; 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80007de:	4b10      	ldr	r3, [pc, #64]	; (8000820 <MX_ADC_Init+0xc0>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	61da      	str	r2, [r3, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 80007e4:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <MX_ADC_Init+0xc0>)
 80007e6:	0018      	movs	r0, r3
 80007e8:	f000 fd30 	bl	800124c <HAL_ADC_Init>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d001      	beq.n	80007f4 <MX_ADC_Init+0x94>
		Error_Handler();
 80007f0:	f000 f9e6 	bl	8000bc0 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 80007f4:	003b      	movs	r3, r7
 80007f6:	4a0c      	ldr	r2, [pc, #48]	; (8000828 <MX_ADC_Init+0xc8>)
 80007f8:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80007fa:	003b      	movs	r3, r7
 80007fc:	2280      	movs	r2, #128	; 0x80
 80007fe:	0152      	lsls	r2, r2, #5
 8000800:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000802:	003a      	movs	r2, r7
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_ADC_Init+0xc0>)
 8000806:	0011      	movs	r1, r2
 8000808:	0018      	movs	r0, r3
 800080a:	f000 fe93 	bl	8001534 <HAL_ADC_ConfigChannel>
 800080e:	1e03      	subs	r3, r0, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC_Init+0xb6>
		Error_Handler();
 8000812:	f000 f9d5 	bl	8000bc0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	46bd      	mov	sp, r7
 800081a:	b002      	add	sp, #8
 800081c:	bd80      	pop	{r7, pc}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	20000038 	.word	0x20000038
 8000824:	40012400 	.word	0x40012400
 8000828:	10000010 	.word	0x10000010

0800082c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000830:	4b1b      	ldr	r3, [pc, #108]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000832:	4a1c      	ldr	r2, [pc, #112]	; (80008a4 <MX_I2C1_Init+0x78>)
 8000834:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000000;
 8000836:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800083c:	4b18      	ldr	r3, [pc, #96]	; (80008a0 <MX_I2C1_Init+0x74>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000842:	4b17      	ldr	r3, [pc, #92]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000844:	2201      	movs	r2, #1
 8000846:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000848:	4b15      	ldr	r3, [pc, #84]	; (80008a0 <MX_I2C1_Init+0x74>)
 800084a:	2200      	movs	r2, #0
 800084c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800084e:	4b14      	ldr	r3, [pc, #80]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000850:	2200      	movs	r2, #0
 8000852:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000854:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800085a:	4b11      	ldr	r3, [pc, #68]	; (80008a0 <MX_I2C1_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000860:	4b0f      	ldr	r3, [pc, #60]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000862:	2200      	movs	r2, #0
 8000864:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000866:	4b0e      	ldr	r3, [pc, #56]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000868:	0018      	movs	r0, r3
 800086a:	f001 f90b 	bl	8001a84 <HAL_I2C_Init>
 800086e:	1e03      	subs	r3, r0, #0
 8000870:	d001      	beq.n	8000876 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8000872:	f000 f9a5 	bl	8000bc0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8000876:	4b0a      	ldr	r3, [pc, #40]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000878:	2100      	movs	r1, #0
 800087a:	0018      	movs	r0, r3
 800087c:	f001 f998 	bl	8001bb0 <HAL_I2CEx_ConfigAnalogFilter>
 8000880:	1e03      	subs	r3, r0, #0
 8000882:	d001      	beq.n	8000888 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8000884:	f000 f99c 	bl	8000bc0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8000888:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <MX_I2C1_Init+0x74>)
 800088a:	2100      	movs	r1, #0
 800088c:	0018      	movs	r0, r3
 800088e:	f001 f9db 	bl	8001c48 <HAL_I2CEx_ConfigDigitalFilter>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <MX_I2C1_Init+0x6e>
		Error_Handler();
 8000896:	f000 f993 	bl	8000bc0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000094 	.word	0x20000094
 80008a4:	40005400 	.word	0x40005400

080008a8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80008ac:	4b18      	ldr	r3, [pc, #96]	; (8000910 <MX_SPI1_Init+0x68>)
 80008ae:	4a19      	ldr	r2, [pc, #100]	; (8000914 <MX_SPI1_Init+0x6c>)
 80008b0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80008b2:	4b17      	ldr	r3, [pc, #92]	; (8000910 <MX_SPI1_Init+0x68>)
 80008b4:	2282      	movs	r2, #130	; 0x82
 80008b6:	0052      	lsls	r2, r2, #1
 80008b8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ba:	4b15      	ldr	r3, [pc, #84]	; (8000910 <MX_SPI1_Init+0x68>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008c0:	4b13      	ldr	r3, [pc, #76]	; (8000910 <MX_SPI1_Init+0x68>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c6:	4b12      	ldr	r3, [pc, #72]	; (8000910 <MX_SPI1_Init+0x68>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008cc:	4b10      	ldr	r3, [pc, #64]	; (8000910 <MX_SPI1_Init+0x68>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80008d2:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <MX_SPI1_Init+0x68>)
 80008d4:	2280      	movs	r2, #128	; 0x80
 80008d6:	0092      	lsls	r2, r2, #2
 80008d8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008da:	4b0d      	ldr	r3, [pc, #52]	; (8000910 <MX_SPI1_Init+0x68>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008e0:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <MX_SPI1_Init+0x68>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008e6:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <MX_SPI1_Init+0x68>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ec:	4b08      	ldr	r3, [pc, #32]	; (8000910 <MX_SPI1_Init+0x68>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 80008f2:	4b07      	ldr	r3, [pc, #28]	; (8000910 <MX_SPI1_Init+0x68>)
 80008f4:	2207      	movs	r2, #7
 80008f6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80008f8:	4b05      	ldr	r3, [pc, #20]	; (8000910 <MX_SPI1_Init+0x68>)
 80008fa:	0018      	movs	r0, r3
 80008fc:	f002 f8bc 	bl	8002a78 <HAL_SPI_Init>
 8000900:	1e03      	subs	r3, r0, #0
 8000902:	d001      	beq.n	8000908 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000904:	f000 f95c 	bl	8000bc0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000908:	46c0      	nop			; (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	200000e8 	.word	0x200000e8
 8000914:	40013000 	.word	0x40013000

08000918 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800091e:	2318      	movs	r3, #24
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	0018      	movs	r0, r3
 8000924:	2310      	movs	r3, #16
 8000926:	001a      	movs	r2, r3
 8000928:	2100      	movs	r1, #0
 800092a:	f003 fcef 	bl	800430c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800092e:	2310      	movs	r3, #16
 8000930:	18fb      	adds	r3, r7, r3
 8000932:	0018      	movs	r0, r3
 8000934:	2308      	movs	r3, #8
 8000936:	001a      	movs	r2, r3
 8000938:	2100      	movs	r1, #0
 800093a:	f003 fce7 	bl	800430c <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800093e:	003b      	movs	r3, r7
 8000940:	0018      	movs	r0, r3
 8000942:	2310      	movs	r3, #16
 8000944:	001a      	movs	r2, r3
 8000946:	2100      	movs	r1, #0
 8000948:	f003 fce0 	bl	800430c <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800094c:	4b35      	ldr	r3, [pc, #212]	; (8000a24 <MX_TIM2_Init+0x10c>)
 800094e:	2280      	movs	r2, #128	; 0x80
 8000950:	05d2      	lsls	r2, r2, #23
 8000952:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000954:	4b33      	ldr	r3, [pc, #204]	; (8000a24 <MX_TIM2_Init+0x10c>)
 8000956:	2200      	movs	r2, #0
 8000958:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095a:	4b32      	ldr	r3, [pc, #200]	; (8000a24 <MX_TIM2_Init+0x10c>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8000960:	4b30      	ldr	r3, [pc, #192]	; (8000a24 <MX_TIM2_Init+0x10c>)
 8000962:	4a31      	ldr	r2, [pc, #196]	; (8000a28 <MX_TIM2_Init+0x110>)
 8000964:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000966:	4b2f      	ldr	r3, [pc, #188]	; (8000a24 <MX_TIM2_Init+0x10c>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800096c:	4b2d      	ldr	r3, [pc, #180]	; (8000a24 <MX_TIM2_Init+0x10c>)
 800096e:	2200      	movs	r2, #0
 8000970:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000972:	4b2c      	ldr	r3, [pc, #176]	; (8000a24 <MX_TIM2_Init+0x10c>)
 8000974:	0018      	movs	r0, r3
 8000976:	f002 fba7 	bl	80030c8 <HAL_TIM_Base_Init>
 800097a:	1e03      	subs	r3, r0, #0
 800097c:	d001      	beq.n	8000982 <MX_TIM2_Init+0x6a>
		Error_Handler();
 800097e:	f000 f91f 	bl	8000bc0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000982:	2118      	movs	r1, #24
 8000984:	187b      	adds	r3, r7, r1
 8000986:	2280      	movs	r2, #128	; 0x80
 8000988:	0152      	lsls	r2, r2, #5
 800098a:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800098c:	187a      	adds	r2, r7, r1
 800098e:	4b25      	ldr	r3, [pc, #148]	; (8000a24 <MX_TIM2_Init+0x10c>)
 8000990:	0011      	movs	r1, r2
 8000992:	0018      	movs	r0, r3
 8000994:	f002 fce6 	bl	8003364 <HAL_TIM_ConfigClockSource>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM2_Init+0x88>
		Error_Handler();
 800099c:	f000 f910 	bl	8000bc0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80009a0:	4b20      	ldr	r3, [pc, #128]	; (8000a24 <MX_TIM2_Init+0x10c>)
 80009a2:	0018      	movs	r0, r3
 80009a4:	f002 fbd0 	bl	8003148 <HAL_TIM_PWM_Init>
 80009a8:	1e03      	subs	r3, r0, #0
 80009aa:	d001      	beq.n	80009b0 <MX_TIM2_Init+0x98>
		Error_Handler();
 80009ac:	f000 f908 	bl	8000bc0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b0:	2110      	movs	r1, #16
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2200      	movs	r2, #0
 80009bc:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80009be:	187a      	adds	r2, r7, r1
 80009c0:	4b18      	ldr	r3, [pc, #96]	; (8000a24 <MX_TIM2_Init+0x10c>)
 80009c2:	0011      	movs	r1, r2
 80009c4:	0018      	movs	r0, r3
 80009c6:	f002 ff89 	bl	80038dc <HAL_TIMEx_MasterConfigSynchronization>
 80009ca:	1e03      	subs	r3, r0, #0
 80009cc:	d001      	beq.n	80009d2 <MX_TIM2_Init+0xba>
			!= HAL_OK) {
		Error_Handler();
 80009ce:	f000 f8f7 	bl	8000bc0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009d2:	003b      	movs	r3, r7
 80009d4:	2260      	movs	r2, #96	; 0x60
 80009d6:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 80009d8:	003b      	movs	r3, r7
 80009da:	2200      	movs	r2, #0
 80009dc:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009de:	003b      	movs	r3, r7
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009e4:	003b      	movs	r3, r7
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 80009ea:	0039      	movs	r1, r7
 80009ec:	4b0d      	ldr	r3, [pc, #52]	; (8000a24 <MX_TIM2_Init+0x10c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	0018      	movs	r0, r3
 80009f2:	f002 fbf1 	bl	80031d8 <HAL_TIM_PWM_ConfigChannel>
 80009f6:	1e03      	subs	r3, r0, #0
 80009f8:	d001      	beq.n	80009fe <MX_TIM2_Init+0xe6>
			!= HAL_OK) {
		Error_Handler();
 80009fa:	f000 f8e1 	bl	8000bc0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 80009fe:	0039      	movs	r1, r7
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <MX_TIM2_Init+0x10c>)
 8000a02:	2204      	movs	r2, #4
 8000a04:	0018      	movs	r0, r3
 8000a06:	f002 fbe7 	bl	80031d8 <HAL_TIM_PWM_ConfigChannel>
 8000a0a:	1e03      	subs	r3, r0, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM2_Init+0xfa>
			!= HAL_OK) {
		Error_Handler();
 8000a0e:	f000 f8d7 	bl	8000bc0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000a12:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <MX_TIM2_Init+0x10c>)
 8000a14:	0018      	movs	r0, r3
 8000a16:	f000 faa7 	bl	8000f68 <HAL_TIM_MspPostInit>

}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b00a      	add	sp, #40	; 0x28
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	20000140 	.word	0x20000140
 8000a28:	0000ffff 	.word	0x0000ffff

08000a2c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000a30:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a32:	4a15      	ldr	r2, [pc, #84]	; (8000a88 <MX_USART2_UART_Init+0x5c>)
 8000a34:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000a36:	4b13      	ldr	r3, [pc, #76]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a38:	22e1      	movs	r2, #225	; 0xe1
 8000a3a:	0252      	lsls	r2, r2, #9
 8000a3c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000a44:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a52:	220c      	movs	r2, #12
 8000a54:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a68:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000a6e:	4b05      	ldr	r3, [pc, #20]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a70:	0018      	movs	r0, r3
 8000a72:	f002 ff83 	bl	800397c <HAL_UART_Init>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000a7a:	f000 f8a1 	bl	8000bc0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000180 	.word	0x20000180
 8000a88:	40004400 	.word	0x40004400

08000a8c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b089      	sub	sp, #36	; 0x24
 8000a90:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000a92:	240c      	movs	r4, #12
 8000a94:	193b      	adds	r3, r7, r4
 8000a96:	0018      	movs	r0, r3
 8000a98:	2314      	movs	r3, #20
 8000a9a:	001a      	movs	r2, r3
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	f003 fc35 	bl	800430c <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000aa2:	4b44      	ldr	r3, [pc, #272]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000aa6:	4b43      	ldr	r3, [pc, #268]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000aa8:	2180      	movs	r1, #128	; 0x80
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	62da      	str	r2, [r3, #44]	; 0x2c
 8000aae:	4b41      	ldr	r3, [pc, #260]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ab2:	2280      	movs	r2, #128	; 0x80
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
 8000ab8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000aba:	4b3e      	ldr	r3, [pc, #248]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000abe:	4b3d      	ldr	r3, [pc, #244]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ac6:	4b3b      	ldr	r3, [pc, #236]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aca:	2201      	movs	r2, #1
 8000acc:	4013      	ands	r3, r2
 8000ace:	607b      	str	r3, [r7, #4]
 8000ad0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad2:	4b38      	ldr	r3, [pc, #224]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ad6:	4b37      	ldr	r3, [pc, #220]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000ad8:	2102      	movs	r1, #2
 8000ada:	430a      	orrs	r2, r1
 8000adc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ade:	4b35      	ldr	r3, [pc, #212]	; (8000bb4 <MX_GPIO_Init+0x128>)
 8000ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ae2:	2202      	movs	r2, #2
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, offb_Pin | off_Pin, GPIO_PIN_RESET);
 8000aea:	4b33      	ldr	r3, [pc, #204]	; (8000bb8 <MX_GPIO_Init+0x12c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	2103      	movs	r1, #3
 8000af0:	0018      	movs	r0, r3
 8000af2:	f000 ffa9 	bl	8001a48 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000af6:	238e      	movs	r3, #142	; 0x8e
 8000af8:	01db      	lsls	r3, r3, #7
 8000afa:	4830      	ldr	r0, [pc, #192]	; (8000bbc <MX_GPIO_Init+0x130>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	0019      	movs	r1, r3
 8000b00:	f000 ffa2 	bl	8001a48 <HAL_GPIO_WritePin>
	cmd_pleins_phares_Pin | direction_Pin | IRQ_Pin | CE_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(led_v_GPIO_Port, led_v_Pin, GPIO_PIN_SET);
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	019b      	lsls	r3, r3, #6
 8000b08:	482c      	ldr	r0, [pc, #176]	; (8000bbc <MX_GPIO_Init+0x130>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	0019      	movs	r1, r3
 8000b0e:	f000 ff9b 	bl	8001a48 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(led_r_GPIO_Port, led_r_Pin, GPIO_PIN_SET);
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	0059      	lsls	r1, r3, #1
 8000b16:	23a0      	movs	r3, #160	; 0xa0
 8000b18:	05db      	lsls	r3, r3, #23
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 ff93 	bl	8001a48 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000b22:	2380      	movs	r3, #128	; 0x80
 8000b24:	0219      	lsls	r1, r3, #8
 8000b26:	23a0      	movs	r3, #160	; 0xa0
 8000b28:	05db      	lsls	r3, r3, #23
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f000 ff8b 	bl	8001a48 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : offb_Pin off_Pin */
	GPIO_InitStruct.Pin = offb_Pin | off_Pin;
 8000b32:	193b      	adds	r3, r7, r4
 8000b34:	2203      	movs	r2, #3
 8000b36:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b3e:	193b      	adds	r3, r7, r4
 8000b40:	2202      	movs	r2, #2
 8000b42:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	193b      	adds	r3, r7, r4
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b4a:	193b      	adds	r3, r7, r4
 8000b4c:	4a1a      	ldr	r2, [pc, #104]	; (8000bb8 <MX_GPIO_Init+0x12c>)
 8000b4e:	0019      	movs	r1, r3
 8000b50:	0010      	movs	r0, r2
 8000b52:	f000 fe0b 	bl	800176c <HAL_GPIO_Init>

	/*Configure GPIO pins : cmd_pleins_phares_Pin led_v_Pin direction_Pin IRQ_Pin
	 CE_Pin */
	GPIO_InitStruct.Pin = cmd_pleins_phares_Pin | led_v_Pin | direction_Pin
 8000b56:	0021      	movs	r1, r4
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	22ce      	movs	r2, #206	; 0xce
 8000b5c:	01d2      	lsls	r2, r2, #7
 8000b5e:	601a      	str	r2, [r3, #0]
			| IRQ_Pin | CE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b60:	000c      	movs	r4, r1
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	2201      	movs	r2, #1
 8000b66:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	193b      	adds	r3, r7, r4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	2200      	movs	r2, #0
 8000b72:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b74:	193b      	adds	r3, r7, r4
 8000b76:	4a11      	ldr	r2, [pc, #68]	; (8000bbc <MX_GPIO_Init+0x130>)
 8000b78:	0019      	movs	r1, r3
 8000b7a:	0010      	movs	r0, r2
 8000b7c:	f000 fdf6 	bl	800176c <HAL_GPIO_Init>

	/*Configure GPIO pins : led_r_Pin CSN_Pin */
	GPIO_InitStruct.Pin = led_r_Pin | CSN_Pin;
 8000b80:	0021      	movs	r1, r4
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2281      	movs	r2, #129	; 0x81
 8000b86:	0212      	lsls	r2, r2, #8
 8000b88:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	187b      	adds	r3, r7, r1
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	2200      	movs	r2, #0
 8000b9a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9c:	187a      	adds	r2, r7, r1
 8000b9e:	23a0      	movs	r3, #160	; 0xa0
 8000ba0:	05db      	lsls	r3, r3, #23
 8000ba2:	0011      	movs	r1, r2
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f000 fde1 	bl	800176c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b009      	add	sp, #36	; 0x24
 8000bb0:	bd90      	pop	{r4, r7, pc}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	50001c00 	.word	0x50001c00
 8000bbc:	50000400 	.word	0x50000400

08000bc0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc4:	b672      	cpsid	i
}
 8000bc6:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000bc8:	e7fe      	b.n	8000bc8 <Error_Handler+0x8>
	...

08000bcc <NRFInitModule_EN>:

NRF_HAL_function_str NRF_HAL_function_local_STR;
static bool NRF_isInit = false;

void NRFInitModule_EN(NRF_HAL_function_str NRF_HAL_function_STR)
{
 8000bcc:	b590      	push	{r4, r7, lr}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	003c      	movs	r4, r7
 8000bd4:	6020      	str	r0, [r4, #0]
 8000bd6:	6061      	str	r1, [r4, #4]
 8000bd8:	60a2      	str	r2, [r4, #8]
 8000bda:	60e3      	str	r3, [r4, #12]
	NRF_HAL_function_local_STR.setCe_PF = NRF_HAL_function_STR.setCe_PF;
 8000bdc:	003b      	movs	r3, r7
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b0a      	ldr	r3, [pc, #40]	; (8000c0c <NRFInitModule_EN+0x40>)
 8000be2:	601a      	str	r2, [r3, #0]
	NRF_HAL_function_local_STR.setIrq_PF = NRF_HAL_function_STR.setIrq_PF;
 8000be4:	003b      	movs	r3, r7
 8000be6:	685a      	ldr	r2, [r3, #4]
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <NRFInitModule_EN+0x40>)
 8000bea:	605a      	str	r2, [r3, #4]
	NRF_HAL_function_local_STR.writeSpiValue_EN_PF = NRF_HAL_function_STR.writeSpiValue_EN_PF;
 8000bec:	003b      	movs	r3, r7
 8000bee:	689a      	ldr	r2, [r3, #8]
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <NRFInitModule_EN+0x40>)
 8000bf2:	609a      	str	r2, [r3, #8]
	NRF_HAL_function_local_STR.readSpiValue_EN_PF = NRF_HAL_function_STR.readSpiValue_EN_PF;
 8000bf4:	003b      	movs	r3, r7
 8000bf6:	68da      	ldr	r2, [r3, #12]
 8000bf8:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <NRFInitModule_EN+0x40>)
 8000bfa:	60da      	str	r2, [r3, #12]


	NRF_isInit = true;
 8000bfc:	4b04      	ldr	r3, [pc, #16]	; (8000c10 <NRFInitModule_EN+0x44>)
 8000bfe:	2201      	movs	r2, #1
 8000c00:	701a      	strb	r2, [r3, #0]
}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b005      	add	sp, #20
 8000c08:	bd90      	pop	{r4, r7, pc}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	20000208 	.word	0x20000208
 8000c10:	20000218 	.word	0x20000218

08000c14 <NRF_setRxMode>:

NRF_ret_val_en NRF_setRxMode()
{
 8000c14:	b5b0      	push	{r4, r5, r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
	uint8_t addr_register_U8 = CONFIG;
 8000c1a:	1dfb      	adds	r3, r7, #7
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
	uint8_t value_U8[2] = {0};
 8000c20:	003b      	movs	r3, r7
 8000c22:	2200      	movs	r2, #0
 8000c24:	801a      	strh	r2, [r3, #0]
	uint16_t size_value_U8 = 2;
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2202      	movs	r2, #2
 8000c2a:	801a      	strh	r2, [r3, #0]
	HAL_ret_val_en HAL_ret_val_EN;
	NRF_HAL_function_local_STR.setCe_PF(true);
 8000c2c:	4b26      	ldr	r3, [pc, #152]	; (8000cc8 <NRF_setRxMode+0xb4>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2001      	movs	r0, #1
 8000c32:	4798      	blx	r3
	HAL_ret_val_EN = NRF_HAL_function_local_STR.readSpiValue_EN_PF(addr_register_U8,value_U8,size_value_U8);
 8000c34:	4b24      	ldr	r3, [pc, #144]	; (8000cc8 <NRF_setRxMode+0xb4>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	1cfc      	adds	r4, r7, #3
 8000c3a:	1d3a      	adds	r2, r7, #4
 8000c3c:	8815      	ldrh	r5, [r2, #0]
 8000c3e:	0039      	movs	r1, r7
 8000c40:	1dfa      	adds	r2, r7, #7
 8000c42:	7810      	ldrb	r0, [r2, #0]
 8000c44:	002a      	movs	r2, r5
 8000c46:	4798      	blx	r3
 8000c48:	0003      	movs	r3, r0
 8000c4a:	7023      	strb	r3, [r4, #0]
	if (HAL_ret_val_EN != SPI_READ_OK_EN)
 8000c4c:	1cfb      	adds	r3, r7, #3
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b05      	cmp	r3, #5
 8000c52:	d001      	beq.n	8000c58 <NRF_setRxMode+0x44>
	{
		return NRF_SPI_ERROR_EN;
 8000c54:	2304      	movs	r3, #4
 8000c56:	e032      	b.n	8000cbe <NRF_setRxMode+0xaa>
	}

	value_U8[1] |= 0b00000001;
 8000c58:	003b      	movs	r3, r7
 8000c5a:	785b      	ldrb	r3, [r3, #1]
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	003b      	movs	r3, r7
 8000c64:	705a      	strb	r2, [r3, #1]

	HAL_ret_val_EN = NRF_HAL_function_local_STR.writeSpiValue_EN_PF(addr_register_U8,&value_U8[1],1);
 8000c66:	4b18      	ldr	r3, [pc, #96]	; (8000cc8 <NRF_setRxMode+0xb4>)
 8000c68:	689b      	ldr	r3, [r3, #8]
 8000c6a:	1cfc      	adds	r4, r7, #3
 8000c6c:	003a      	movs	r2, r7
 8000c6e:	1c51      	adds	r1, r2, #1
 8000c70:	1dfa      	adds	r2, r7, #7
 8000c72:	7810      	ldrb	r0, [r2, #0]
 8000c74:	2201      	movs	r2, #1
 8000c76:	4798      	blx	r3
 8000c78:	0003      	movs	r3, r0
 8000c7a:	7023      	strb	r3, [r4, #0]
	if (HAL_ret_val_EN != SPI_WRITE_OK_EN)
 8000c7c:	1cfb      	adds	r3, r7, #3
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b03      	cmp	r3, #3
 8000c82:	d001      	beq.n	8000c88 <NRF_setRxMode+0x74>
	{
		return NRF_SPI_ERROR_EN;
 8000c84:	2304      	movs	r3, #4
 8000c86:	e01a      	b.n	8000cbe <NRF_setRxMode+0xaa>
	}

	HAL_ret_val_EN = NRF_HAL_function_local_STR.readSpiValue_EN_PF(addr_register_U8,value_U8,size_value_U8);
 8000c88:	4b0f      	ldr	r3, [pc, #60]	; (8000cc8 <NRF_setRxMode+0xb4>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	1cfc      	adds	r4, r7, #3
 8000c8e:	1d3a      	adds	r2, r7, #4
 8000c90:	8815      	ldrh	r5, [r2, #0]
 8000c92:	0039      	movs	r1, r7
 8000c94:	1dfa      	adds	r2, r7, #7
 8000c96:	7810      	ldrb	r0, [r2, #0]
 8000c98:	002a      	movs	r2, r5
 8000c9a:	4798      	blx	r3
 8000c9c:	0003      	movs	r3, r0
 8000c9e:	7023      	strb	r3, [r4, #0]
	//NRF_HAL_function_local_STR.setCe_PF(false);
	if (HAL_ret_val_EN != SPI_READ_OK_EN)
 8000ca0:	1cfb      	adds	r3, r7, #3
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b05      	cmp	r3, #5
 8000ca6:	d001      	beq.n	8000cac <NRF_setRxMode+0x98>
	{
		return NRF_SPI_ERROR_EN;
 8000ca8:	2304      	movs	r3, #4
 8000caa:	e008      	b.n	8000cbe <NRF_setRxMode+0xaa>
	}

	if ((value_U8[1] & 0b000000001) != 0b00000001)
 8000cac:	003b      	movs	r3, r7
 8000cae:	785b      	ldrb	r3, [r3, #1]
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	d101      	bne.n	8000cbc <NRF_setRxMode+0xa8>
	{
		return NRF_SET_MODE_ERROR_EN;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	e000      	b.n	8000cbe <NRF_setRxMode+0xaa>
	}
	else
	{
		return NRF_SET_MODE_OK_EN;
 8000cbc:	2302      	movs	r3, #2
	}
}
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	20000208 	.word	0x20000208

08000ccc <NRF_setTxMode>:

NRF_ret_val_en NRF_setTxMode()
{
 8000ccc:	b5b0      	push	{r4, r5, r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
	uint8_t addr_register_U8 = CONFIG;
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
	uint8_t value_U8[2] = {0};
 8000cd8:	003b      	movs	r3, r7
 8000cda:	2200      	movs	r2, #0
 8000cdc:	801a      	strh	r2, [r3, #0]
	uint16_t size_value_U8 = 2;
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2202      	movs	r2, #2
 8000ce2:	801a      	strh	r2, [r3, #0]
	HAL_ret_val_en HAL_ret_val_EN;
	NRF_HAL_function_local_STR.setCe_PF(true);
 8000ce4:	4b28      	ldr	r3, [pc, #160]	; (8000d88 <NRF_setTxMode+0xbc>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2001      	movs	r0, #1
 8000cea:	4798      	blx	r3
	HAL_ret_val_EN = NRF_HAL_function_local_STR.readSpiValue_EN_PF(addr_register_U8,value_U8,size_value_U8);
 8000cec:	4b26      	ldr	r3, [pc, #152]	; (8000d88 <NRF_setTxMode+0xbc>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	1cfc      	adds	r4, r7, #3
 8000cf2:	1d3a      	adds	r2, r7, #4
 8000cf4:	8815      	ldrh	r5, [r2, #0]
 8000cf6:	0039      	movs	r1, r7
 8000cf8:	1dfa      	adds	r2, r7, #7
 8000cfa:	7810      	ldrb	r0, [r2, #0]
 8000cfc:	002a      	movs	r2, r5
 8000cfe:	4798      	blx	r3
 8000d00:	0003      	movs	r3, r0
 8000d02:	7023      	strb	r3, [r4, #0]
	if (HAL_ret_val_EN != SPI_READ_OK_EN)
 8000d04:	1cfb      	adds	r3, r7, #3
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b05      	cmp	r3, #5
 8000d0a:	d001      	beq.n	8000d10 <NRF_setTxMode+0x44>
	{
		return NRF_SPI_ERROR_EN;
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	e036      	b.n	8000d7e <NRF_setTxMode+0xb2>
	}

	value_U8[1] &= 0b11111110;
 8000d10:	003b      	movs	r3, r7
 8000d12:	785b      	ldrb	r3, [r3, #1]
 8000d14:	2201      	movs	r2, #1
 8000d16:	4393      	bics	r3, r2
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	003b      	movs	r3, r7
 8000d1c:	705a      	strb	r2, [r3, #1]

	HAL_ret_val_EN = NRF_HAL_function_local_STR.writeSpiValue_EN_PF(addr_register_U8,&value_U8[1],1);
 8000d1e:	4b1a      	ldr	r3, [pc, #104]	; (8000d88 <NRF_setTxMode+0xbc>)
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	1cfc      	adds	r4, r7, #3
 8000d24:	003a      	movs	r2, r7
 8000d26:	1c51      	adds	r1, r2, #1
 8000d28:	1dfa      	adds	r2, r7, #7
 8000d2a:	7810      	ldrb	r0, [r2, #0]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	4798      	blx	r3
 8000d30:	0003      	movs	r3, r0
 8000d32:	7023      	strb	r3, [r4, #0]
	if (HAL_ret_val_EN != SPI_WRITE_OK_EN)
 8000d34:	1cfb      	adds	r3, r7, #3
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b03      	cmp	r3, #3
 8000d3a:	d001      	beq.n	8000d40 <NRF_setTxMode+0x74>
	{
		return NRF_SPI_ERROR_EN;
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	e01e      	b.n	8000d7e <NRF_setTxMode+0xb2>
	}

	HAL_ret_val_EN = NRF_HAL_function_local_STR.readSpiValue_EN_PF(addr_register_U8,value_U8,size_value_U8);
 8000d40:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <NRF_setTxMode+0xbc>)
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	1cfc      	adds	r4, r7, #3
 8000d46:	1d3a      	adds	r2, r7, #4
 8000d48:	8815      	ldrh	r5, [r2, #0]
 8000d4a:	0039      	movs	r1, r7
 8000d4c:	1dfa      	adds	r2, r7, #7
 8000d4e:	7810      	ldrb	r0, [r2, #0]
 8000d50:	002a      	movs	r2, r5
 8000d52:	4798      	blx	r3
 8000d54:	0003      	movs	r3, r0
 8000d56:	7023      	strb	r3, [r4, #0]
	NRF_HAL_function_local_STR.setCe_PF(false);
 8000d58:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <NRF_setTxMode+0xbc>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	4798      	blx	r3
	if (HAL_ret_val_EN != SPI_READ_OK_EN)
 8000d60:	1cfb      	adds	r3, r7, #3
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b05      	cmp	r3, #5
 8000d66:	d001      	beq.n	8000d6c <NRF_setTxMode+0xa0>
	{
		return NRF_SPI_ERROR_EN;
 8000d68:	2304      	movs	r3, #4
 8000d6a:	e008      	b.n	8000d7e <NRF_setTxMode+0xb2>
	}

	if ((value_U8[1] & 0b000000001) != 0b00000000)
 8000d6c:	003b      	movs	r3, r7
 8000d6e:	785b      	ldrb	r3, [r3, #1]
 8000d70:	001a      	movs	r2, r3
 8000d72:	2301      	movs	r3, #1
 8000d74:	4013      	ands	r3, r2
 8000d76:	d001      	beq.n	8000d7c <NRF_setTxMode+0xb0>
	{
		return NRF_SET_MODE_ERROR_EN;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	e000      	b.n	8000d7e <NRF_setTxMode+0xb2>
	}
	else
	{
		return NRF_SET_MODE_OK_EN;
 8000d7c:	2302      	movs	r3, #2
	}
}
 8000d7e:	0018      	movs	r0, r3
 8000d80:	46bd      	mov	sp, r7
 8000d82:	b002      	add	sp, #8
 8000d84:	bdb0      	pop	{r4, r5, r7, pc}
 8000d86:	46c0      	nop			; (mov r8, r8)
 8000d88:	20000208 	.word	0x20000208

08000d8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d90:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <HAL_MspInit+0x24>)
 8000d92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_MspInit+0x24>)
 8000d96:	2101      	movs	r1, #1
 8000d98:	430a      	orrs	r2, r1
 8000d9a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <HAL_MspInit+0x24>)
 8000d9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <HAL_MspInit+0x24>)
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	0549      	lsls	r1, r1, #21
 8000da6:	430a      	orrs	r2, r1
 8000da8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40021000 	.word	0x40021000

08000db4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000db4:	b590      	push	{r4, r7, lr}
 8000db6:	b089      	sub	sp, #36	; 0x24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	240c      	movs	r4, #12
 8000dbe:	193b      	adds	r3, r7, r4
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	2314      	movs	r3, #20
 8000dc4:	001a      	movs	r2, r3
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	f003 faa0 	bl	800430c <memset>
  if(hadc->Instance==ADC1)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a14      	ldr	r2, [pc, #80]	; (8000e24 <HAL_ADC_MspInit+0x70>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d122      	bne.n	8000e1c <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000dd6:	4b14      	ldr	r3, [pc, #80]	; (8000e28 <HAL_ADC_MspInit+0x74>)
 8000dd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dda:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <HAL_ADC_MspInit+0x74>)
 8000ddc:	2180      	movs	r1, #128	; 0x80
 8000dde:	0089      	lsls	r1, r1, #2
 8000de0:	430a      	orrs	r2, r1
 8000de2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de4:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <HAL_ADC_MspInit+0x74>)
 8000de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000de8:	4b0f      	ldr	r3, [pc, #60]	; (8000e28 <HAL_ADC_MspInit+0x74>)
 8000dea:	2101      	movs	r1, #1
 8000dec:	430a      	orrs	r2, r1
 8000dee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df0:	4b0d      	ldr	r3, [pc, #52]	; (8000e28 <HAL_ADC_MspInit+0x74>)
 8000df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df4:	2201      	movs	r2, #1
 8000df6:	4013      	ands	r3, r2
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000dfc:	193b      	adds	r3, r7, r4
 8000dfe:	2210      	movs	r2, #16
 8000e00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e02:	193b      	adds	r3, r7, r4
 8000e04:	2203      	movs	r2, #3
 8000e06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	193b      	adds	r3, r7, r4
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0e:	193a      	adds	r2, r7, r4
 8000e10:	23a0      	movs	r3, #160	; 0xa0
 8000e12:	05db      	lsls	r3, r3, #23
 8000e14:	0011      	movs	r1, r2
 8000e16:	0018      	movs	r0, r3
 8000e18:	f000 fca8 	bl	800176c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e1c:	46c0      	nop			; (mov r8, r8)
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	b009      	add	sp, #36	; 0x24
 8000e22:	bd90      	pop	{r4, r7, pc}
 8000e24:	40012400 	.word	0x40012400
 8000e28:	40021000 	.word	0x40021000

08000e2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e2c:	b590      	push	{r4, r7, lr}
 8000e2e:	b089      	sub	sp, #36	; 0x24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e34:	240c      	movs	r4, #12
 8000e36:	193b      	adds	r3, r7, r4
 8000e38:	0018      	movs	r0, r3
 8000e3a:	2314      	movs	r3, #20
 8000e3c:	001a      	movs	r2, r3
 8000e3e:	2100      	movs	r1, #0
 8000e40:	f003 fa64 	bl	800430c <memset>
  if(hi2c->Instance==I2C1)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a17      	ldr	r2, [pc, #92]	; (8000ea8 <HAL_I2C_MspInit+0x7c>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d128      	bne.n	8000ea0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4e:	4b17      	ldr	r3, [pc, #92]	; (8000eac <HAL_I2C_MspInit+0x80>)
 8000e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e52:	4b16      	ldr	r3, [pc, #88]	; (8000eac <HAL_I2C_MspInit+0x80>)
 8000e54:	2102      	movs	r1, #2
 8000e56:	430a      	orrs	r2, r1
 8000e58:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e5a:	4b14      	ldr	r3, [pc, #80]	; (8000eac <HAL_I2C_MspInit+0x80>)
 8000e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5e:	2202      	movs	r2, #2
 8000e60:	4013      	ands	r3, r2
 8000e62:	60bb      	str	r3, [r7, #8]
 8000e64:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e66:	0021      	movs	r1, r4
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	22c0      	movs	r2, #192	; 0xc0
 8000e6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e6e:	187b      	adds	r3, r7, r1
 8000e70:	2212      	movs	r2, #18
 8000e72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	187b      	adds	r3, r7, r1
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7a:	187b      	adds	r3, r7, r1
 8000e7c:	2203      	movs	r2, #3
 8000e7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000e80:	187b      	adds	r3, r7, r1
 8000e82:	2201      	movs	r2, #1
 8000e84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e86:	187b      	adds	r3, r7, r1
 8000e88:	4a09      	ldr	r2, [pc, #36]	; (8000eb0 <HAL_I2C_MspInit+0x84>)
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	0010      	movs	r0, r2
 8000e8e:	f000 fc6d 	bl	800176c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_I2C_MspInit+0x80>)
 8000e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e96:	4b05      	ldr	r3, [pc, #20]	; (8000eac <HAL_I2C_MspInit+0x80>)
 8000e98:	2180      	movs	r1, #128	; 0x80
 8000e9a:	0389      	lsls	r1, r1, #14
 8000e9c:	430a      	orrs	r2, r1
 8000e9e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ea0:	46c0      	nop			; (mov r8, r8)
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b009      	add	sp, #36	; 0x24
 8000ea6:	bd90      	pop	{r4, r7, pc}
 8000ea8:	40005400 	.word	0x40005400
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	50000400 	.word	0x50000400

08000eb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b089      	sub	sp, #36	; 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	240c      	movs	r4, #12
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	2314      	movs	r3, #20
 8000ec4:	001a      	movs	r2, r3
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	f003 fa20 	bl	800430c <memset>
  if(hspi->Instance==SPI1)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a17      	ldr	r2, [pc, #92]	; (8000f30 <HAL_SPI_MspInit+0x7c>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d128      	bne.n	8000f28 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ed6:	4b17      	ldr	r3, [pc, #92]	; (8000f34 <HAL_SPI_MspInit+0x80>)
 8000ed8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eda:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <HAL_SPI_MspInit+0x80>)
 8000edc:	2180      	movs	r1, #128	; 0x80
 8000ede:	0149      	lsls	r1, r1, #5
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee4:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <HAL_SPI_MspInit+0x80>)
 8000ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ee8:	4b12      	ldr	r3, [pc, #72]	; (8000f34 <HAL_SPI_MspInit+0x80>)
 8000eea:	2102      	movs	r1, #2
 8000eec:	430a      	orrs	r2, r1
 8000eee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ef0:	4b10      	ldr	r3, [pc, #64]	; (8000f34 <HAL_SPI_MspInit+0x80>)
 8000ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60bb      	str	r3, [r7, #8]
 8000efa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000efc:	0021      	movs	r1, r4
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	2238      	movs	r2, #56	; 0x38
 8000f02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2202      	movs	r2, #2
 8000f08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2203      	movs	r2, #3
 8000f14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	4a06      	ldr	r2, [pc, #24]	; (8000f38 <HAL_SPI_MspInit+0x84>)
 8000f20:	0019      	movs	r1, r3
 8000f22:	0010      	movs	r0, r2
 8000f24:	f000 fc22 	bl	800176c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f28:	46c0      	nop			; (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b009      	add	sp, #36	; 0x24
 8000f2e:	bd90      	pop	{r4, r7, pc}
 8000f30:	40013000 	.word	0x40013000
 8000f34:	40021000 	.word	0x40021000
 8000f38:	50000400 	.word	0x50000400

08000f3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	2380      	movs	r3, #128	; 0x80
 8000f4a:	05db      	lsls	r3, r3, #23
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d105      	bne.n	8000f5c <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f50:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <HAL_TIM_Base_MspInit+0x28>)
 8000f52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <HAL_TIM_Base_MspInit+0x28>)
 8000f56:	2101      	movs	r1, #1
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f5c:	46c0      	nop			; (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	b002      	add	sp, #8
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	40021000 	.word	0x40021000

08000f68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b089      	sub	sp, #36	; 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	240c      	movs	r4, #12
 8000f72:	193b      	adds	r3, r7, r4
 8000f74:	0018      	movs	r0, r3
 8000f76:	2314      	movs	r3, #20
 8000f78:	001a      	movs	r2, r3
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	f003 f9c6 	bl	800430c <memset>
  if(htim->Instance==TIM2)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	2380      	movs	r3, #128	; 0x80
 8000f86:	05db      	lsls	r3, r3, #23
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d122      	bne.n	8000fd2 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8c:	4b13      	ldr	r3, [pc, #76]	; (8000fdc <HAL_TIM_MspPostInit+0x74>)
 8000f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f90:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <HAL_TIM_MspPostInit+0x74>)
 8000f92:	2101      	movs	r1, #1
 8000f94:	430a      	orrs	r2, r1
 8000f96:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f98:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <HAL_TIM_MspPostInit+0x74>)
 8000f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = onb_Pin|on_Pin;
 8000fa4:	0021      	movs	r1, r4
 8000fa6:	187b      	adds	r3, r7, r1
 8000fa8:	2203      	movs	r2, #3
 8000faa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	2202      	movs	r2, #2
 8000fb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000fbe:	187b      	adds	r3, r7, r1
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc4:	187a      	adds	r2, r7, r1
 8000fc6:	23a0      	movs	r3, #160	; 0xa0
 8000fc8:	05db      	lsls	r3, r3, #23
 8000fca:	0011      	movs	r1, r2
 8000fcc:	0018      	movs	r0, r3
 8000fce:	f000 fbcd 	bl	800176c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b009      	add	sp, #36	; 0x24
 8000fd8:	bd90      	pop	{r4, r7, pc}
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	40021000 	.word	0x40021000

08000fe0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b089      	sub	sp, #36	; 0x24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	240c      	movs	r4, #12
 8000fea:	193b      	adds	r3, r7, r4
 8000fec:	0018      	movs	r0, r3
 8000fee:	2314      	movs	r3, #20
 8000ff0:	001a      	movs	r2, r3
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	f003 f98a 	bl	800430c <memset>
  if(huart->Instance==USART2)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a18      	ldr	r2, [pc, #96]	; (8001060 <HAL_UART_MspInit+0x80>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d12a      	bne.n	8001058 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001002:	4b18      	ldr	r3, [pc, #96]	; (8001064 <HAL_UART_MspInit+0x84>)
 8001004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001006:	4b17      	ldr	r3, [pc, #92]	; (8001064 <HAL_UART_MspInit+0x84>)
 8001008:	2180      	movs	r1, #128	; 0x80
 800100a:	0289      	lsls	r1, r1, #10
 800100c:	430a      	orrs	r2, r1
 800100e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001010:	4b14      	ldr	r3, [pc, #80]	; (8001064 <HAL_UART_MspInit+0x84>)
 8001012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <HAL_UART_MspInit+0x84>)
 8001016:	2101      	movs	r1, #1
 8001018:	430a      	orrs	r2, r1
 800101a:	62da      	str	r2, [r3, #44]	; 0x2c
 800101c:	4b11      	ldr	r3, [pc, #68]	; (8001064 <HAL_UART_MspInit+0x84>)
 800101e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001020:	2201      	movs	r2, #1
 8001022:	4013      	ands	r3, r2
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA9     ------> USART2_TX
    PA10     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001028:	193b      	adds	r3, r7, r4
 800102a:	22c0      	movs	r2, #192	; 0xc0
 800102c:	00d2      	lsls	r2, r2, #3
 800102e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	0021      	movs	r1, r4
 8001032:	187b      	adds	r3, r7, r1
 8001034:	2202      	movs	r2, #2
 8001036:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	187b      	adds	r3, r7, r1
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	187b      	adds	r3, r7, r1
 8001040:	2203      	movs	r2, #3
 8001042:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001044:	187b      	adds	r3, r7, r1
 8001046:	2204      	movs	r2, #4
 8001048:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104a:	187a      	adds	r2, r7, r1
 800104c:	23a0      	movs	r3, #160	; 0xa0
 800104e:	05db      	lsls	r3, r3, #23
 8001050:	0011      	movs	r1, r2
 8001052:	0018      	movs	r0, r3
 8001054:	f000 fb8a 	bl	800176c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	b009      	add	sp, #36	; 0x24
 800105e:	bd90      	pop	{r4, r7, pc}
 8001060:	40004400 	.word	0x40004400
 8001064:	40021000 	.word	0x40021000

08001068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800106c:	e7fe      	b.n	800106c <NMI_Handler+0x4>

0800106e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001072:	e7fe      	b.n	8001072 <HardFault_Handler+0x4>

08001074 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001078:	46c0      	nop			; (mov r8, r8)
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800108c:	f000 f89e 	bl	80011cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001090:	46c0      	nop			; (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800109a:	46c0      	nop			; (mov r8, r8)
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80010a0:	4813      	ldr	r0, [pc, #76]	; (80010f0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80010a2:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010a4:	f7ff fff7 	bl	8001096 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80010a8:	4812      	ldr	r0, [pc, #72]	; (80010f4 <LoopForever+0x6>)
    LDR R1, [R0]
 80010aa:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80010ac:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80010ae:	4a12      	ldr	r2, [pc, #72]	; (80010f8 <LoopForever+0xa>)
    CMP R1, R2
 80010b0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80010b2:	d105      	bne.n	80010c0 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80010b4:	4811      	ldr	r0, [pc, #68]	; (80010fc <LoopForever+0xe>)
    LDR R1,=0x00000001
 80010b6:	4912      	ldr	r1, [pc, #72]	; (8001100 <LoopForever+0x12>)
    STR R1, [R0]
 80010b8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80010ba:	4812      	ldr	r0, [pc, #72]	; (8001104 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80010bc:	4912      	ldr	r1, [pc, #72]	; (8001108 <LoopForever+0x1a>)
    STR R1, [R0]
 80010be:	6001      	str	r1, [r0, #0]

080010c0 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010c0:	4812      	ldr	r0, [pc, #72]	; (800110c <LoopForever+0x1e>)
  ldr r1, =_edata
 80010c2:	4913      	ldr	r1, [pc, #76]	; (8001110 <LoopForever+0x22>)
  ldr r2, =_sidata
 80010c4:	4a13      	ldr	r2, [pc, #76]	; (8001114 <LoopForever+0x26>)
  movs r3, #0
 80010c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c8:	e002      	b.n	80010d0 <LoopCopyDataInit>

080010ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ce:	3304      	adds	r3, #4

080010d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d4:	d3f9      	bcc.n	80010ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010d6:	4a10      	ldr	r2, [pc, #64]	; (8001118 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80010d8:	4c10      	ldr	r4, [pc, #64]	; (800111c <LoopForever+0x2e>)
  movs r3, #0
 80010da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010dc:	e001      	b.n	80010e2 <LoopFillZerobss>

080010de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e0:	3204      	adds	r2, #4

080010e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e4:	d3fb      	bcc.n	80010de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010e6:	f003 f919 	bl	800431c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ea:	f7ff faa1 	bl	8000630 <main>

080010ee <LoopForever>:

LoopForever:
    b LoopForever
 80010ee:	e7fe      	b.n	80010ee <LoopForever>
   ldr   r0, =_estack
 80010f0:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 80010f4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80010f8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80010fc:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001100:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001104:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001108:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800110c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001110:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001114:	080043f8 	.word	0x080043f8
  ldr r2, =_sbss
 8001118:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 800111c:	20000220 	.word	0x20000220

08001120 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001120:	e7fe      	b.n	8001120 <ADC1_IRQHandler>
	...

08001124 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800112a:	1dfb      	adds	r3, r7, #7
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <HAL_Init+0x3c>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <HAL_Init+0x3c>)
 8001136:	2140      	movs	r1, #64	; 0x40
 8001138:	430a      	orrs	r2, r1
 800113a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800113c:	2003      	movs	r0, #3
 800113e:	f000 f811 	bl	8001164 <HAL_InitTick>
 8001142:	1e03      	subs	r3, r0, #0
 8001144:	d003      	beq.n	800114e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001146:	1dfb      	adds	r3, r7, #7
 8001148:	2201      	movs	r2, #1
 800114a:	701a      	strb	r2, [r3, #0]
 800114c:	e001      	b.n	8001152 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800114e:	f7ff fe1d 	bl	8000d8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781b      	ldrb	r3, [r3, #0]
}
 8001156:	0018      	movs	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	b002      	add	sp, #8
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	40022000 	.word	0x40022000

08001164 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800116c:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <HAL_InitTick+0x5c>)
 800116e:	681c      	ldr	r4, [r3, #0]
 8001170:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <HAL_InitTick+0x60>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	0019      	movs	r1, r3
 8001176:	23fa      	movs	r3, #250	; 0xfa
 8001178:	0098      	lsls	r0, r3, #2
 800117a:	f7fe ffc5 	bl	8000108 <__udivsi3>
 800117e:	0003      	movs	r3, r0
 8001180:	0019      	movs	r1, r3
 8001182:	0020      	movs	r0, r4
 8001184:	f7fe ffc0 	bl	8000108 <__udivsi3>
 8001188:	0003      	movs	r3, r0
 800118a:	0018      	movs	r0, r3
 800118c:	f000 fae1 	bl	8001752 <HAL_SYSTICK_Config>
 8001190:	1e03      	subs	r3, r0, #0
 8001192:	d001      	beq.n	8001198 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e00f      	b.n	80011b8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b03      	cmp	r3, #3
 800119c:	d80b      	bhi.n	80011b6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800119e:	6879      	ldr	r1, [r7, #4]
 80011a0:	2301      	movs	r3, #1
 80011a2:	425b      	negs	r3, r3
 80011a4:	2200      	movs	r2, #0
 80011a6:	0018      	movs	r0, r3
 80011a8:	f000 fabe 	bl	8001728 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_InitTick+0x64>)
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
 80011b4:	e000      	b.n	80011b8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
}
 80011b8:	0018      	movs	r0, r3
 80011ba:	46bd      	mov	sp, r7
 80011bc:	b003      	add	sp, #12
 80011be:	bd90      	pop	{r4, r7, pc}
 80011c0:	20000010 	.word	0x20000010
 80011c4:	20000018 	.word	0x20000018
 80011c8:	20000014 	.word	0x20000014

080011cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d0:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <HAL_IncTick+0x1c>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	001a      	movs	r2, r3
 80011d6:	4b05      	ldr	r3, [pc, #20]	; (80011ec <HAL_IncTick+0x20>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	18d2      	adds	r2, r2, r3
 80011dc:	4b03      	ldr	r3, [pc, #12]	; (80011ec <HAL_IncTick+0x20>)
 80011de:	601a      	str	r2, [r3, #0]
}
 80011e0:	46c0      	nop			; (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	20000018 	.word	0x20000018
 80011ec:	2000021c 	.word	0x2000021c

080011f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  return uwTick;
 80011f4:	4b02      	ldr	r3, [pc, #8]	; (8001200 <HAL_GetTick+0x10>)
 80011f6:	681b      	ldr	r3, [r3, #0]
}
 80011f8:	0018      	movs	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	2000021c 	.word	0x2000021c

08001204 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800120c:	f7ff fff0 	bl	80011f0 <HAL_GetTick>
 8001210:	0003      	movs	r3, r0
 8001212:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	3301      	adds	r3, #1
 800121c:	d005      	beq.n	800122a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <HAL_Delay+0x44>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	001a      	movs	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	189b      	adds	r3, r3, r2
 8001228:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	f7ff ffe0 	bl	80011f0 <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	429a      	cmp	r2, r3
 800123a:	d8f7      	bhi.n	800122c <HAL_Delay+0x28>
  {
  }
}
 800123c:	46c0      	nop			; (mov r8, r8)
 800123e:	46c0      	nop			; (mov r8, r8)
 8001240:	46bd      	mov	sp, r7
 8001242:	b004      	add	sp, #16
 8001244:	bd80      	pop	{r7, pc}
 8001246:	46c0      	nop			; (mov r8, r8)
 8001248:	20000018 	.word	0x20000018

0800124c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e159      	b.n	8001512 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10a      	bne.n	800127c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2250      	movs	r2, #80	; 0x50
 8001270:	2100      	movs	r1, #0
 8001272:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	0018      	movs	r0, r3
 8001278:	f7ff fd9c 	bl	8000db4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001280:	2210      	movs	r2, #16
 8001282:	4013      	ands	r3, r2
 8001284:	2b10      	cmp	r3, #16
 8001286:	d005      	beq.n	8001294 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	2204      	movs	r2, #4
 8001290:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001292:	d00b      	beq.n	80012ac <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001298:	2210      	movs	r2, #16
 800129a:	431a      	orrs	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2250      	movs	r2, #80	; 0x50
 80012a4:	2100      	movs	r1, #0
 80012a6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e132      	b.n	8001512 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012b0:	4a9a      	ldr	r2, [pc, #616]	; (800151c <HAL_ADC_Init+0x2d0>)
 80012b2:	4013      	ands	r3, r2
 80012b4:	2202      	movs	r2, #2
 80012b6:	431a      	orrs	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	2203      	movs	r2, #3
 80012c4:	4013      	ands	r3, r2
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d108      	bne.n	80012dc <HAL_ADC_Init+0x90>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2201      	movs	r2, #1
 80012d2:	4013      	ands	r3, r2
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d101      	bne.n	80012dc <HAL_ADC_Init+0x90>
 80012d8:	2301      	movs	r3, #1
 80012da:	e000      	b.n	80012de <HAL_ADC_Init+0x92>
 80012dc:	2300      	movs	r3, #0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d149      	bne.n	8001376 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	23c0      	movs	r3, #192	; 0xc0
 80012e8:	061b      	lsls	r3, r3, #24
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d00b      	beq.n	8001306 <HAL_ADC_Init+0xba>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	2380      	movs	r3, #128	; 0x80
 80012f4:	05db      	lsls	r3, r3, #23
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d005      	beq.n	8001306 <HAL_ADC_Init+0xba>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685a      	ldr	r2, [r3, #4]
 80012fe:	2380      	movs	r3, #128	; 0x80
 8001300:	061b      	lsls	r3, r3, #24
 8001302:	429a      	cmp	r2, r3
 8001304:	d111      	bne.n	800132a <HAL_ADC_Init+0xde>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	691a      	ldr	r2, [r3, #16]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	0092      	lsls	r2, r2, #2
 8001312:	0892      	lsrs	r2, r2, #2
 8001314:	611a      	str	r2, [r3, #16]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6919      	ldr	r1, [r3, #16]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	430a      	orrs	r2, r1
 8001326:	611a      	str	r2, [r3, #16]
 8001328:	e014      	b.n	8001354 <HAL_ADC_Init+0x108>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	691a      	ldr	r2, [r3, #16]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	0092      	lsls	r2, r2, #2
 8001336:	0892      	lsrs	r2, r2, #2
 8001338:	611a      	str	r2, [r3, #16]
 800133a:	4b79      	ldr	r3, [pc, #484]	; (8001520 <HAL_ADC_Init+0x2d4>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	4b78      	ldr	r3, [pc, #480]	; (8001520 <HAL_ADC_Init+0x2d4>)
 8001340:	4978      	ldr	r1, [pc, #480]	; (8001524 <HAL_ADC_Init+0x2d8>)
 8001342:	400a      	ands	r2, r1
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	4b76      	ldr	r3, [pc, #472]	; (8001520 <HAL_ADC_Init+0x2d4>)
 8001348:	6819      	ldr	r1, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	4b74      	ldr	r3, [pc, #464]	; (8001520 <HAL_ADC_Init+0x2d4>)
 8001350:	430a      	orrs	r2, r1
 8001352:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2118      	movs	r1, #24
 8001360:	438a      	bics	r2, r1
 8001362:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	68d9      	ldr	r1, [r3, #12]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001376:	4b6a      	ldr	r3, [pc, #424]	; (8001520 <HAL_ADC_Init+0x2d4>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4b69      	ldr	r3, [pc, #420]	; (8001520 <HAL_ADC_Init+0x2d4>)
 800137c:	496a      	ldr	r1, [pc, #424]	; (8001528 <HAL_ADC_Init+0x2dc>)
 800137e:	400a      	ands	r2, r1
 8001380:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001382:	4b67      	ldr	r3, [pc, #412]	; (8001520 <HAL_ADC_Init+0x2d4>)
 8001384:	6819      	ldr	r1, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800138a:	065a      	lsls	r2, r3, #25
 800138c:	4b64      	ldr	r3, [pc, #400]	; (8001520 <HAL_ADC_Init+0x2d4>)
 800138e:	430a      	orrs	r2, r1
 8001390:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	689a      	ldr	r2, [r3, #8]
 8001398:	2380      	movs	r3, #128	; 0x80
 800139a:	055b      	lsls	r3, r3, #21
 800139c:	4013      	ands	r3, r2
 800139e:	d108      	bne.n	80013b2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	689a      	ldr	r2, [r3, #8]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2180      	movs	r1, #128	; 0x80
 80013ac:	0549      	lsls	r1, r1, #21
 80013ae:	430a      	orrs	r2, r1
 80013b0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	68da      	ldr	r2, [r3, #12]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	495b      	ldr	r1, [pc, #364]	; (800152c <HAL_ADC_Init+0x2e0>)
 80013be:	400a      	ands	r2, r1
 80013c0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	68d9      	ldr	r1, [r3, #12]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	691b      	ldr	r3, [r3, #16]
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d101      	bne.n	80013d8 <HAL_ADC_Init+0x18c>
 80013d4:	2304      	movs	r3, #4
 80013d6:	e000      	b.n	80013da <HAL_ADC_Init+0x18e>
 80013d8:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80013da:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2020      	movs	r0, #32
 80013e0:	5c1b      	ldrb	r3, [r3, r0]
 80013e2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80013e4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	202c      	movs	r0, #44	; 0x2c
 80013ea:	5c1b      	ldrb	r3, [r3, r0]
 80013ec:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013ee:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80013f4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80013fc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001404:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	430a      	orrs	r2, r1
 800140c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001412:	23c2      	movs	r3, #194	; 0xc2
 8001414:	33ff      	adds	r3, #255	; 0xff
 8001416:	429a      	cmp	r2, r3
 8001418:	d00b      	beq.n	8001432 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68d9      	ldr	r1, [r3, #12]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001428:	431a      	orrs	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	430a      	orrs	r2, r1
 8001430:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2221      	movs	r2, #33	; 0x21
 8001436:	5c9b      	ldrb	r3, [r3, r2]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d11a      	bne.n	8001472 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2220      	movs	r2, #32
 8001440:	5c9b      	ldrb	r3, [r3, r2]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d109      	bne.n	800145a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68da      	ldr	r2, [r3, #12]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2180      	movs	r1, #128	; 0x80
 8001452:	0249      	lsls	r1, r1, #9
 8001454:	430a      	orrs	r2, r1
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	e00b      	b.n	8001472 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800145e:	2220      	movs	r2, #32
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800146a:	2201      	movs	r2, #1
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001476:	2b01      	cmp	r3, #1
 8001478:	d11f      	bne.n	80014ba <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	691a      	ldr	r2, [r3, #16]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	492a      	ldr	r1, [pc, #168]	; (8001530 <HAL_ADC_Init+0x2e4>)
 8001486:	400a      	ands	r2, r1
 8001488:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	6919      	ldr	r1, [r3, #16]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001498:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 800149e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	691a      	ldr	r2, [r3, #16]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2101      	movs	r1, #1
 80014b4:	430a      	orrs	r2, r1
 80014b6:	611a      	str	r2, [r3, #16]
 80014b8:	e00e      	b.n	80014d8 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	691b      	ldr	r3, [r3, #16]
 80014c0:	2201      	movs	r2, #1
 80014c2:	4013      	ands	r3, r2
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d107      	bne.n	80014d8 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	691a      	ldr	r2, [r3, #16]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2101      	movs	r1, #1
 80014d4:	438a      	bics	r2, r1
 80014d6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	695a      	ldr	r2, [r3, #20]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2107      	movs	r1, #7
 80014e4:	438a      	bics	r2, r1
 80014e6:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6959      	ldr	r1, [r3, #20]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	430a      	orrs	r2, r1
 80014f8:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001504:	2203      	movs	r2, #3
 8001506:	4393      	bics	r3, r2
 8001508:	2201      	movs	r2, #1
 800150a:	431a      	orrs	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	fffffefd 	.word	0xfffffefd
 8001520:	40012708 	.word	0x40012708
 8001524:	ffc3ffff 	.word	0xffc3ffff
 8001528:	fdffffff 	.word	0xfdffffff
 800152c:	fffe0219 	.word	0xfffe0219
 8001530:	fffffc03 	.word	0xfffffc03

08001534 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2250      	movs	r2, #80	; 0x50
 8001542:	5c9b      	ldrb	r3, [r3, r2]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d101      	bne.n	800154c <HAL_ADC_ConfigChannel+0x18>
 8001548:	2302      	movs	r3, #2
 800154a:	e050      	b.n	80015ee <HAL_ADC_ConfigChannel+0xba>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2250      	movs	r2, #80	; 0x50
 8001550:	2101      	movs	r1, #1
 8001552:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2204      	movs	r2, #4
 800155c:	4013      	ands	r3, r2
 800155e:	d00b      	beq.n	8001578 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001564:	2220      	movs	r2, #32
 8001566:	431a      	orrs	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2250      	movs	r2, #80	; 0x50
 8001570:	2100      	movs	r1, #0
 8001572:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e03a      	b.n	80015ee <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	4a1e      	ldr	r2, [pc, #120]	; (80015f8 <HAL_ADC_ConfigChannel+0xc4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d018      	beq.n	80015b4 <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	035b      	lsls	r3, r3, #13
 800158e:	0b5a      	lsrs	r2, r3, #13
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	430a      	orrs	r2, r1
 8001596:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	2380      	movs	r3, #128	; 0x80
 800159e:	029b      	lsls	r3, r3, #10
 80015a0:	4013      	ands	r3, r2
 80015a2:	d01f      	beq.n	80015e4 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80015a4:	4b15      	ldr	r3, [pc, #84]	; (80015fc <HAL_ADC_ConfigChannel+0xc8>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b14      	ldr	r3, [pc, #80]	; (80015fc <HAL_ADC_ConfigChannel+0xc8>)
 80015aa:	2180      	movs	r1, #128	; 0x80
 80015ac:	03c9      	lsls	r1, r1, #15
 80015ae:	430a      	orrs	r2, r1
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	e017      	b.n	80015e4 <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	035b      	lsls	r3, r3, #13
 80015c0:	0b5b      	lsrs	r3, r3, #13
 80015c2:	43d9      	mvns	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	400a      	ands	r2, r1
 80015ca:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	029b      	lsls	r3, r3, #10
 80015d4:	4013      	ands	r3, r2
 80015d6:	d005      	beq.n	80015e4 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80015d8:	4b08      	ldr	r3, [pc, #32]	; (80015fc <HAL_ADC_ConfigChannel+0xc8>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b07      	ldr	r3, [pc, #28]	; (80015fc <HAL_ADC_ConfigChannel+0xc8>)
 80015de:	4908      	ldr	r1, [pc, #32]	; (8001600 <HAL_ADC_ConfigChannel+0xcc>)
 80015e0:	400a      	ands	r2, r1
 80015e2:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2250      	movs	r2, #80	; 0x50
 80015e8:	2100      	movs	r1, #0
 80015ea:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	0018      	movs	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	b002      	add	sp, #8
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	46c0      	nop			; (mov r8, r8)
 80015f8:	00001001 	.word	0x00001001
 80015fc:	40012708 	.word	0x40012708
 8001600:	ffbfffff 	.word	0xffbfffff

08001604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	0002      	movs	r2, r0
 800160c:	6039      	str	r1, [r7, #0]
 800160e:	1dfb      	adds	r3, r7, #7
 8001610:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001612:	1dfb      	adds	r3, r7, #7
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b7f      	cmp	r3, #127	; 0x7f
 8001618:	d828      	bhi.n	800166c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800161a:	4a2f      	ldr	r2, [pc, #188]	; (80016d8 <__NVIC_SetPriority+0xd4>)
 800161c:	1dfb      	adds	r3, r7, #7
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	b25b      	sxtb	r3, r3
 8001622:	089b      	lsrs	r3, r3, #2
 8001624:	33c0      	adds	r3, #192	; 0xc0
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	589b      	ldr	r3, [r3, r2]
 800162a:	1dfa      	adds	r2, r7, #7
 800162c:	7812      	ldrb	r2, [r2, #0]
 800162e:	0011      	movs	r1, r2
 8001630:	2203      	movs	r2, #3
 8001632:	400a      	ands	r2, r1
 8001634:	00d2      	lsls	r2, r2, #3
 8001636:	21ff      	movs	r1, #255	; 0xff
 8001638:	4091      	lsls	r1, r2
 800163a:	000a      	movs	r2, r1
 800163c:	43d2      	mvns	r2, r2
 800163e:	401a      	ands	r2, r3
 8001640:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	019b      	lsls	r3, r3, #6
 8001646:	22ff      	movs	r2, #255	; 0xff
 8001648:	401a      	ands	r2, r3
 800164a:	1dfb      	adds	r3, r7, #7
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	0018      	movs	r0, r3
 8001650:	2303      	movs	r3, #3
 8001652:	4003      	ands	r3, r0
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001658:	481f      	ldr	r0, [pc, #124]	; (80016d8 <__NVIC_SetPriority+0xd4>)
 800165a:	1dfb      	adds	r3, r7, #7
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b25b      	sxtb	r3, r3
 8001660:	089b      	lsrs	r3, r3, #2
 8001662:	430a      	orrs	r2, r1
 8001664:	33c0      	adds	r3, #192	; 0xc0
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800166a:	e031      	b.n	80016d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800166c:	4a1b      	ldr	r2, [pc, #108]	; (80016dc <__NVIC_SetPriority+0xd8>)
 800166e:	1dfb      	adds	r3, r7, #7
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	0019      	movs	r1, r3
 8001674:	230f      	movs	r3, #15
 8001676:	400b      	ands	r3, r1
 8001678:	3b08      	subs	r3, #8
 800167a:	089b      	lsrs	r3, r3, #2
 800167c:	3306      	adds	r3, #6
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	18d3      	adds	r3, r2, r3
 8001682:	3304      	adds	r3, #4
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	1dfa      	adds	r2, r7, #7
 8001688:	7812      	ldrb	r2, [r2, #0]
 800168a:	0011      	movs	r1, r2
 800168c:	2203      	movs	r2, #3
 800168e:	400a      	ands	r2, r1
 8001690:	00d2      	lsls	r2, r2, #3
 8001692:	21ff      	movs	r1, #255	; 0xff
 8001694:	4091      	lsls	r1, r2
 8001696:	000a      	movs	r2, r1
 8001698:	43d2      	mvns	r2, r2
 800169a:	401a      	ands	r2, r3
 800169c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	019b      	lsls	r3, r3, #6
 80016a2:	22ff      	movs	r2, #255	; 0xff
 80016a4:	401a      	ands	r2, r3
 80016a6:	1dfb      	adds	r3, r7, #7
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	0018      	movs	r0, r3
 80016ac:	2303      	movs	r3, #3
 80016ae:	4003      	ands	r3, r0
 80016b0:	00db      	lsls	r3, r3, #3
 80016b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016b4:	4809      	ldr	r0, [pc, #36]	; (80016dc <__NVIC_SetPriority+0xd8>)
 80016b6:	1dfb      	adds	r3, r7, #7
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	001c      	movs	r4, r3
 80016bc:	230f      	movs	r3, #15
 80016be:	4023      	ands	r3, r4
 80016c0:	3b08      	subs	r3, #8
 80016c2:	089b      	lsrs	r3, r3, #2
 80016c4:	430a      	orrs	r2, r1
 80016c6:	3306      	adds	r3, #6
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	18c3      	adds	r3, r0, r3
 80016cc:	3304      	adds	r3, #4
 80016ce:	601a      	str	r2, [r3, #0]
}
 80016d0:	46c0      	nop			; (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b003      	add	sp, #12
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	e000e100 	.word	0xe000e100
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	1e5a      	subs	r2, r3, #1
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	045b      	lsls	r3, r3, #17
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d301      	bcc.n	80016f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016f4:	2301      	movs	r3, #1
 80016f6:	e010      	b.n	800171a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016f8:	4b0a      	ldr	r3, [pc, #40]	; (8001724 <SysTick_Config+0x44>)
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	3a01      	subs	r2, #1
 80016fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001700:	2301      	movs	r3, #1
 8001702:	425b      	negs	r3, r3
 8001704:	2103      	movs	r1, #3
 8001706:	0018      	movs	r0, r3
 8001708:	f7ff ff7c 	bl	8001604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <SysTick_Config+0x44>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001712:	4b04      	ldr	r3, [pc, #16]	; (8001724 <SysTick_Config+0x44>)
 8001714:	2207      	movs	r2, #7
 8001716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001718:	2300      	movs	r3, #0
}
 800171a:	0018      	movs	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	b002      	add	sp, #8
 8001720:	bd80      	pop	{r7, pc}
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	e000e010 	.word	0xe000e010

08001728 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	210f      	movs	r1, #15
 8001734:	187b      	adds	r3, r7, r1
 8001736:	1c02      	adds	r2, r0, #0
 8001738:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	187b      	adds	r3, r7, r1
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b25b      	sxtb	r3, r3
 8001742:	0011      	movs	r1, r2
 8001744:	0018      	movs	r0, r3
 8001746:	f7ff ff5d 	bl	8001604 <__NVIC_SetPriority>
}
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	46bd      	mov	sp, r7
 800174e:	b004      	add	sp, #16
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	0018      	movs	r0, r3
 800175e:	f7ff ffbf 	bl	80016e0 <SysTick_Config>
 8001762:	0003      	movs	r3, r0
}
 8001764:	0018      	movs	r0, r3
 8001766:	46bd      	mov	sp, r7
 8001768:	b002      	add	sp, #8
 800176a:	bd80      	pop	{r7, pc}

0800176c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001782:	e149      	b.n	8001a18 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2101      	movs	r1, #1
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	4091      	lsls	r1, r2
 800178e:	000a      	movs	r2, r1
 8001790:	4013      	ands	r3, r2
 8001792:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d100      	bne.n	800179c <HAL_GPIO_Init+0x30>
 800179a:	e13a      	b.n	8001a12 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	2203      	movs	r2, #3
 80017a2:	4013      	ands	r3, r2
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d005      	beq.n	80017b4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	2203      	movs	r2, #3
 80017ae:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d130      	bne.n	8001816 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	2203      	movs	r2, #3
 80017c0:	409a      	lsls	r2, r3
 80017c2:	0013      	movs	r3, r2
 80017c4:	43da      	mvns	r2, r3
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	4013      	ands	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	409a      	lsls	r2, r3
 80017d6:	0013      	movs	r3, r2
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4313      	orrs	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ea:	2201      	movs	r2, #1
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	409a      	lsls	r2, r3
 80017f0:	0013      	movs	r3, r2
 80017f2:	43da      	mvns	r2, r3
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	4013      	ands	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	091b      	lsrs	r3, r3, #4
 8001800:	2201      	movs	r2, #1
 8001802:	401a      	ands	r2, r3
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	409a      	lsls	r2, r3
 8001808:	0013      	movs	r3, r2
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4313      	orrs	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2203      	movs	r2, #3
 800181c:	4013      	ands	r3, r2
 800181e:	2b03      	cmp	r3, #3
 8001820:	d017      	beq.n	8001852 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	2203      	movs	r2, #3
 800182e:	409a      	lsls	r2, r3
 8001830:	0013      	movs	r3, r2
 8001832:	43da      	mvns	r2, r3
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4013      	ands	r3, r2
 8001838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	409a      	lsls	r2, r3
 8001844:	0013      	movs	r3, r2
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	4313      	orrs	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2203      	movs	r2, #3
 8001858:	4013      	ands	r3, r2
 800185a:	2b02      	cmp	r3, #2
 800185c:	d123      	bne.n	80018a6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	08da      	lsrs	r2, r3, #3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	3208      	adds	r2, #8
 8001866:	0092      	lsls	r2, r2, #2
 8001868:	58d3      	ldr	r3, [r2, r3]
 800186a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	2207      	movs	r2, #7
 8001870:	4013      	ands	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	220f      	movs	r2, #15
 8001876:	409a      	lsls	r2, r3
 8001878:	0013      	movs	r3, r2
 800187a:	43da      	mvns	r2, r3
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	4013      	ands	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	691a      	ldr	r2, [r3, #16]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	2107      	movs	r1, #7
 800188a:	400b      	ands	r3, r1
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	409a      	lsls	r2, r3
 8001890:	0013      	movs	r3, r2
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	4313      	orrs	r3, r2
 8001896:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	08da      	lsrs	r2, r3, #3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3208      	adds	r2, #8
 80018a0:	0092      	lsls	r2, r2, #2
 80018a2:	6939      	ldr	r1, [r7, #16]
 80018a4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	2203      	movs	r2, #3
 80018b2:	409a      	lsls	r2, r3
 80018b4:	0013      	movs	r3, r2
 80018b6:	43da      	mvns	r2, r3
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	4013      	ands	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2203      	movs	r2, #3
 80018c4:	401a      	ands	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	409a      	lsls	r2, r3
 80018cc:	0013      	movs	r3, r2
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	23c0      	movs	r3, #192	; 0xc0
 80018e0:	029b      	lsls	r3, r3, #10
 80018e2:	4013      	ands	r3, r2
 80018e4:	d100      	bne.n	80018e8 <HAL_GPIO_Init+0x17c>
 80018e6:	e094      	b.n	8001a12 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e8:	4b51      	ldr	r3, [pc, #324]	; (8001a30 <HAL_GPIO_Init+0x2c4>)
 80018ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ec:	4b50      	ldr	r3, [pc, #320]	; (8001a30 <HAL_GPIO_Init+0x2c4>)
 80018ee:	2101      	movs	r1, #1
 80018f0:	430a      	orrs	r2, r1
 80018f2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80018f4:	4a4f      	ldr	r2, [pc, #316]	; (8001a34 <HAL_GPIO_Init+0x2c8>)
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	089b      	lsrs	r3, r3, #2
 80018fa:	3302      	adds	r3, #2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	589b      	ldr	r3, [r3, r2]
 8001900:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	2203      	movs	r2, #3
 8001906:	4013      	ands	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	220f      	movs	r2, #15
 800190c:	409a      	lsls	r2, r3
 800190e:	0013      	movs	r3, r2
 8001910:	43da      	mvns	r2, r3
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	23a0      	movs	r3, #160	; 0xa0
 800191c:	05db      	lsls	r3, r3, #23
 800191e:	429a      	cmp	r2, r3
 8001920:	d013      	beq.n	800194a <HAL_GPIO_Init+0x1de>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a44      	ldr	r2, [pc, #272]	; (8001a38 <HAL_GPIO_Init+0x2cc>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d00d      	beq.n	8001946 <HAL_GPIO_Init+0x1da>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a43      	ldr	r2, [pc, #268]	; (8001a3c <HAL_GPIO_Init+0x2d0>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d007      	beq.n	8001942 <HAL_GPIO_Init+0x1d6>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a42      	ldr	r2, [pc, #264]	; (8001a40 <HAL_GPIO_Init+0x2d4>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d101      	bne.n	800193e <HAL_GPIO_Init+0x1d2>
 800193a:	2305      	movs	r3, #5
 800193c:	e006      	b.n	800194c <HAL_GPIO_Init+0x1e0>
 800193e:	2306      	movs	r3, #6
 8001940:	e004      	b.n	800194c <HAL_GPIO_Init+0x1e0>
 8001942:	2302      	movs	r3, #2
 8001944:	e002      	b.n	800194c <HAL_GPIO_Init+0x1e0>
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <HAL_GPIO_Init+0x1e0>
 800194a:	2300      	movs	r3, #0
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	2103      	movs	r1, #3
 8001950:	400a      	ands	r2, r1
 8001952:	0092      	lsls	r2, r2, #2
 8001954:	4093      	lsls	r3, r2
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4313      	orrs	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800195c:	4935      	ldr	r1, [pc, #212]	; (8001a34 <HAL_GPIO_Init+0x2c8>)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	3302      	adds	r3, #2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800196a:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	43da      	mvns	r2, r3
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	4013      	ands	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	035b      	lsls	r3, r3, #13
 8001982:	4013      	ands	r3, r2
 8001984:	d003      	beq.n	800198e <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800198e:	4b2d      	ldr	r3, [pc, #180]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001994:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	43da      	mvns	r2, r3
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4013      	ands	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	2380      	movs	r3, #128	; 0x80
 80019aa:	039b      	lsls	r3, r3, #14
 80019ac:	4013      	ands	r3, r2
 80019ae:	d003      	beq.n	80019b8 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019b8:	4b22      	ldr	r3, [pc, #136]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80019be:	4b21      	ldr	r3, [pc, #132]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	43da      	mvns	r2, r3
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	4013      	ands	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	2380      	movs	r3, #128	; 0x80
 80019d4:	029b      	lsls	r3, r3, #10
 80019d6:	4013      	ands	r3, r2
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4313      	orrs	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019e2:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019e8:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	43da      	mvns	r2, r3
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	2380      	movs	r3, #128	; 0x80
 80019fe:	025b      	lsls	r3, r3, #9
 8001a00:	4013      	ands	r3, r2
 8001a02:	d003      	beq.n	8001a0c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a0c:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	3301      	adds	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	40da      	lsrs	r2, r3
 8001a20:	1e13      	subs	r3, r2, #0
 8001a22:	d000      	beq.n	8001a26 <HAL_GPIO_Init+0x2ba>
 8001a24:	e6ae      	b.n	8001784 <HAL_GPIO_Init+0x18>
  }
}
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	46c0      	nop			; (mov r8, r8)
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	b006      	add	sp, #24
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40010000 	.word	0x40010000
 8001a38:	50000400 	.word	0x50000400
 8001a3c:	50000800 	.word	0x50000800
 8001a40:	50001c00 	.word	0x50001c00
 8001a44:	40010400 	.word	0x40010400

08001a48 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	0008      	movs	r0, r1
 8001a52:	0011      	movs	r1, r2
 8001a54:	1cbb      	adds	r3, r7, #2
 8001a56:	1c02      	adds	r2, r0, #0
 8001a58:	801a      	strh	r2, [r3, #0]
 8001a5a:	1c7b      	adds	r3, r7, #1
 8001a5c:	1c0a      	adds	r2, r1, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a60:	1c7b      	adds	r3, r7, #1
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d004      	beq.n	8001a72 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a68:	1cbb      	adds	r3, r7, #2
 8001a6a:	881a      	ldrh	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001a70:	e003      	b.n	8001a7a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001a72:	1cbb      	adds	r3, r7, #2
 8001a74:	881a      	ldrh	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b002      	add	sp, #8
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e082      	b.n	8001b9c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2241      	movs	r2, #65	; 0x41
 8001a9a:	5c9b      	ldrb	r3, [r3, r2]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d107      	bne.n	8001ab2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2240      	movs	r2, #64	; 0x40
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	0018      	movs	r0, r3
 8001aae:	f7ff f9bd 	bl	8000e2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2241      	movs	r2, #65	; 0x41
 8001ab6:	2124      	movs	r1, #36	; 0x24
 8001ab8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	438a      	bics	r2, r1
 8001ac8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4934      	ldr	r1, [pc, #208]	; (8001ba4 <HAL_I2C_Init+0x120>)
 8001ad4:	400a      	ands	r2, r1
 8001ad6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4931      	ldr	r1, [pc, #196]	; (8001ba8 <HAL_I2C_Init+0x124>)
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d108      	bne.n	8001b02 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2180      	movs	r1, #128	; 0x80
 8001afa:	0209      	lsls	r1, r1, #8
 8001afc:	430a      	orrs	r2, r1
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	e007      	b.n	8001b12 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689a      	ldr	r2, [r3, #8]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2184      	movs	r1, #132	; 0x84
 8001b0c:	0209      	lsls	r1, r1, #8
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d104      	bne.n	8001b24 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2280      	movs	r2, #128	; 0x80
 8001b20:	0112      	lsls	r2, r2, #4
 8001b22:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	491f      	ldr	r1, [pc, #124]	; (8001bac <HAL_I2C_Init+0x128>)
 8001b30:	430a      	orrs	r2, r1
 8001b32:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	491a      	ldr	r1, [pc, #104]	; (8001ba8 <HAL_I2C_Init+0x124>)
 8001b40:	400a      	ands	r2, r1
 8001b42:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691a      	ldr	r2, [r3, #16]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	695b      	ldr	r3, [r3, #20]
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69d9      	ldr	r1, [r3, #28]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a1a      	ldr	r2, [r3, #32]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2101      	movs	r1, #1
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2241      	movs	r2, #65	; 0x41
 8001b88:	2120      	movs	r1, #32
 8001b8a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2242      	movs	r2, #66	; 0x42
 8001b96:	2100      	movs	r1, #0
 8001b98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b002      	add	sp, #8
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	f0ffffff 	.word	0xf0ffffff
 8001ba8:	ffff7fff 	.word	0xffff7fff
 8001bac:	02008000 	.word	0x02008000

08001bb0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2241      	movs	r2, #65	; 0x41
 8001bbe:	5c9b      	ldrb	r3, [r3, r2]
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b20      	cmp	r3, #32
 8001bc4:	d138      	bne.n	8001c38 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2240      	movs	r2, #64	; 0x40
 8001bca:	5c9b      	ldrb	r3, [r3, r2]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d101      	bne.n	8001bd4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	e032      	b.n	8001c3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2240      	movs	r2, #64	; 0x40
 8001bd8:	2101      	movs	r1, #1
 8001bda:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2241      	movs	r2, #65	; 0x41
 8001be0:	2124      	movs	r1, #36	; 0x24
 8001be2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2101      	movs	r1, #1
 8001bf0:	438a      	bics	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4911      	ldr	r1, [pc, #68]	; (8001c44 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001c00:	400a      	ands	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6819      	ldr	r1, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	430a      	orrs	r2, r1
 8001c12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2101      	movs	r1, #1
 8001c20:	430a      	orrs	r2, r1
 8001c22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2241      	movs	r2, #65	; 0x41
 8001c28:	2120      	movs	r1, #32
 8001c2a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2240      	movs	r2, #64	; 0x40
 8001c30:	2100      	movs	r1, #0
 8001c32:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	e000      	b.n	8001c3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001c38:	2302      	movs	r3, #2
  }
}
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	b002      	add	sp, #8
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	46c0      	nop			; (mov r8, r8)
 8001c44:	ffffefff 	.word	0xffffefff

08001c48 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2241      	movs	r2, #65	; 0x41
 8001c56:	5c9b      	ldrb	r3, [r3, r2]
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b20      	cmp	r3, #32
 8001c5c:	d139      	bne.n	8001cd2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2240      	movs	r2, #64	; 0x40
 8001c62:	5c9b      	ldrb	r3, [r3, r2]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d101      	bne.n	8001c6c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c68:	2302      	movs	r3, #2
 8001c6a:	e033      	b.n	8001cd4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2240      	movs	r2, #64	; 0x40
 8001c70:	2101      	movs	r1, #1
 8001c72:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2241      	movs	r2, #65	; 0x41
 8001c78:	2124      	movs	r1, #36	; 0x24
 8001c7a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2101      	movs	r1, #1
 8001c88:	438a      	bics	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4a11      	ldr	r2, [pc, #68]	; (8001cdc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	021b      	lsls	r3, r3, #8
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2241      	movs	r2, #65	; 0x41
 8001cc2:	2120      	movs	r1, #32
 8001cc4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2240      	movs	r2, #64	; 0x40
 8001cca:	2100      	movs	r1, #0
 8001ccc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	e000      	b.n	8001cd4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001cd2:	2302      	movs	r3, #2
  }
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b004      	add	sp, #16
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	fffff0ff 	.word	0xfffff0ff

08001ce0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ce0:	b5b0      	push	{r4, r5, r7, lr}
 8001ce2:	b08a      	sub	sp, #40	; 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d102      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	f000 fb6c 	bl	80023cc <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cf4:	4bc8      	ldr	r3, [pc, #800]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	220c      	movs	r2, #12
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cfe:	4bc6      	ldr	r3, [pc, #792]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d00:	68da      	ldr	r2, [r3, #12]
 8001d02:	2380      	movs	r3, #128	; 0x80
 8001d04:	025b      	lsls	r3, r3, #9
 8001d06:	4013      	ands	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	4013      	ands	r3, r2
 8001d12:	d100      	bne.n	8001d16 <HAL_RCC_OscConfig+0x36>
 8001d14:	e07d      	b.n	8001e12 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	2b08      	cmp	r3, #8
 8001d1a:	d007      	beq.n	8001d2c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	2b0c      	cmp	r3, #12
 8001d20:	d112      	bne.n	8001d48 <HAL_RCC_OscConfig+0x68>
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	2380      	movs	r3, #128	; 0x80
 8001d26:	025b      	lsls	r3, r3, #9
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d10d      	bne.n	8001d48 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d2c:	4bba      	ldr	r3, [pc, #744]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	029b      	lsls	r3, r3, #10
 8001d34:	4013      	ands	r3, r2
 8001d36:	d100      	bne.n	8001d3a <HAL_RCC_OscConfig+0x5a>
 8001d38:	e06a      	b.n	8001e10 <HAL_RCC_OscConfig+0x130>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d166      	bne.n	8001e10 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	f000 fb42 	bl	80023cc <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	025b      	lsls	r3, r3, #9
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d107      	bne.n	8001d64 <HAL_RCC_OscConfig+0x84>
 8001d54:	4bb0      	ldr	r3, [pc, #704]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4baf      	ldr	r3, [pc, #700]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d5a:	2180      	movs	r1, #128	; 0x80
 8001d5c:	0249      	lsls	r1, r1, #9
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	e027      	b.n	8001db4 <HAL_RCC_OscConfig+0xd4>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	23a0      	movs	r3, #160	; 0xa0
 8001d6a:	02db      	lsls	r3, r3, #11
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d10e      	bne.n	8001d8e <HAL_RCC_OscConfig+0xae>
 8001d70:	4ba9      	ldr	r3, [pc, #676]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4ba8      	ldr	r3, [pc, #672]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d76:	2180      	movs	r1, #128	; 0x80
 8001d78:	02c9      	lsls	r1, r1, #11
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	4ba6      	ldr	r3, [pc, #664]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	4ba5      	ldr	r3, [pc, #660]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d84:	2180      	movs	r1, #128	; 0x80
 8001d86:	0249      	lsls	r1, r1, #9
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	e012      	b.n	8001db4 <HAL_RCC_OscConfig+0xd4>
 8001d8e:	4ba2      	ldr	r3, [pc, #648]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	4ba1      	ldr	r3, [pc, #644]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d94:	49a1      	ldr	r1, [pc, #644]	; (800201c <HAL_RCC_OscConfig+0x33c>)
 8001d96:	400a      	ands	r2, r1
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	4b9f      	ldr	r3, [pc, #636]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	2380      	movs	r3, #128	; 0x80
 8001da0:	025b      	lsls	r3, r3, #9
 8001da2:	4013      	ands	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	4b9b      	ldr	r3, [pc, #620]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b9a      	ldr	r3, [pc, #616]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001dae:	499c      	ldr	r1, [pc, #624]	; (8002020 <HAL_RCC_OscConfig+0x340>)
 8001db0:	400a      	ands	r2, r1
 8001db2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d014      	beq.n	8001de6 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dbc:	f7ff fa18 	bl	80011f0 <HAL_GetTick>
 8001dc0:	0003      	movs	r3, r0
 8001dc2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001dc4:	e008      	b.n	8001dd8 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dc6:	f7ff fa13 	bl	80011f0 <HAL_GetTick>
 8001dca:	0002      	movs	r2, r0
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	2b64      	cmp	r3, #100	; 0x64
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e2f9      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001dd8:	4b8f      	ldr	r3, [pc, #572]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	029b      	lsls	r3, r3, #10
 8001de0:	4013      	ands	r3, r2
 8001de2:	d0f0      	beq.n	8001dc6 <HAL_RCC_OscConfig+0xe6>
 8001de4:	e015      	b.n	8001e12 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de6:	f7ff fa03 	bl	80011f0 <HAL_GetTick>
 8001dea:	0003      	movs	r3, r0
 8001dec:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001df0:	f7ff f9fe 	bl	80011f0 <HAL_GetTick>
 8001df4:	0002      	movs	r2, r0
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b64      	cmp	r3, #100	; 0x64
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e2e4      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e02:	4b85      	ldr	r3, [pc, #532]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	2380      	movs	r3, #128	; 0x80
 8001e08:	029b      	lsls	r3, r3, #10
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	d1f0      	bne.n	8001df0 <HAL_RCC_OscConfig+0x110>
 8001e0e:	e000      	b.n	8001e12 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e10:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2202      	movs	r2, #2
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d100      	bne.n	8001e1e <HAL_RCC_OscConfig+0x13e>
 8001e1c:	e099      	b.n	8001f52 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e26:	2220      	movs	r2, #32
 8001e28:	4013      	ands	r3, r2
 8001e2a:	d009      	beq.n	8001e40 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001e2c:	4b7a      	ldr	r3, [pc, #488]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b79      	ldr	r3, [pc, #484]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e32:	2120      	movs	r1, #32
 8001e34:	430a      	orrs	r2, r1
 8001e36:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3a:	2220      	movs	r2, #32
 8001e3c:	4393      	bics	r3, r2
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	2b04      	cmp	r3, #4
 8001e44:	d005      	beq.n	8001e52 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	2b0c      	cmp	r3, #12
 8001e4a:	d13e      	bne.n	8001eca <HAL_RCC_OscConfig+0x1ea>
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d13b      	bne.n	8001eca <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001e52:	4b71      	ldr	r3, [pc, #452]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2204      	movs	r2, #4
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d004      	beq.n	8001e66 <HAL_RCC_OscConfig+0x186>
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e2b2      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e66:	4b6c      	ldr	r3, [pc, #432]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	4a6e      	ldr	r2, [pc, #440]	; (8002024 <HAL_RCC_OscConfig+0x344>)
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	0019      	movs	r1, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	021a      	lsls	r2, r3, #8
 8001e76:	4b68      	ldr	r3, [pc, #416]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001e7c:	4b66      	ldr	r3, [pc, #408]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2209      	movs	r2, #9
 8001e82:	4393      	bics	r3, r2
 8001e84:	0019      	movs	r1, r3
 8001e86:	4b64      	ldr	r3, [pc, #400]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e8e:	f000 fbeb 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8001e92:	0001      	movs	r1, r0
 8001e94:	4b60      	ldr	r3, [pc, #384]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	091b      	lsrs	r3, r3, #4
 8001e9a:	220f      	movs	r2, #15
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	4a62      	ldr	r2, [pc, #392]	; (8002028 <HAL_RCC_OscConfig+0x348>)
 8001ea0:	5cd3      	ldrb	r3, [r2, r3]
 8001ea2:	000a      	movs	r2, r1
 8001ea4:	40da      	lsrs	r2, r3
 8001ea6:	4b61      	ldr	r3, [pc, #388]	; (800202c <HAL_RCC_OscConfig+0x34c>)
 8001ea8:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001eaa:	4b61      	ldr	r3, [pc, #388]	; (8002030 <HAL_RCC_OscConfig+0x350>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2513      	movs	r5, #19
 8001eb0:	197c      	adds	r4, r7, r5
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f7ff f956 	bl	8001164 <HAL_InitTick>
 8001eb8:	0003      	movs	r3, r0
 8001eba:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001ebc:	197b      	adds	r3, r7, r5
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d046      	beq.n	8001f52 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001ec4:	197b      	adds	r3, r7, r5
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	e280      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d027      	beq.n	8001f20 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ed0:	4b51      	ldr	r3, [pc, #324]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2209      	movs	r2, #9
 8001ed6:	4393      	bics	r3, r2
 8001ed8:	0019      	movs	r1, r3
 8001eda:	4b4f      	ldr	r3, [pc, #316]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7ff f985 	bl	80011f0 <HAL_GetTick>
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001eec:	f7ff f980 	bl	80011f0 <HAL_GetTick>
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e266      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001efe:	4b46      	ldr	r3, [pc, #280]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2204      	movs	r2, #4
 8001f04:	4013      	ands	r3, r2
 8001f06:	d0f1      	beq.n	8001eec <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f08:	4b43      	ldr	r3, [pc, #268]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	4a45      	ldr	r2, [pc, #276]	; (8002024 <HAL_RCC_OscConfig+0x344>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	0019      	movs	r1, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	021a      	lsls	r2, r3, #8
 8001f18:	4b3f      	ldr	r3, [pc, #252]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	e018      	b.n	8001f52 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f20:	4b3d      	ldr	r3, [pc, #244]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b3c      	ldr	r3, [pc, #240]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f26:	2101      	movs	r1, #1
 8001f28:	438a      	bics	r2, r1
 8001f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2c:	f7ff f960 	bl	80011f0 <HAL_GetTick>
 8001f30:	0003      	movs	r3, r0
 8001f32:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f36:	f7ff f95b 	bl	80011f0 <HAL_GetTick>
 8001f3a:	0002      	movs	r2, r0
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e241      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f48:	4b33      	ldr	r3, [pc, #204]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d1f1      	bne.n	8001f36 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2210      	movs	r2, #16
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d100      	bne.n	8001f5e <HAL_RCC_OscConfig+0x27e>
 8001f5c:	e0a1      	b.n	80020a2 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d140      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f64:	4b2c      	ldr	r3, [pc, #176]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	2380      	movs	r3, #128	; 0x80
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d005      	beq.n	8001f7c <HAL_RCC_OscConfig+0x29c>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d101      	bne.n	8001f7c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e227      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f7c:	4b26      	ldr	r3, [pc, #152]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	4a2c      	ldr	r2, [pc, #176]	; (8002034 <HAL_RCC_OscConfig+0x354>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	0019      	movs	r1, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a1a      	ldr	r2, [r3, #32]
 8001f8a:	4b23      	ldr	r3, [pc, #140]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f90:	4b21      	ldr	r3, [pc, #132]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	0a19      	lsrs	r1, r3, #8
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	69db      	ldr	r3, [r3, #28]
 8001f9c:	061a      	lsls	r2, r3, #24
 8001f9e:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	0b5b      	lsrs	r3, r3, #13
 8001faa:	3301      	adds	r3, #1
 8001fac:	2280      	movs	r2, #128	; 0x80
 8001fae:	0212      	lsls	r2, r2, #8
 8001fb0:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001fb2:	4b19      	ldr	r3, [pc, #100]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	091b      	lsrs	r3, r3, #4
 8001fb8:	210f      	movs	r1, #15
 8001fba:	400b      	ands	r3, r1
 8001fbc:	491a      	ldr	r1, [pc, #104]	; (8002028 <HAL_RCC_OscConfig+0x348>)
 8001fbe:	5ccb      	ldrb	r3, [r1, r3]
 8001fc0:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001fc2:	4b1a      	ldr	r3, [pc, #104]	; (800202c <HAL_RCC_OscConfig+0x34c>)
 8001fc4:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001fc6:	4b1a      	ldr	r3, [pc, #104]	; (8002030 <HAL_RCC_OscConfig+0x350>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2513      	movs	r5, #19
 8001fcc:	197c      	adds	r4, r7, r5
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f7ff f8c8 	bl	8001164 <HAL_InitTick>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001fd8:	197b      	adds	r3, r7, r5
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d060      	beq.n	80020a2 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001fe0:	197b      	adds	r3, r7, r5
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	e1f2      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d03f      	beq.n	800206e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001fee:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <HAL_RCC_OscConfig+0x338>)
 8001ff4:	2180      	movs	r1, #128	; 0x80
 8001ff6:	0049      	lsls	r1, r1, #1
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffc:	f7ff f8f8 	bl	80011f0 <HAL_GetTick>
 8002000:	0003      	movs	r3, r0
 8002002:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002004:	e018      	b.n	8002038 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002006:	f7ff f8f3 	bl	80011f0 <HAL_GetTick>
 800200a:	0002      	movs	r2, r0
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d911      	bls.n	8002038 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e1d9      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
 8002018:	40021000 	.word	0x40021000
 800201c:	fffeffff 	.word	0xfffeffff
 8002020:	fffbffff 	.word	0xfffbffff
 8002024:	ffffe0ff 	.word	0xffffe0ff
 8002028:	0800437c 	.word	0x0800437c
 800202c:	20000010 	.word	0x20000010
 8002030:	20000014 	.word	0x20000014
 8002034:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002038:	4bc9      	ldr	r3, [pc, #804]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4013      	ands	r3, r2
 8002042:	d0e0      	beq.n	8002006 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002044:	4bc6      	ldr	r3, [pc, #792]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	4ac6      	ldr	r2, [pc, #792]	; (8002364 <HAL_RCC_OscConfig+0x684>)
 800204a:	4013      	ands	r3, r2
 800204c:	0019      	movs	r1, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a1a      	ldr	r2, [r3, #32]
 8002052:	4bc3      	ldr	r3, [pc, #780]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002054:	430a      	orrs	r2, r1
 8002056:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002058:	4bc1      	ldr	r3, [pc, #772]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	0a19      	lsrs	r1, r3, #8
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	061a      	lsls	r2, r3, #24
 8002066:	4bbe      	ldr	r3, [pc, #760]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002068:	430a      	orrs	r2, r1
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	e019      	b.n	80020a2 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800206e:	4bbc      	ldr	r3, [pc, #752]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	4bbb      	ldr	r3, [pc, #748]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002074:	49bc      	ldr	r1, [pc, #752]	; (8002368 <HAL_RCC_OscConfig+0x688>)
 8002076:	400a      	ands	r2, r1
 8002078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207a:	f7ff f8b9 	bl	80011f0 <HAL_GetTick>
 800207e:	0003      	movs	r3, r0
 8002080:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002084:	f7ff f8b4 	bl	80011f0 <HAL_GetTick>
 8002088:	0002      	movs	r2, r0
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e19a      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002096:	4bb2      	ldr	r3, [pc, #712]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	2380      	movs	r3, #128	; 0x80
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4013      	ands	r3, r2
 80020a0:	d1f0      	bne.n	8002084 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2208      	movs	r2, #8
 80020a8:	4013      	ands	r3, r2
 80020aa:	d036      	beq.n	800211a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d019      	beq.n	80020e8 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020b4:	4baa      	ldr	r3, [pc, #680]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80020b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020b8:	4ba9      	ldr	r3, [pc, #676]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80020ba:	2101      	movs	r1, #1
 80020bc:	430a      	orrs	r2, r1
 80020be:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c0:	f7ff f896 	bl	80011f0 <HAL_GetTick>
 80020c4:	0003      	movs	r3, r0
 80020c6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020ca:	f7ff f891 	bl	80011f0 <HAL_GetTick>
 80020ce:	0002      	movs	r2, r0
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e177      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020dc:	4ba0      	ldr	r3, [pc, #640]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80020de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020e0:	2202      	movs	r2, #2
 80020e2:	4013      	ands	r3, r2
 80020e4:	d0f1      	beq.n	80020ca <HAL_RCC_OscConfig+0x3ea>
 80020e6:	e018      	b.n	800211a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020e8:	4b9d      	ldr	r3, [pc, #628]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80020ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020ec:	4b9c      	ldr	r3, [pc, #624]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80020ee:	2101      	movs	r1, #1
 80020f0:	438a      	bics	r2, r1
 80020f2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f4:	f7ff f87c 	bl	80011f0 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020fe:	f7ff f877 	bl	80011f0 <HAL_GetTick>
 8002102:	0002      	movs	r2, r0
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e15d      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002110:	4b93      	ldr	r3, [pc, #588]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002114:	2202      	movs	r2, #2
 8002116:	4013      	ands	r3, r2
 8002118:	d1f1      	bne.n	80020fe <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2204      	movs	r2, #4
 8002120:	4013      	ands	r3, r2
 8002122:	d100      	bne.n	8002126 <HAL_RCC_OscConfig+0x446>
 8002124:	e0ae      	b.n	8002284 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002126:	2023      	movs	r0, #35	; 0x23
 8002128:	183b      	adds	r3, r7, r0
 800212a:	2200      	movs	r2, #0
 800212c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800212e:	4b8c      	ldr	r3, [pc, #560]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002130:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002132:	2380      	movs	r3, #128	; 0x80
 8002134:	055b      	lsls	r3, r3, #21
 8002136:	4013      	ands	r3, r2
 8002138:	d109      	bne.n	800214e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800213a:	4b89      	ldr	r3, [pc, #548]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800213c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800213e:	4b88      	ldr	r3, [pc, #544]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002140:	2180      	movs	r1, #128	; 0x80
 8002142:	0549      	lsls	r1, r1, #21
 8002144:	430a      	orrs	r2, r1
 8002146:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002148:	183b      	adds	r3, r7, r0
 800214a:	2201      	movs	r2, #1
 800214c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214e:	4b87      	ldr	r3, [pc, #540]	; (800236c <HAL_RCC_OscConfig+0x68c>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	4013      	ands	r3, r2
 8002158:	d11a      	bne.n	8002190 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800215a:	4b84      	ldr	r3, [pc, #528]	; (800236c <HAL_RCC_OscConfig+0x68c>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	4b83      	ldr	r3, [pc, #524]	; (800236c <HAL_RCC_OscConfig+0x68c>)
 8002160:	2180      	movs	r1, #128	; 0x80
 8002162:	0049      	lsls	r1, r1, #1
 8002164:	430a      	orrs	r2, r1
 8002166:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002168:	f7ff f842 	bl	80011f0 <HAL_GetTick>
 800216c:	0003      	movs	r3, r0
 800216e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002172:	f7ff f83d 	bl	80011f0 <HAL_GetTick>
 8002176:	0002      	movs	r2, r0
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b64      	cmp	r3, #100	; 0x64
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e123      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002184:	4b79      	ldr	r3, [pc, #484]	; (800236c <HAL_RCC_OscConfig+0x68c>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	2380      	movs	r3, #128	; 0x80
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	4013      	ands	r3, r2
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	429a      	cmp	r2, r3
 800219a:	d107      	bne.n	80021ac <HAL_RCC_OscConfig+0x4cc>
 800219c:	4b70      	ldr	r3, [pc, #448]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800219e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021a0:	4b6f      	ldr	r3, [pc, #444]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021a2:	2180      	movs	r1, #128	; 0x80
 80021a4:	0049      	lsls	r1, r1, #1
 80021a6:	430a      	orrs	r2, r1
 80021a8:	651a      	str	r2, [r3, #80]	; 0x50
 80021aa:	e031      	b.n	8002210 <HAL_RCC_OscConfig+0x530>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d10c      	bne.n	80021ce <HAL_RCC_OscConfig+0x4ee>
 80021b4:	4b6a      	ldr	r3, [pc, #424]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021b8:	4b69      	ldr	r3, [pc, #420]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021ba:	496b      	ldr	r1, [pc, #428]	; (8002368 <HAL_RCC_OscConfig+0x688>)
 80021bc:	400a      	ands	r2, r1
 80021be:	651a      	str	r2, [r3, #80]	; 0x50
 80021c0:	4b67      	ldr	r3, [pc, #412]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021c4:	4b66      	ldr	r3, [pc, #408]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021c6:	496a      	ldr	r1, [pc, #424]	; (8002370 <HAL_RCC_OscConfig+0x690>)
 80021c8:	400a      	ands	r2, r1
 80021ca:	651a      	str	r2, [r3, #80]	; 0x50
 80021cc:	e020      	b.n	8002210 <HAL_RCC_OscConfig+0x530>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689a      	ldr	r2, [r3, #8]
 80021d2:	23a0      	movs	r3, #160	; 0xa0
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d10e      	bne.n	80021f8 <HAL_RCC_OscConfig+0x518>
 80021da:	4b61      	ldr	r3, [pc, #388]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021de:	4b60      	ldr	r3, [pc, #384]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021e0:	2180      	movs	r1, #128	; 0x80
 80021e2:	00c9      	lsls	r1, r1, #3
 80021e4:	430a      	orrs	r2, r1
 80021e6:	651a      	str	r2, [r3, #80]	; 0x50
 80021e8:	4b5d      	ldr	r3, [pc, #372]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021ec:	4b5c      	ldr	r3, [pc, #368]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021ee:	2180      	movs	r1, #128	; 0x80
 80021f0:	0049      	lsls	r1, r1, #1
 80021f2:	430a      	orrs	r2, r1
 80021f4:	651a      	str	r2, [r3, #80]	; 0x50
 80021f6:	e00b      	b.n	8002210 <HAL_RCC_OscConfig+0x530>
 80021f8:	4b59      	ldr	r3, [pc, #356]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021fc:	4b58      	ldr	r3, [pc, #352]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80021fe:	495a      	ldr	r1, [pc, #360]	; (8002368 <HAL_RCC_OscConfig+0x688>)
 8002200:	400a      	ands	r2, r1
 8002202:	651a      	str	r2, [r3, #80]	; 0x50
 8002204:	4b56      	ldr	r3, [pc, #344]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002206:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002208:	4b55      	ldr	r3, [pc, #340]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800220a:	4959      	ldr	r1, [pc, #356]	; (8002370 <HAL_RCC_OscConfig+0x690>)
 800220c:	400a      	ands	r2, r1
 800220e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d015      	beq.n	8002244 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002218:	f7fe ffea 	bl	80011f0 <HAL_GetTick>
 800221c:	0003      	movs	r3, r0
 800221e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002220:	e009      	b.n	8002236 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002222:	f7fe ffe5 	bl	80011f0 <HAL_GetTick>
 8002226:	0002      	movs	r2, r0
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	4a51      	ldr	r2, [pc, #324]	; (8002374 <HAL_RCC_OscConfig+0x694>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e0ca      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002236:	4b4a      	ldr	r3, [pc, #296]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002238:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800223a:	2380      	movs	r3, #128	; 0x80
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4013      	ands	r3, r2
 8002240:	d0ef      	beq.n	8002222 <HAL_RCC_OscConfig+0x542>
 8002242:	e014      	b.n	800226e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002244:	f7fe ffd4 	bl	80011f0 <HAL_GetTick>
 8002248:	0003      	movs	r3, r0
 800224a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800224c:	e009      	b.n	8002262 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800224e:	f7fe ffcf 	bl	80011f0 <HAL_GetTick>
 8002252:	0002      	movs	r2, r0
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	4a46      	ldr	r2, [pc, #280]	; (8002374 <HAL_RCC_OscConfig+0x694>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e0b4      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002262:	4b3f      	ldr	r3, [pc, #252]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002264:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4013      	ands	r3, r2
 800226c:	d1ef      	bne.n	800224e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800226e:	2323      	movs	r3, #35	; 0x23
 8002270:	18fb      	adds	r3, r7, r3
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d105      	bne.n	8002284 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002278:	4b39      	ldr	r3, [pc, #228]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800227a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800227c:	4b38      	ldr	r3, [pc, #224]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800227e:	493e      	ldr	r1, [pc, #248]	; (8002378 <HAL_RCC_OscConfig+0x698>)
 8002280:	400a      	ands	r2, r1
 8002282:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002288:	2b00      	cmp	r3, #0
 800228a:	d100      	bne.n	800228e <HAL_RCC_OscConfig+0x5ae>
 800228c:	e09d      	b.n	80023ca <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	2b0c      	cmp	r3, #12
 8002292:	d100      	bne.n	8002296 <HAL_RCC_OscConfig+0x5b6>
 8002294:	e076      	b.n	8002384 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229a:	2b02      	cmp	r3, #2
 800229c:	d145      	bne.n	800232a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229e:	4b30      	ldr	r3, [pc, #192]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	4b2f      	ldr	r3, [pc, #188]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80022a4:	4935      	ldr	r1, [pc, #212]	; (800237c <HAL_RCC_OscConfig+0x69c>)
 80022a6:	400a      	ands	r2, r1
 80022a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe ffa1 	bl	80011f0 <HAL_GetTick>
 80022ae:	0003      	movs	r3, r0
 80022b0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022b4:	f7fe ff9c 	bl	80011f0 <HAL_GetTick>
 80022b8:	0002      	movs	r2, r0
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e082      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022c6:	4b26      	ldr	r3, [pc, #152]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	049b      	lsls	r3, r3, #18
 80022ce:	4013      	ands	r3, r2
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022d2:	4b23      	ldr	r3, [pc, #140]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	4a2a      	ldr	r2, [pc, #168]	; (8002380 <HAL_RCC_OscConfig+0x6a0>)
 80022d8:	4013      	ands	r3, r2
 80022da:	0019      	movs	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e4:	431a      	orrs	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	431a      	orrs	r2, r3
 80022ec:	4b1c      	ldr	r3, [pc, #112]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80022ee:	430a      	orrs	r2, r1
 80022f0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022f2:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	4b1a      	ldr	r3, [pc, #104]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 80022f8:	2180      	movs	r1, #128	; 0x80
 80022fa:	0449      	lsls	r1, r1, #17
 80022fc:	430a      	orrs	r2, r1
 80022fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002300:	f7fe ff76 	bl	80011f0 <HAL_GetTick>
 8002304:	0003      	movs	r3, r0
 8002306:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800230a:	f7fe ff71 	bl	80011f0 <HAL_GetTick>
 800230e:	0002      	movs	r2, r0
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e057      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800231c:	4b10      	ldr	r3, [pc, #64]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	049b      	lsls	r3, r3, #18
 8002324:	4013      	ands	r3, r2
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x62a>
 8002328:	e04f      	b.n	80023ca <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	4b0c      	ldr	r3, [pc, #48]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002330:	4912      	ldr	r1, [pc, #72]	; (800237c <HAL_RCC_OscConfig+0x69c>)
 8002332:	400a      	ands	r2, r1
 8002334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002336:	f7fe ff5b 	bl	80011f0 <HAL_GetTick>
 800233a:	0003      	movs	r3, r0
 800233c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002340:	f7fe ff56 	bl	80011f0 <HAL_GetTick>
 8002344:	0002      	movs	r2, r0
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e03c      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002352:	4b03      	ldr	r3, [pc, #12]	; (8002360 <HAL_RCC_OscConfig+0x680>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	2380      	movs	r3, #128	; 0x80
 8002358:	049b      	lsls	r3, r3, #18
 800235a:	4013      	ands	r3, r2
 800235c:	d1f0      	bne.n	8002340 <HAL_RCC_OscConfig+0x660>
 800235e:	e034      	b.n	80023ca <HAL_RCC_OscConfig+0x6ea>
 8002360:	40021000 	.word	0x40021000
 8002364:	ffff1fff 	.word	0xffff1fff
 8002368:	fffffeff 	.word	0xfffffeff
 800236c:	40007000 	.word	0x40007000
 8002370:	fffffbff 	.word	0xfffffbff
 8002374:	00001388 	.word	0x00001388
 8002378:	efffffff 	.word	0xefffffff
 800237c:	feffffff 	.word	0xfeffffff
 8002380:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e01d      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002390:	4b10      	ldr	r3, [pc, #64]	; (80023d4 <HAL_RCC_OscConfig+0x6f4>)
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	2380      	movs	r3, #128	; 0x80
 800239a:	025b      	lsls	r3, r3, #9
 800239c:	401a      	ands	r2, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d10f      	bne.n	80023c6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	23f0      	movs	r3, #240	; 0xf0
 80023aa:	039b      	lsls	r3, r3, #14
 80023ac:	401a      	ands	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d107      	bne.n	80023c6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	23c0      	movs	r3, #192	; 0xc0
 80023ba:	041b      	lsls	r3, r3, #16
 80023bc:	401a      	ands	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d001      	beq.n	80023ca <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e000      	b.n	80023cc <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	0018      	movs	r0, r3
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b00a      	add	sp, #40	; 0x28
 80023d2:	bdb0      	pop	{r4, r5, r7, pc}
 80023d4:	40021000 	.word	0x40021000

080023d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023d8:	b5b0      	push	{r4, r5, r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e128      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023ec:	4b96      	ldr	r3, [pc, #600]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2201      	movs	r2, #1
 80023f2:	4013      	ands	r3, r2
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d91e      	bls.n	8002438 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fa:	4b93      	ldr	r3, [pc, #588]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2201      	movs	r2, #1
 8002400:	4393      	bics	r3, r2
 8002402:	0019      	movs	r1, r3
 8002404:	4b90      	ldr	r3, [pc, #576]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800240c:	f7fe fef0 	bl	80011f0 <HAL_GetTick>
 8002410:	0003      	movs	r3, r0
 8002412:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002414:	e009      	b.n	800242a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002416:	f7fe feeb 	bl	80011f0 <HAL_GetTick>
 800241a:	0002      	movs	r2, r0
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	4a8a      	ldr	r2, [pc, #552]	; (800264c <HAL_RCC_ClockConfig+0x274>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e109      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800242a:	4b87      	ldr	r3, [pc, #540]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2201      	movs	r2, #1
 8002430:	4013      	ands	r3, r2
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d1ee      	bne.n	8002416 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2202      	movs	r2, #2
 800243e:	4013      	ands	r3, r2
 8002440:	d009      	beq.n	8002456 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002442:	4b83      	ldr	r3, [pc, #524]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	22f0      	movs	r2, #240	; 0xf0
 8002448:	4393      	bics	r3, r2
 800244a:	0019      	movs	r1, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	4b7f      	ldr	r3, [pc, #508]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 8002452:	430a      	orrs	r2, r1
 8002454:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2201      	movs	r2, #1
 800245c:	4013      	ands	r3, r2
 800245e:	d100      	bne.n	8002462 <HAL_RCC_ClockConfig+0x8a>
 8002460:	e089      	b.n	8002576 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b02      	cmp	r3, #2
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800246a:	4b79      	ldr	r3, [pc, #484]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	2380      	movs	r3, #128	; 0x80
 8002470:	029b      	lsls	r3, r3, #10
 8002472:	4013      	ands	r3, r2
 8002474:	d120      	bne.n	80024b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e0e1      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b03      	cmp	r3, #3
 8002480:	d107      	bne.n	8002492 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002482:	4b73      	ldr	r3, [pc, #460]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	2380      	movs	r3, #128	; 0x80
 8002488:	049b      	lsls	r3, r3, #18
 800248a:	4013      	ands	r3, r2
 800248c:	d114      	bne.n	80024b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0d5      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d106      	bne.n	80024a8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800249a:	4b6d      	ldr	r3, [pc, #436]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2204      	movs	r2, #4
 80024a0:	4013      	ands	r3, r2
 80024a2:	d109      	bne.n	80024b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e0ca      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80024a8:	4b69      	ldr	r3, [pc, #420]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4013      	ands	r3, r2
 80024b2:	d101      	bne.n	80024b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e0c2      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024b8:	4b65      	ldr	r3, [pc, #404]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2203      	movs	r2, #3
 80024be:	4393      	bics	r3, r2
 80024c0:	0019      	movs	r1, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	4b62      	ldr	r3, [pc, #392]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80024c8:	430a      	orrs	r2, r1
 80024ca:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024cc:	f7fe fe90 	bl	80011f0 <HAL_GetTick>
 80024d0:	0003      	movs	r3, r0
 80024d2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d111      	bne.n	8002500 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024dc:	e009      	b.n	80024f2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024de:	f7fe fe87 	bl	80011f0 <HAL_GetTick>
 80024e2:	0002      	movs	r2, r0
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	4a58      	ldr	r2, [pc, #352]	; (800264c <HAL_RCC_ClockConfig+0x274>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e0a5      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024f2:	4b57      	ldr	r3, [pc, #348]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	220c      	movs	r2, #12
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b08      	cmp	r3, #8
 80024fc:	d1ef      	bne.n	80024de <HAL_RCC_ClockConfig+0x106>
 80024fe:	e03a      	b.n	8002576 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	2b03      	cmp	r3, #3
 8002506:	d111      	bne.n	800252c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002508:	e009      	b.n	800251e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800250a:	f7fe fe71 	bl	80011f0 <HAL_GetTick>
 800250e:	0002      	movs	r2, r0
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	4a4d      	ldr	r2, [pc, #308]	; (800264c <HAL_RCC_ClockConfig+0x274>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d901      	bls.n	800251e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e08f      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800251e:	4b4c      	ldr	r3, [pc, #304]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	220c      	movs	r2, #12
 8002524:	4013      	ands	r3, r2
 8002526:	2b0c      	cmp	r3, #12
 8002528:	d1ef      	bne.n	800250a <HAL_RCC_ClockConfig+0x132>
 800252a:	e024      	b.n	8002576 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d11b      	bne.n	800256c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002534:	e009      	b.n	800254a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002536:	f7fe fe5b 	bl	80011f0 <HAL_GetTick>
 800253a:	0002      	movs	r2, r0
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	4a42      	ldr	r2, [pc, #264]	; (800264c <HAL_RCC_ClockConfig+0x274>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d901      	bls.n	800254a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e079      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800254a:	4b41      	ldr	r3, [pc, #260]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	220c      	movs	r2, #12
 8002550:	4013      	ands	r3, r2
 8002552:	2b04      	cmp	r3, #4
 8002554:	d1ef      	bne.n	8002536 <HAL_RCC_ClockConfig+0x15e>
 8002556:	e00e      	b.n	8002576 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002558:	f7fe fe4a 	bl	80011f0 <HAL_GetTick>
 800255c:	0002      	movs	r2, r0
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	4a3a      	ldr	r2, [pc, #232]	; (800264c <HAL_RCC_ClockConfig+0x274>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d901      	bls.n	800256c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e068      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800256c:	4b38      	ldr	r3, [pc, #224]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	220c      	movs	r2, #12
 8002572:	4013      	ands	r3, r2
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002576:	4b34      	ldr	r3, [pc, #208]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2201      	movs	r2, #1
 800257c:	4013      	ands	r3, r2
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	429a      	cmp	r2, r3
 8002582:	d21e      	bcs.n	80025c2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002584:	4b30      	ldr	r3, [pc, #192]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2201      	movs	r2, #1
 800258a:	4393      	bics	r3, r2
 800258c:	0019      	movs	r1, r3
 800258e:	4b2e      	ldr	r3, [pc, #184]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002596:	f7fe fe2b 	bl	80011f0 <HAL_GetTick>
 800259a:	0003      	movs	r3, r0
 800259c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800259e:	e009      	b.n	80025b4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a0:	f7fe fe26 	bl	80011f0 <HAL_GetTick>
 80025a4:	0002      	movs	r2, r0
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	4a28      	ldr	r2, [pc, #160]	; (800264c <HAL_RCC_ClockConfig+0x274>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e044      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025b4:	4b24      	ldr	r3, [pc, #144]	; (8002648 <HAL_RCC_ClockConfig+0x270>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2201      	movs	r2, #1
 80025ba:	4013      	ands	r3, r2
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d1ee      	bne.n	80025a0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2204      	movs	r2, #4
 80025c8:	4013      	ands	r3, r2
 80025ca:	d009      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025cc:	4b20      	ldr	r3, [pc, #128]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	4a20      	ldr	r2, [pc, #128]	; (8002654 <HAL_RCC_ClockConfig+0x27c>)
 80025d2:	4013      	ands	r3, r2
 80025d4:	0019      	movs	r1, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68da      	ldr	r2, [r3, #12]
 80025da:	4b1d      	ldr	r3, [pc, #116]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80025dc:	430a      	orrs	r2, r1
 80025de:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2208      	movs	r2, #8
 80025e6:	4013      	ands	r3, r2
 80025e8:	d00a      	beq.n	8002600 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025ea:	4b19      	ldr	r3, [pc, #100]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	4a1a      	ldr	r2, [pc, #104]	; (8002658 <HAL_RCC_ClockConfig+0x280>)
 80025f0:	4013      	ands	r3, r2
 80025f2:	0019      	movs	r1, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	00da      	lsls	r2, r3, #3
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 80025fc:	430a      	orrs	r2, r1
 80025fe:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002600:	f000 f832 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8002604:	0001      	movs	r1, r0
 8002606:	4b12      	ldr	r3, [pc, #72]	; (8002650 <HAL_RCC_ClockConfig+0x278>)
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	091b      	lsrs	r3, r3, #4
 800260c:	220f      	movs	r2, #15
 800260e:	4013      	ands	r3, r2
 8002610:	4a12      	ldr	r2, [pc, #72]	; (800265c <HAL_RCC_ClockConfig+0x284>)
 8002612:	5cd3      	ldrb	r3, [r2, r3]
 8002614:	000a      	movs	r2, r1
 8002616:	40da      	lsrs	r2, r3
 8002618:	4b11      	ldr	r3, [pc, #68]	; (8002660 <HAL_RCC_ClockConfig+0x288>)
 800261a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <HAL_RCC_ClockConfig+0x28c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	250b      	movs	r5, #11
 8002622:	197c      	adds	r4, r7, r5
 8002624:	0018      	movs	r0, r3
 8002626:	f7fe fd9d 	bl	8001164 <HAL_InitTick>
 800262a:	0003      	movs	r3, r0
 800262c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800262e:	197b      	adds	r3, r7, r5
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d002      	beq.n	800263c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002636:	197b      	adds	r3, r7, r5
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	e000      	b.n	800263e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	0018      	movs	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	b004      	add	sp, #16
 8002644:	bdb0      	pop	{r4, r5, r7, pc}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	40022000 	.word	0x40022000
 800264c:	00001388 	.word	0x00001388
 8002650:	40021000 	.word	0x40021000
 8002654:	fffff8ff 	.word	0xfffff8ff
 8002658:	ffffc7ff 	.word	0xffffc7ff
 800265c:	0800437c 	.word	0x0800437c
 8002660:	20000010 	.word	0x20000010
 8002664:	20000014 	.word	0x20000014

08002668 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002668:	b5b0      	push	{r4, r5, r7, lr}
 800266a:	b08e      	sub	sp, #56	; 0x38
 800266c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800266e:	4b4c      	ldr	r3, [pc, #304]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002674:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002676:	230c      	movs	r3, #12
 8002678:	4013      	ands	r3, r2
 800267a:	2b0c      	cmp	r3, #12
 800267c:	d014      	beq.n	80026a8 <HAL_RCC_GetSysClockFreq+0x40>
 800267e:	d900      	bls.n	8002682 <HAL_RCC_GetSysClockFreq+0x1a>
 8002680:	e07b      	b.n	800277a <HAL_RCC_GetSysClockFreq+0x112>
 8002682:	2b04      	cmp	r3, #4
 8002684:	d002      	beq.n	800268c <HAL_RCC_GetSysClockFreq+0x24>
 8002686:	2b08      	cmp	r3, #8
 8002688:	d00b      	beq.n	80026a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800268a:	e076      	b.n	800277a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800268c:	4b44      	ldr	r3, [pc, #272]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x138>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2210      	movs	r2, #16
 8002692:	4013      	ands	r3, r2
 8002694:	d002      	beq.n	800269c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002696:	4b43      	ldr	r3, [pc, #268]	; (80027a4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002698:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800269a:	e07c      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800269c:	4b42      	ldr	r3, [pc, #264]	; (80027a8 <HAL_RCC_GetSysClockFreq+0x140>)
 800269e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026a0:	e079      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026a2:	4b42      	ldr	r3, [pc, #264]	; (80027ac <HAL_RCC_GetSysClockFreq+0x144>)
 80026a4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026a6:	e076      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80026a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026aa:	0c9a      	lsrs	r2, r3, #18
 80026ac:	230f      	movs	r3, #15
 80026ae:	401a      	ands	r2, r3
 80026b0:	4b3f      	ldr	r3, [pc, #252]	; (80027b0 <HAL_RCC_GetSysClockFreq+0x148>)
 80026b2:	5c9b      	ldrb	r3, [r3, r2]
 80026b4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80026b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b8:	0d9a      	lsrs	r2, r3, #22
 80026ba:	2303      	movs	r3, #3
 80026bc:	4013      	ands	r3, r2
 80026be:	3301      	adds	r3, #1
 80026c0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026c2:	4b37      	ldr	r3, [pc, #220]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x138>)
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	2380      	movs	r3, #128	; 0x80
 80026c8:	025b      	lsls	r3, r3, #9
 80026ca:	4013      	ands	r3, r2
 80026cc:	d01a      	beq.n	8002704 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80026ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
 80026d6:	4a35      	ldr	r2, [pc, #212]	; (80027ac <HAL_RCC_GetSysClockFreq+0x144>)
 80026d8:	2300      	movs	r3, #0
 80026da:	69b8      	ldr	r0, [r7, #24]
 80026dc:	69f9      	ldr	r1, [r7, #28]
 80026de:	f7fd fdbf 	bl	8000260 <__aeabi_lmul>
 80026e2:	0002      	movs	r2, r0
 80026e4:	000b      	movs	r3, r1
 80026e6:	0010      	movs	r0, r2
 80026e8:	0019      	movs	r1, r3
 80026ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f7fd fd93 	bl	8000220 <__aeabi_uldivmod>
 80026fa:	0002      	movs	r2, r0
 80026fc:	000b      	movs	r3, r1
 80026fe:	0013      	movs	r3, r2
 8002700:	637b      	str	r3, [r7, #52]	; 0x34
 8002702:	e037      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002704:	4b26      	ldr	r3, [pc, #152]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2210      	movs	r2, #16
 800270a:	4013      	ands	r3, r2
 800270c:	d01a      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800270e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	2300      	movs	r3, #0
 8002714:	60fb      	str	r3, [r7, #12]
 8002716:	4a23      	ldr	r2, [pc, #140]	; (80027a4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002718:	2300      	movs	r3, #0
 800271a:	68b8      	ldr	r0, [r7, #8]
 800271c:	68f9      	ldr	r1, [r7, #12]
 800271e:	f7fd fd9f 	bl	8000260 <__aeabi_lmul>
 8002722:	0002      	movs	r2, r0
 8002724:	000b      	movs	r3, r1
 8002726:	0010      	movs	r0, r2
 8002728:	0019      	movs	r1, r3
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272c:	603b      	str	r3, [r7, #0]
 800272e:	2300      	movs	r3, #0
 8002730:	607b      	str	r3, [r7, #4]
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f7fd fd73 	bl	8000220 <__aeabi_uldivmod>
 800273a:	0002      	movs	r2, r0
 800273c:	000b      	movs	r3, r1
 800273e:	0013      	movs	r3, r2
 8002740:	637b      	str	r3, [r7, #52]	; 0x34
 8002742:	e017      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002746:	0018      	movs	r0, r3
 8002748:	2300      	movs	r3, #0
 800274a:	0019      	movs	r1, r3
 800274c:	4a16      	ldr	r2, [pc, #88]	; (80027a8 <HAL_RCC_GetSysClockFreq+0x140>)
 800274e:	2300      	movs	r3, #0
 8002750:	f7fd fd86 	bl	8000260 <__aeabi_lmul>
 8002754:	0002      	movs	r2, r0
 8002756:	000b      	movs	r3, r1
 8002758:	0010      	movs	r0, r2
 800275a:	0019      	movs	r1, r3
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	001c      	movs	r4, r3
 8002760:	2300      	movs	r3, #0
 8002762:	001d      	movs	r5, r3
 8002764:	0022      	movs	r2, r4
 8002766:	002b      	movs	r3, r5
 8002768:	f7fd fd5a 	bl	8000220 <__aeabi_uldivmod>
 800276c:	0002      	movs	r2, r0
 800276e:	000b      	movs	r3, r1
 8002770:	0013      	movs	r3, r2
 8002772:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002776:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002778:	e00d      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800277a:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x138>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	0b5b      	lsrs	r3, r3, #13
 8002780:	2207      	movs	r2, #7
 8002782:	4013      	ands	r3, r2
 8002784:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002786:	6a3b      	ldr	r3, [r7, #32]
 8002788:	3301      	adds	r3, #1
 800278a:	2280      	movs	r2, #128	; 0x80
 800278c:	0212      	lsls	r2, r2, #8
 800278e:	409a      	lsls	r2, r3
 8002790:	0013      	movs	r3, r2
 8002792:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002794:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002798:	0018      	movs	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	b00e      	add	sp, #56	; 0x38
 800279e:	bdb0      	pop	{r4, r5, r7, pc}
 80027a0:	40021000 	.word	0x40021000
 80027a4:	003d0900 	.word	0x003d0900
 80027a8:	00f42400 	.word	0x00f42400
 80027ac:	007a1200 	.word	0x007a1200
 80027b0:	08004394 	.word	0x08004394

080027b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027b8:	4b02      	ldr	r3, [pc, #8]	; (80027c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80027ba:	681b      	ldr	r3, [r3, #0]
}
 80027bc:	0018      	movs	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	20000010 	.word	0x20000010

080027c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027cc:	f7ff fff2 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 80027d0:	0001      	movs	r1, r0
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	0a1b      	lsrs	r3, r3, #8
 80027d8:	2207      	movs	r2, #7
 80027da:	4013      	ands	r3, r2
 80027dc:	4a04      	ldr	r2, [pc, #16]	; (80027f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027de:	5cd3      	ldrb	r3, [r2, r3]
 80027e0:	40d9      	lsrs	r1, r3
 80027e2:	000b      	movs	r3, r1
}
 80027e4:	0018      	movs	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	46c0      	nop			; (mov r8, r8)
 80027ec:	40021000 	.word	0x40021000
 80027f0:	0800438c 	.word	0x0800438c

080027f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027f8:	f7ff ffdc 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 80027fc:	0001      	movs	r1, r0
 80027fe:	4b06      	ldr	r3, [pc, #24]	; (8002818 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	0adb      	lsrs	r3, r3, #11
 8002804:	2207      	movs	r2, #7
 8002806:	4013      	ands	r3, r2
 8002808:	4a04      	ldr	r2, [pc, #16]	; (800281c <HAL_RCC_GetPCLK2Freq+0x28>)
 800280a:	5cd3      	ldrb	r3, [r2, r3]
 800280c:	40d9      	lsrs	r1, r3
 800280e:	000b      	movs	r3, r1
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	46c0      	nop			; (mov r8, r8)
 8002818:	40021000 	.word	0x40021000
 800281c:	0800438c 	.word	0x0800438c

08002820 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002828:	2017      	movs	r0, #23
 800282a:	183b      	adds	r3, r7, r0
 800282c:	2200      	movs	r2, #0
 800282e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2220      	movs	r2, #32
 8002836:	4013      	ands	r3, r2
 8002838:	d100      	bne.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800283a:	e0c7      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800283c:	4b84      	ldr	r3, [pc, #528]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800283e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	055b      	lsls	r3, r3, #21
 8002844:	4013      	ands	r3, r2
 8002846:	d109      	bne.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002848:	4b81      	ldr	r3, [pc, #516]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800284a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800284c:	4b80      	ldr	r3, [pc, #512]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	0549      	lsls	r1, r1, #21
 8002852:	430a      	orrs	r2, r1
 8002854:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002856:	183b      	adds	r3, r7, r0
 8002858:	2201      	movs	r2, #1
 800285a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285c:	4b7d      	ldr	r3, [pc, #500]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	2380      	movs	r3, #128	; 0x80
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4013      	ands	r3, r2
 8002866:	d11a      	bne.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002868:	4b7a      	ldr	r3, [pc, #488]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4b79      	ldr	r3, [pc, #484]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800286e:	2180      	movs	r1, #128	; 0x80
 8002870:	0049      	lsls	r1, r1, #1
 8002872:	430a      	orrs	r2, r1
 8002874:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002876:	f7fe fcbb 	bl	80011f0 <HAL_GetTick>
 800287a:	0003      	movs	r3, r0
 800287c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800287e:	e008      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002880:	f7fe fcb6 	bl	80011f0 <HAL_GetTick>
 8002884:	0002      	movs	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b64      	cmp	r3, #100	; 0x64
 800288c:	d901      	bls.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e0d9      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002892:	4b70      	ldr	r3, [pc, #448]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	2380      	movs	r3, #128	; 0x80
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	4013      	ands	r3, r2
 800289c:	d0f0      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800289e:	4b6c      	ldr	r3, [pc, #432]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	23c0      	movs	r3, #192	; 0xc0
 80028a4:	039b      	lsls	r3, r3, #14
 80028a6:	4013      	ands	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	23c0      	movs	r3, #192	; 0xc0
 80028b0:	039b      	lsls	r3, r3, #14
 80028b2:	4013      	ands	r3, r2
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d013      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	23c0      	movs	r3, #192	; 0xc0
 80028c0:	029b      	lsls	r3, r3, #10
 80028c2:	401a      	ands	r2, r3
 80028c4:	23c0      	movs	r3, #192	; 0xc0
 80028c6:	029b      	lsls	r3, r3, #10
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d10a      	bne.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80028cc:	4b60      	ldr	r3, [pc, #384]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	2380      	movs	r3, #128	; 0x80
 80028d2:	029b      	lsls	r3, r3, #10
 80028d4:	401a      	ands	r2, r3
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	029b      	lsls	r3, r3, #10
 80028da:	429a      	cmp	r2, r3
 80028dc:	d101      	bne.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e0b1      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80028e2:	4b5b      	ldr	r3, [pc, #364]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80028e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028e6:	23c0      	movs	r3, #192	; 0xc0
 80028e8:	029b      	lsls	r3, r3, #10
 80028ea:	4013      	ands	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d03b      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	23c0      	movs	r3, #192	; 0xc0
 80028fa:	029b      	lsls	r3, r3, #10
 80028fc:	4013      	ands	r3, r2
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	429a      	cmp	r2, r3
 8002902:	d033      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2220      	movs	r2, #32
 800290a:	4013      	ands	r3, r2
 800290c:	d02e      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800290e:	4b50      	ldr	r3, [pc, #320]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002910:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002912:	4a51      	ldr	r2, [pc, #324]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002914:	4013      	ands	r3, r2
 8002916:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002918:	4b4d      	ldr	r3, [pc, #308]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800291a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800291c:	4b4c      	ldr	r3, [pc, #304]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800291e:	2180      	movs	r1, #128	; 0x80
 8002920:	0309      	lsls	r1, r1, #12
 8002922:	430a      	orrs	r2, r1
 8002924:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002926:	4b4a      	ldr	r3, [pc, #296]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002928:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800292a:	4b49      	ldr	r3, [pc, #292]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800292c:	494b      	ldr	r1, [pc, #300]	; (8002a5c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800292e:	400a      	ands	r2, r1
 8002930:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002932:	4b47      	ldr	r3, [pc, #284]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	2380      	movs	r3, #128	; 0x80
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	4013      	ands	r3, r2
 8002940:	d014      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002942:	f7fe fc55 	bl	80011f0 <HAL_GetTick>
 8002946:	0003      	movs	r3, r0
 8002948:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800294a:	e009      	b.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800294c:	f7fe fc50 	bl	80011f0 <HAL_GetTick>
 8002950:	0002      	movs	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	4a42      	ldr	r2, [pc, #264]	; (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d901      	bls.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e072      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002960:	4b3b      	ldr	r3, [pc, #236]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002962:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4013      	ands	r3, r2
 800296a:	d0ef      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2220      	movs	r2, #32
 8002972:	4013      	ands	r3, r2
 8002974:	d01f      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	23c0      	movs	r3, #192	; 0xc0
 800297c:	029b      	lsls	r3, r3, #10
 800297e:	401a      	ands	r2, r3
 8002980:	23c0      	movs	r3, #192	; 0xc0
 8002982:	029b      	lsls	r3, r3, #10
 8002984:	429a      	cmp	r2, r3
 8002986:	d10c      	bne.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002988:	4b31      	ldr	r3, [pc, #196]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a35      	ldr	r2, [pc, #212]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800298e:	4013      	ands	r3, r2
 8002990:	0019      	movs	r1, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	23c0      	movs	r3, #192	; 0xc0
 8002998:	039b      	lsls	r3, r3, #14
 800299a:	401a      	ands	r2, r3
 800299c:	4b2c      	ldr	r3, [pc, #176]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800299e:	430a      	orrs	r2, r1
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	4b2b      	ldr	r3, [pc, #172]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029a4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	23c0      	movs	r3, #192	; 0xc0
 80029ac:	029b      	lsls	r3, r3, #10
 80029ae:	401a      	ands	r2, r3
 80029b0:	4b27      	ldr	r3, [pc, #156]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029b2:	430a      	orrs	r2, r1
 80029b4:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029b6:	2317      	movs	r3, #23
 80029b8:	18fb      	adds	r3, r7, r3
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d105      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029c0:	4b23      	ldr	r3, [pc, #140]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029c4:	4b22      	ldr	r3, [pc, #136]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029c6:	4928      	ldr	r1, [pc, #160]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80029c8:	400a      	ands	r2, r1
 80029ca:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2202      	movs	r2, #2
 80029d2:	4013      	ands	r3, r2
 80029d4:	d009      	beq.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029d6:	4b1e      	ldr	r3, [pc, #120]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029da:	220c      	movs	r2, #12
 80029dc:	4393      	bics	r3, r2
 80029de:	0019      	movs	r1, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	4b1a      	ldr	r3, [pc, #104]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029e6:	430a      	orrs	r2, r1
 80029e8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2204      	movs	r2, #4
 80029f0:	4013      	ands	r3, r2
 80029f2:	d009      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029f4:	4b16      	ldr	r3, [pc, #88]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f8:	4a1c      	ldr	r2, [pc, #112]	; (8002a6c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80029fa:	4013      	ands	r3, r2
 80029fc:	0019      	movs	r1, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	4b13      	ldr	r3, [pc, #76]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a04:	430a      	orrs	r2, r1
 8002a06:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2208      	movs	r2, #8
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d009      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a12:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a16:	4a16      	ldr	r2, [pc, #88]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	0019      	movs	r1, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a22:	430a      	orrs	r2, r1
 8002a24:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2280      	movs	r2, #128	; 0x80
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d009      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002a30:	4b07      	ldr	r3, [pc, #28]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a34:	4a0f      	ldr	r2, [pc, #60]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002a36:	4013      	ands	r3, r2
 8002a38:	0019      	movs	r1, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	695a      	ldr	r2, [r3, #20]
 8002a3e:	4b04      	ldr	r3, [pc, #16]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a40:	430a      	orrs	r2, r1
 8002a42:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	0018      	movs	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b006      	add	sp, #24
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	40021000 	.word	0x40021000
 8002a54:	40007000 	.word	0x40007000
 8002a58:	fffcffff 	.word	0xfffcffff
 8002a5c:	fff7ffff 	.word	0xfff7ffff
 8002a60:	00001388 	.word	0x00001388
 8002a64:	ffcfffff 	.word	0xffcfffff
 8002a68:	efffffff 	.word	0xefffffff
 8002a6c:	fffff3ff 	.word	0xfffff3ff
 8002a70:	ffffcfff 	.word	0xffffcfff
 8002a74:	fff3ffff 	.word	0xfff3ffff

08002a78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e07b      	b.n	8002b82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685a      	ldr	r2, [r3, #4]
 8002a96:	2382      	movs	r3, #130	; 0x82
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d009      	beq.n	8002ab2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	61da      	str	r2, [r3, #28]
 8002aa4:	e005      	b.n	8002ab2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2251      	movs	r2, #81	; 0x51
 8002abc:	5c9b      	ldrb	r3, [r3, r2]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d107      	bne.n	8002ad4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2250      	movs	r2, #80	; 0x50
 8002ac8:	2100      	movs	r1, #0
 8002aca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f7fe f9f0 	bl	8000eb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2251      	movs	r2, #81	; 0x51
 8002ad8:	2102      	movs	r1, #2
 8002ada:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2140      	movs	r1, #64	; 0x40
 8002ae8:	438a      	bics	r2, r1
 8002aea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	2382      	movs	r3, #130	; 0x82
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	401a      	ands	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6899      	ldr	r1, [r3, #8]
 8002afa:	2384      	movs	r3, #132	; 0x84
 8002afc:	021b      	lsls	r3, r3, #8
 8002afe:	400b      	ands	r3, r1
 8002b00:	431a      	orrs	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68d9      	ldr	r1, [r3, #12]
 8002b06:	2380      	movs	r3, #128	; 0x80
 8002b08:	011b      	lsls	r3, r3, #4
 8002b0a:	400b      	ands	r3, r1
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	2102      	movs	r1, #2
 8002b14:	400b      	ands	r3, r1
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	400b      	ands	r3, r1
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6999      	ldr	r1, [r3, #24]
 8002b26:	2380      	movs	r3, #128	; 0x80
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	400b      	ands	r3, r1
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	2138      	movs	r1, #56	; 0x38
 8002b34:	400b      	ands	r3, r1
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	2180      	movs	r1, #128	; 0x80
 8002b3e:	400b      	ands	r3, r1
 8002b40:	431a      	orrs	r2, r3
 8002b42:	0011      	movs	r1, r2
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	019b      	lsls	r3, r3, #6
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	0c1b      	lsrs	r3, r3, #16
 8002b5c:	2204      	movs	r2, #4
 8002b5e:	4013      	ands	r3, r2
 8002b60:	0019      	movs	r1, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b66:	2210      	movs	r2, #16
 8002b68:	401a      	ands	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2251      	movs	r2, #81	; 0x51
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	0018      	movs	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	b002      	add	sp, #8
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b08c      	sub	sp, #48	; 0x30
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	60f8      	str	r0, [r7, #12]
 8002b92:	60b9      	str	r1, [r7, #8]
 8002b94:	607a      	str	r2, [r7, #4]
 8002b96:	001a      	movs	r2, r3
 8002b98:	1cbb      	adds	r3, r7, #2
 8002b9a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002ba0:	232b      	movs	r3, #43	; 0x2b
 8002ba2:	18fb      	adds	r3, r7, r3
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2250      	movs	r2, #80	; 0x50
 8002bac:	5c9b      	ldrb	r3, [r3, r2]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d101      	bne.n	8002bb6 <HAL_SPI_TransmitReceive+0x2c>
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	e1b0      	b.n	8002f18 <HAL_SPI_TransmitReceive+0x38e>
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2250      	movs	r2, #80	; 0x50
 8002bba:	2101      	movs	r1, #1
 8002bbc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bbe:	f7fe fb17 	bl	80011f0 <HAL_GetTick>
 8002bc2:	0003      	movs	r3, r0
 8002bc4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002bc6:	2023      	movs	r0, #35	; 0x23
 8002bc8:	183b      	adds	r3, r7, r0
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	2151      	movs	r1, #81	; 0x51
 8002bce:	5c52      	ldrb	r2, [r2, r1]
 8002bd0:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002bd8:	231a      	movs	r3, #26
 8002bda:	18fb      	adds	r3, r7, r3
 8002bdc:	1cba      	adds	r2, r7, #2
 8002bde:	8812      	ldrh	r2, [r2, #0]
 8002be0:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002be2:	183b      	adds	r3, r7, r0
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d011      	beq.n	8002c0e <HAL_SPI_TransmitReceive+0x84>
 8002bea:	69fa      	ldr	r2, [r7, #28]
 8002bec:	2382      	movs	r3, #130	; 0x82
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d107      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d103      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x7a>
 8002bfc:	183b      	adds	r3, r7, r0
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d004      	beq.n	8002c0e <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002c04:	232b      	movs	r3, #43	; 0x2b
 8002c06:	18fb      	adds	r3, r7, r3
 8002c08:	2202      	movs	r2, #2
 8002c0a:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c0c:	e17d      	b.n	8002f0a <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d006      	beq.n	8002c22 <HAL_SPI_TransmitReceive+0x98>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_SPI_TransmitReceive+0x98>
 8002c1a:	1cbb      	adds	r3, r7, #2
 8002c1c:	881b      	ldrh	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d104      	bne.n	8002c2c <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002c22:	232b      	movs	r3, #43	; 0x2b
 8002c24:	18fb      	adds	r3, r7, r3
 8002c26:	2201      	movs	r2, #1
 8002c28:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c2a:	e16e      	b.n	8002f0a <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2251      	movs	r2, #81	; 0x51
 8002c30:	5c9b      	ldrb	r3, [r3, r2]
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b04      	cmp	r3, #4
 8002c36:	d003      	beq.n	8002c40 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2251      	movs	r2, #81	; 0x51
 8002c3c:	2105      	movs	r1, #5
 8002c3e:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1cba      	adds	r2, r7, #2
 8002c50:	8812      	ldrh	r2, [r2, #0]
 8002c52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	1cba      	adds	r2, r7, #2
 8002c58:	8812      	ldrh	r2, [r2, #0]
 8002c5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1cba      	adds	r2, r7, #2
 8002c66:	8812      	ldrh	r2, [r2, #0]
 8002c68:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	1cba      	adds	r2, r7, #2
 8002c6e:	8812      	ldrh	r2, [r2, #0]
 8002c70:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2240      	movs	r2, #64	; 0x40
 8002c86:	4013      	ands	r3, r2
 8002c88:	2b40      	cmp	r3, #64	; 0x40
 8002c8a:	d007      	beq.n	8002c9c <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2140      	movs	r1, #64	; 0x40
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	2380      	movs	r3, #128	; 0x80
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d000      	beq.n	8002caa <HAL_SPI_TransmitReceive+0x120>
 8002ca8:	e07f      	b.n	8002daa <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d005      	beq.n	8002cbe <HAL_SPI_TransmitReceive+0x134>
 8002cb2:	231a      	movs	r3, #26
 8002cb4:	18fb      	adds	r3, r7, r3
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d000      	beq.n	8002cbe <HAL_SPI_TransmitReceive+0x134>
 8002cbc:	e06a      	b.n	8002d94 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	881a      	ldrh	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cce:	1c9a      	adds	r2, r3, #2
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ce2:	e057      	b.n	8002d94 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	2202      	movs	r2, #2
 8002cec:	4013      	ands	r3, r2
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d11b      	bne.n	8002d2a <HAL_SPI_TransmitReceive+0x1a0>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d016      	beq.n	8002d2a <HAL_SPI_TransmitReceive+0x1a0>
 8002cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d113      	bne.n	8002d2a <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	881a      	ldrh	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d12:	1c9a      	adds	r2, r3, #2
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2201      	movs	r2, #1
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d119      	bne.n	8002d6c <HAL_SPI_TransmitReceive+0x1e2>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d014      	beq.n	8002d6c <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4c:	b292      	uxth	r2, r2
 8002d4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d54:	1c9a      	adds	r2, r3, #2
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d6c:	f7fe fa40 	bl	80011f0 <HAL_GetTick>
 8002d70:	0002      	movs	r2, r0
 8002d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d80b      	bhi.n	8002d94 <HAL_SPI_TransmitReceive+0x20a>
 8002d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d7e:	3301      	adds	r3, #1
 8002d80:	d008      	beq.n	8002d94 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8002d82:	232b      	movs	r3, #43	; 0x2b
 8002d84:	18fb      	adds	r3, r7, r3
 8002d86:	2203      	movs	r2, #3
 8002d88:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2251      	movs	r2, #81	; 0x51
 8002d8e:	2101      	movs	r1, #1
 8002d90:	5499      	strb	r1, [r3, r2]
        goto error;
 8002d92:	e0ba      	b.n	8002f0a <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1a2      	bne.n	8002ce4 <HAL_SPI_TransmitReceive+0x15a>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d19d      	bne.n	8002ce4 <HAL_SPI_TransmitReceive+0x15a>
 8002da8:	e083      	b.n	8002eb2 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d005      	beq.n	8002dbe <HAL_SPI_TransmitReceive+0x234>
 8002db2:	231a      	movs	r3, #26
 8002db4:	18fb      	adds	r3, r7, r3
 8002db6:	881b      	ldrh	r3, [r3, #0]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d000      	beq.n	8002dbe <HAL_SPI_TransmitReceive+0x234>
 8002dbc:	e06f      	b.n	8002e9e <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	330c      	adds	r3, #12
 8002dc8:	7812      	ldrb	r2, [r2, #0]
 8002dca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd0:	1c5a      	adds	r2, r3, #1
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002de4:	e05b      	b.n	8002e9e <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	2202      	movs	r2, #2
 8002dee:	4013      	ands	r3, r2
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d11c      	bne.n	8002e2e <HAL_SPI_TransmitReceive+0x2a4>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d017      	beq.n	8002e2e <HAL_SPI_TransmitReceive+0x2a4>
 8002dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d114      	bne.n	8002e2e <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	330c      	adds	r3, #12
 8002e0e:	7812      	ldrb	r2, [r2, #0]
 8002e10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	2201      	movs	r2, #1
 8002e36:	4013      	ands	r3, r2
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d119      	bne.n	8002e70 <HAL_SPI_TransmitReceive+0x2e6>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d014      	beq.n	8002e70 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68da      	ldr	r2, [r3, #12]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e50:	b2d2      	uxtb	r2, r2
 8002e52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e58:	1c5a      	adds	r2, r3, #1
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e70:	f7fe f9be 	bl	80011f0 <HAL_GetTick>
 8002e74:	0002      	movs	r2, r0
 8002e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d802      	bhi.n	8002e86 <HAL_SPI_TransmitReceive+0x2fc>
 8002e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e82:	3301      	adds	r3, #1
 8002e84:	d102      	bne.n	8002e8c <HAL_SPI_TransmitReceive+0x302>
 8002e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d108      	bne.n	8002e9e <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8002e8c:	232b      	movs	r3, #43	; 0x2b
 8002e8e:	18fb      	adds	r3, r7, r3
 8002e90:	2203      	movs	r2, #3
 8002e92:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2251      	movs	r2, #81	; 0x51
 8002e98:	2101      	movs	r1, #1
 8002e9a:	5499      	strb	r1, [r3, r2]
        goto error;
 8002e9c:	e035      	b.n	8002f0a <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d19e      	bne.n	8002de6 <HAL_SPI_TransmitReceive+0x25c>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d199      	bne.n	8002de6 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f000 f8bf 	bl	800303c <SPI_EndRxTxTransaction>
 8002ebe:	1e03      	subs	r3, r0, #0
 8002ec0:	d007      	beq.n	8002ed2 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8002ec2:	232b      	movs	r3, #43	; 0x2b
 8002ec4:	18fb      	adds	r3, r7, r3
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2220      	movs	r2, #32
 8002ece:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002ed0:	e01b      	b.n	8002f0a <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10a      	bne.n	8002ef0 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002eda:	2300      	movs	r3, #0
 8002edc:	617b      	str	r3, [r7, #20]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	617b      	str	r3, [r7, #20]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	617b      	str	r3, [r7, #20]
 8002eee:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d004      	beq.n	8002f02 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 8002ef8:	232b      	movs	r3, #43	; 0x2b
 8002efa:	18fb      	adds	r3, r7, r3
 8002efc:	2201      	movs	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
 8002f00:	e003      	b.n	8002f0a <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2251      	movs	r2, #81	; 0x51
 8002f06:	2101      	movs	r1, #1
 8002f08:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2250      	movs	r2, #80	; 0x50
 8002f0e:	2100      	movs	r1, #0
 8002f10:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002f12:	232b      	movs	r3, #43	; 0x2b
 8002f14:	18fb      	adds	r3, r7, r3
 8002f16:	781b      	ldrb	r3, [r3, #0]
}
 8002f18:	0018      	movs	r0, r3
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b00c      	add	sp, #48	; 0x30
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	603b      	str	r3, [r7, #0]
 8002f2c:	1dfb      	adds	r3, r7, #7
 8002f2e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f30:	f7fe f95e 	bl	80011f0 <HAL_GetTick>
 8002f34:	0002      	movs	r2, r0
 8002f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	18d3      	adds	r3, r2, r3
 8002f3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f40:	f7fe f956 	bl	80011f0 <HAL_GetTick>
 8002f44:	0003      	movs	r3, r0
 8002f46:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f48:	4b3a      	ldr	r3, [pc, #232]	; (8003034 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	015b      	lsls	r3, r3, #5
 8002f4e:	0d1b      	lsrs	r3, r3, #20
 8002f50:	69fa      	ldr	r2, [r7, #28]
 8002f52:	4353      	muls	r3, r2
 8002f54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f56:	e058      	b.n	800300a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	d055      	beq.n	800300a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f5e:	f7fe f947 	bl	80011f0 <HAL_GetTick>
 8002f62:	0002      	movs	r2, r0
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d902      	bls.n	8002f74 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d142      	bne.n	8002ffa <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	21e0      	movs	r1, #224	; 0xe0
 8002f80:	438a      	bics	r2, r1
 8002f82:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	2382      	movs	r3, #130	; 0x82
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d113      	bne.n	8002fb8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	2380      	movs	r3, #128	; 0x80
 8002f96:	021b      	lsls	r3, r3, #8
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d005      	beq.n	8002fa8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	2380      	movs	r3, #128	; 0x80
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d107      	bne.n	8002fb8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2140      	movs	r1, #64	; 0x40
 8002fb4:	438a      	bics	r2, r1
 8002fb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fbc:	2380      	movs	r3, #128	; 0x80
 8002fbe:	019b      	lsls	r3, r3, #6
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d110      	bne.n	8002fe6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	491a      	ldr	r1, [pc, #104]	; (8003038 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002fd0:	400a      	ands	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2180      	movs	r1, #128	; 0x80
 8002fe0:	0189      	lsls	r1, r1, #6
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2251      	movs	r2, #81	; 0x51
 8002fea:	2101      	movs	r1, #1
 8002fec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2250      	movs	r2, #80	; 0x50
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e017      	b.n	800302a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	3b01      	subs	r3, #1
 8003008:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	4013      	ands	r3, r2
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	425a      	negs	r2, r3
 800301a:	4153      	adcs	r3, r2
 800301c:	b2db      	uxtb	r3, r3
 800301e:	001a      	movs	r2, r3
 8003020:	1dfb      	adds	r3, r7, #7
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	429a      	cmp	r2, r3
 8003026:	d197      	bne.n	8002f58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	0018      	movs	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	b008      	add	sp, #32
 8003030:	bd80      	pop	{r7, pc}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	20000010 	.word	0x20000010
 8003038:	ffffdfff 	.word	0xffffdfff

0800303c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af02      	add	r7, sp, #8
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003048:	4b1d      	ldr	r3, [pc, #116]	; (80030c0 <SPI_EndRxTxTransaction+0x84>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	491d      	ldr	r1, [pc, #116]	; (80030c4 <SPI_EndRxTxTransaction+0x88>)
 800304e:	0018      	movs	r0, r3
 8003050:	f7fd f85a 	bl	8000108 <__udivsi3>
 8003054:	0003      	movs	r3, r0
 8003056:	001a      	movs	r2, r3
 8003058:	0013      	movs	r3, r2
 800305a:	015b      	lsls	r3, r3, #5
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	189b      	adds	r3, r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	2382      	movs	r3, #130	; 0x82
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	429a      	cmp	r2, r3
 8003070:	d112      	bne.n	8003098 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003072:	68ba      	ldr	r2, [r7, #8]
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	0013      	movs	r3, r2
 800307c:	2200      	movs	r2, #0
 800307e:	2180      	movs	r1, #128	; 0x80
 8003080:	f7ff ff4e 	bl	8002f20 <SPI_WaitFlagStateUntilTimeout>
 8003084:	1e03      	subs	r3, r0, #0
 8003086:	d016      	beq.n	80030b6 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800308c:	2220      	movs	r2, #32
 800308e:	431a      	orrs	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e00f      	b.n	80030b8 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00a      	beq.n	80030b4 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	3b01      	subs	r3, #1
 80030a2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	2280      	movs	r2, #128	; 0x80
 80030ac:	4013      	ands	r3, r2
 80030ae:	2b80      	cmp	r3, #128	; 0x80
 80030b0:	d0f2      	beq.n	8003098 <SPI_EndRxTxTransaction+0x5c>
 80030b2:	e000      	b.n	80030b6 <SPI_EndRxTxTransaction+0x7a>
        break;
 80030b4:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	0018      	movs	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b006      	add	sp, #24
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	20000010 	.word	0x20000010
 80030c4:	016e3600 	.word	0x016e3600

080030c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e032      	b.n	8003140 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2239      	movs	r2, #57	; 0x39
 80030de:	5c9b      	ldrb	r3, [r3, r2]
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d107      	bne.n	80030f6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2238      	movs	r2, #56	; 0x38
 80030ea:	2100      	movs	r1, #0
 80030ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	0018      	movs	r0, r3
 80030f2:	f7fd ff23 	bl	8000f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2239      	movs	r2, #57	; 0x39
 80030fa:	2102      	movs	r1, #2
 80030fc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	3304      	adds	r3, #4
 8003106:	0019      	movs	r1, r3
 8003108:	0010      	movs	r0, r2
 800310a:	f000 f9ff 	bl	800350c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	223e      	movs	r2, #62	; 0x3e
 8003112:	2101      	movs	r1, #1
 8003114:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	223a      	movs	r2, #58	; 0x3a
 800311a:	2101      	movs	r1, #1
 800311c:	5499      	strb	r1, [r3, r2]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	223b      	movs	r2, #59	; 0x3b
 8003122:	2101      	movs	r1, #1
 8003124:	5499      	strb	r1, [r3, r2]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	223c      	movs	r2, #60	; 0x3c
 800312a:	2101      	movs	r1, #1
 800312c:	5499      	strb	r1, [r3, r2]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	223d      	movs	r2, #61	; 0x3d
 8003132:	2101      	movs	r1, #1
 8003134:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2239      	movs	r2, #57	; 0x39
 800313a:	2101      	movs	r1, #1
 800313c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	0018      	movs	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	b002      	add	sp, #8
 8003146:	bd80      	pop	{r7, pc}

08003148 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e032      	b.n	80031c0 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2239      	movs	r2, #57	; 0x39
 800315e:	5c9b      	ldrb	r3, [r3, r2]
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d107      	bne.n	8003176 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2238      	movs	r2, #56	; 0x38
 800316a:	2100      	movs	r1, #0
 800316c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	0018      	movs	r0, r3
 8003172:	f000 f829 	bl	80031c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2239      	movs	r2, #57	; 0x39
 800317a:	2102      	movs	r1, #2
 800317c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	3304      	adds	r3, #4
 8003186:	0019      	movs	r1, r3
 8003188:	0010      	movs	r0, r2
 800318a:	f000 f9bf 	bl	800350c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	223e      	movs	r2, #62	; 0x3e
 8003192:	2101      	movs	r1, #1
 8003194:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	223a      	movs	r2, #58	; 0x3a
 800319a:	2101      	movs	r1, #1
 800319c:	5499      	strb	r1, [r3, r2]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	223b      	movs	r2, #59	; 0x3b
 80031a2:	2101      	movs	r1, #1
 80031a4:	5499      	strb	r1, [r3, r2]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	223c      	movs	r2, #60	; 0x3c
 80031aa:	2101      	movs	r1, #1
 80031ac:	5499      	strb	r1, [r3, r2]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	223d      	movs	r2, #61	; 0x3d
 80031b2:	2101      	movs	r1, #1
 80031b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2239      	movs	r2, #57	; 0x39
 80031ba:	2101      	movs	r1, #1
 80031bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	0018      	movs	r0, r3
 80031c2:	46bd      	mov	sp, r7
 80031c4:	b002      	add	sp, #8
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031d0:	46c0      	nop			; (mov r8, r8)
 80031d2:	46bd      	mov	sp, r7
 80031d4:	b002      	add	sp, #8
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e4:	2317      	movs	r3, #23
 80031e6:	18fb      	adds	r3, r7, r3
 80031e8:	2200      	movs	r2, #0
 80031ea:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2238      	movs	r2, #56	; 0x38
 80031f0:	5c9b      	ldrb	r3, [r3, r2]
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x22>
 80031f6:	2302      	movs	r3, #2
 80031f8:	e0ad      	b.n	8003356 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2238      	movs	r2, #56	; 0x38
 80031fe:	2101      	movs	r1, #1
 8003200:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b0c      	cmp	r3, #12
 8003206:	d100      	bne.n	800320a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003208:	e076      	b.n	80032f8 <HAL_TIM_PWM_ConfigChannel+0x120>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b0c      	cmp	r3, #12
 800320e:	d900      	bls.n	8003212 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003210:	e095      	b.n	800333e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b08      	cmp	r3, #8
 8003216:	d04e      	beq.n	80032b6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b08      	cmp	r3, #8
 800321c:	d900      	bls.n	8003220 <HAL_TIM_PWM_ConfigChannel+0x48>
 800321e:	e08e      	b.n	800333e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_TIM_PWM_ConfigChannel+0x56>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b04      	cmp	r3, #4
 800322a:	d021      	beq.n	8003270 <HAL_TIM_PWM_ConfigChannel+0x98>
 800322c:	e087      	b.n	800333e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	0011      	movs	r1, r2
 8003236:	0018      	movs	r0, r3
 8003238:	f000 f9b2 	bl	80035a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699a      	ldr	r2, [r3, #24]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2108      	movs	r1, #8
 8003248:	430a      	orrs	r2, r1
 800324a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	699a      	ldr	r2, [r3, #24]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2104      	movs	r1, #4
 8003258:	438a      	bics	r2, r1
 800325a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6999      	ldr	r1, [r3, #24]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	68da      	ldr	r2, [r3, #12]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	619a      	str	r2, [r3, #24]
      break;
 800326e:	e06b      	b.n	8003348 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	0011      	movs	r1, r2
 8003278:	0018      	movs	r0, r3
 800327a:	f000 f9cd 	bl	8003618 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699a      	ldr	r2, [r3, #24]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2180      	movs	r1, #128	; 0x80
 800328a:	0109      	lsls	r1, r1, #4
 800328c:	430a      	orrs	r2, r1
 800328e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	699a      	ldr	r2, [r3, #24]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4931      	ldr	r1, [pc, #196]	; (8003360 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800329c:	400a      	ands	r2, r1
 800329e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6999      	ldr	r1, [r3, #24]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	021a      	lsls	r2, r3, #8
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	619a      	str	r2, [r3, #24]
      break;
 80032b4:	e048      	b.n	8003348 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	0011      	movs	r1, r2
 80032be:	0018      	movs	r0, r3
 80032c0:	f000 f9ec 	bl	800369c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	69da      	ldr	r2, [r3, #28]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2108      	movs	r1, #8
 80032d0:	430a      	orrs	r2, r1
 80032d2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	69da      	ldr	r2, [r3, #28]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2104      	movs	r1, #4
 80032e0:	438a      	bics	r2, r1
 80032e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	69d9      	ldr	r1, [r3, #28]
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	68da      	ldr	r2, [r3, #12]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	61da      	str	r2, [r3, #28]
      break;
 80032f6:	e027      	b.n	8003348 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	0011      	movs	r1, r2
 8003300:	0018      	movs	r0, r3
 8003302:	f000 fa0b 	bl	800371c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	69da      	ldr	r2, [r3, #28]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2180      	movs	r1, #128	; 0x80
 8003312:	0109      	lsls	r1, r1, #4
 8003314:	430a      	orrs	r2, r1
 8003316:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	69da      	ldr	r2, [r3, #28]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	490f      	ldr	r1, [pc, #60]	; (8003360 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003324:	400a      	ands	r2, r1
 8003326:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	69d9      	ldr	r1, [r3, #28]
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	021a      	lsls	r2, r3, #8
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	61da      	str	r2, [r3, #28]
      break;
 800333c:	e004      	b.n	8003348 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800333e:	2317      	movs	r3, #23
 8003340:	18fb      	adds	r3, r7, r3
 8003342:	2201      	movs	r2, #1
 8003344:	701a      	strb	r2, [r3, #0]
      break;
 8003346:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2238      	movs	r2, #56	; 0x38
 800334c:	2100      	movs	r1, #0
 800334e:	5499      	strb	r1, [r3, r2]

  return status;
 8003350:	2317      	movs	r3, #23
 8003352:	18fb      	adds	r3, r7, r3
 8003354:	781b      	ldrb	r3, [r3, #0]
}
 8003356:	0018      	movs	r0, r3
 8003358:	46bd      	mov	sp, r7
 800335a:	b006      	add	sp, #24
 800335c:	bd80      	pop	{r7, pc}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	fffffbff 	.word	0xfffffbff

08003364 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800336e:	230f      	movs	r3, #15
 8003370:	18fb      	adds	r3, r7, r3
 8003372:	2200      	movs	r2, #0
 8003374:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2238      	movs	r2, #56	; 0x38
 800337a:	5c9b      	ldrb	r3, [r3, r2]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_TIM_ConfigClockSource+0x20>
 8003380:	2302      	movs	r3, #2
 8003382:	e0bc      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x19a>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2238      	movs	r2, #56	; 0x38
 8003388:	2101      	movs	r1, #1
 800338a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2239      	movs	r2, #57	; 0x39
 8003390:	2102      	movs	r1, #2
 8003392:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2277      	movs	r2, #119	; 0x77
 80033a0:	4393      	bics	r3, r2
 80033a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	4a58      	ldr	r2, [pc, #352]	; (8003508 <HAL_TIM_ConfigClockSource+0x1a4>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2280      	movs	r2, #128	; 0x80
 80033ba:	0192      	lsls	r2, r2, #6
 80033bc:	4293      	cmp	r3, r2
 80033be:	d040      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0xde>
 80033c0:	2280      	movs	r2, #128	; 0x80
 80033c2:	0192      	lsls	r2, r2, #6
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d900      	bls.n	80033ca <HAL_TIM_ConfigClockSource+0x66>
 80033c8:	e088      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 80033ca:	2280      	movs	r2, #128	; 0x80
 80033cc:	0152      	lsls	r2, r2, #5
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d100      	bne.n	80033d4 <HAL_TIM_ConfigClockSource+0x70>
 80033d2:	e088      	b.n	80034e6 <HAL_TIM_ConfigClockSource+0x182>
 80033d4:	2280      	movs	r2, #128	; 0x80
 80033d6:	0152      	lsls	r2, r2, #5
 80033d8:	4293      	cmp	r3, r2
 80033da:	d900      	bls.n	80033de <HAL_TIM_ConfigClockSource+0x7a>
 80033dc:	e07e      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 80033de:	2b70      	cmp	r3, #112	; 0x70
 80033e0:	d018      	beq.n	8003414 <HAL_TIM_ConfigClockSource+0xb0>
 80033e2:	d900      	bls.n	80033e6 <HAL_TIM_ConfigClockSource+0x82>
 80033e4:	e07a      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 80033e6:	2b60      	cmp	r3, #96	; 0x60
 80033e8:	d04f      	beq.n	800348a <HAL_TIM_ConfigClockSource+0x126>
 80033ea:	d900      	bls.n	80033ee <HAL_TIM_ConfigClockSource+0x8a>
 80033ec:	e076      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 80033ee:	2b50      	cmp	r3, #80	; 0x50
 80033f0:	d03b      	beq.n	800346a <HAL_TIM_ConfigClockSource+0x106>
 80033f2:	d900      	bls.n	80033f6 <HAL_TIM_ConfigClockSource+0x92>
 80033f4:	e072      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 80033f6:	2b40      	cmp	r3, #64	; 0x40
 80033f8:	d057      	beq.n	80034aa <HAL_TIM_ConfigClockSource+0x146>
 80033fa:	d900      	bls.n	80033fe <HAL_TIM_ConfigClockSource+0x9a>
 80033fc:	e06e      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 80033fe:	2b30      	cmp	r3, #48	; 0x30
 8003400:	d063      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0x166>
 8003402:	d86b      	bhi.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 8003404:	2b20      	cmp	r3, #32
 8003406:	d060      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0x166>
 8003408:	d868      	bhi.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
 800340a:	2b00      	cmp	r3, #0
 800340c:	d05d      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0x166>
 800340e:	2b10      	cmp	r3, #16
 8003410:	d05b      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0x166>
 8003412:	e063      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003424:	f000 fa3a 	bl	800389c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	2277      	movs	r2, #119	; 0x77
 8003434:	4313      	orrs	r3, r2
 8003436:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68ba      	ldr	r2, [r7, #8]
 800343e:	609a      	str	r2, [r3, #8]
      break;
 8003440:	e052      	b.n	80034e8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003452:	f000 fa23 	bl	800389c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2180      	movs	r1, #128	; 0x80
 8003462:	01c9      	lsls	r1, r1, #7
 8003464:	430a      	orrs	r2, r1
 8003466:	609a      	str	r2, [r3, #8]
      break;
 8003468:	e03e      	b.n	80034e8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003476:	001a      	movs	r2, r3
 8003478:	f000 f996 	bl	80037a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2150      	movs	r1, #80	; 0x50
 8003482:	0018      	movs	r0, r3
 8003484:	f000 f9f0 	bl	8003868 <TIM_ITRx_SetConfig>
      break;
 8003488:	e02e      	b.n	80034e8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003496:	001a      	movs	r2, r3
 8003498:	f000 f9b4 	bl	8003804 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2160      	movs	r1, #96	; 0x60
 80034a2:	0018      	movs	r0, r3
 80034a4:	f000 f9e0 	bl	8003868 <TIM_ITRx_SetConfig>
      break;
 80034a8:	e01e      	b.n	80034e8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034b6:	001a      	movs	r2, r3
 80034b8:	f000 f976 	bl	80037a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2140      	movs	r1, #64	; 0x40
 80034c2:	0018      	movs	r0, r3
 80034c4:	f000 f9d0 	bl	8003868 <TIM_ITRx_SetConfig>
      break;
 80034c8:	e00e      	b.n	80034e8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	0019      	movs	r1, r3
 80034d4:	0010      	movs	r0, r2
 80034d6:	f000 f9c7 	bl	8003868 <TIM_ITRx_SetConfig>
      break;
 80034da:	e005      	b.n	80034e8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80034dc:	230f      	movs	r3, #15
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	2201      	movs	r2, #1
 80034e2:	701a      	strb	r2, [r3, #0]
      break;
 80034e4:	e000      	b.n	80034e8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80034e6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2239      	movs	r2, #57	; 0x39
 80034ec:	2101      	movs	r1, #1
 80034ee:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2238      	movs	r2, #56	; 0x38
 80034f4:	2100      	movs	r1, #0
 80034f6:	5499      	strb	r1, [r3, r2]

  return status;
 80034f8:	230f      	movs	r3, #15
 80034fa:	18fb      	adds	r3, r7, r3
 80034fc:	781b      	ldrb	r3, [r3, #0]
}
 80034fe:	0018      	movs	r0, r3
 8003500:	46bd      	mov	sp, r7
 8003502:	b004      	add	sp, #16
 8003504:	bd80      	pop	{r7, pc}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	ffff00ff 	.word	0xffff00ff

0800350c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	2380      	movs	r3, #128	; 0x80
 8003520:	05db      	lsls	r3, r3, #23
 8003522:	429a      	cmp	r2, r3
 8003524:	d003      	beq.n	800352e <TIM_Base_SetConfig+0x22>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a1b      	ldr	r2, [pc, #108]	; (8003598 <TIM_Base_SetConfig+0x8c>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d108      	bne.n	8003540 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2270      	movs	r2, #112	; 0x70
 8003532:	4393      	bics	r3, r2
 8003534:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	4313      	orrs	r3, r2
 800353e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	2380      	movs	r3, #128	; 0x80
 8003544:	05db      	lsls	r3, r3, #23
 8003546:	429a      	cmp	r2, r3
 8003548:	d003      	beq.n	8003552 <TIM_Base_SetConfig+0x46>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a12      	ldr	r2, [pc, #72]	; (8003598 <TIM_Base_SetConfig+0x8c>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d108      	bne.n	8003564 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	4a11      	ldr	r2, [pc, #68]	; (800359c <TIM_Base_SetConfig+0x90>)
 8003556:	4013      	ands	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	4313      	orrs	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2280      	movs	r2, #128	; 0x80
 8003568:	4393      	bics	r3, r2
 800356a:	001a      	movs	r2, r3
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	4313      	orrs	r3, r2
 8003572:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	615a      	str	r2, [r3, #20]
}
 8003590:	46c0      	nop			; (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	b004      	add	sp, #16
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40010800 	.word	0x40010800
 800359c:	fffffcff 	.word	0xfffffcff

080035a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	2201      	movs	r2, #1
 80035b0:	4393      	bics	r3, r2
 80035b2:	001a      	movs	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2270      	movs	r2, #112	; 0x70
 80035ce:	4393      	bics	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2203      	movs	r2, #3
 80035d6:	4393      	bics	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	2202      	movs	r2, #2
 80035e8:	4393      	bics	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	621a      	str	r2, [r3, #32]
}
 8003610:	46c0      	nop			; (mov r8, r8)
 8003612:	46bd      	mov	sp, r7
 8003614:	b006      	add	sp, #24
 8003616:	bd80      	pop	{r7, pc}

08003618 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	2210      	movs	r2, #16
 8003628:	4393      	bics	r3, r2
 800362a:	001a      	movs	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4a13      	ldr	r2, [pc, #76]	; (8003694 <TIM_OC2_SetConfig+0x7c>)
 8003646:	4013      	ands	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4a12      	ldr	r2, [pc, #72]	; (8003698 <TIM_OC2_SetConfig+0x80>)
 800364e:	4013      	ands	r3, r2
 8003650:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	021b      	lsls	r3, r3, #8
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4313      	orrs	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	2220      	movs	r2, #32
 8003662:	4393      	bics	r3, r2
 8003664:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	4313      	orrs	r3, r2
 8003670:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	621a      	str	r2, [r3, #32]
}
 800368c:	46c0      	nop			; (mov r8, r8)
 800368e:	46bd      	mov	sp, r7
 8003690:	b006      	add	sp, #24
 8003692:	bd80      	pop	{r7, pc}
 8003694:	ffff8fff 	.word	0xffff8fff
 8003698:	fffffcff 	.word	0xfffffcff

0800369c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	4a1a      	ldr	r2, [pc, #104]	; (8003714 <TIM_OC3_SetConfig+0x78>)
 80036ac:	401a      	ands	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2270      	movs	r2, #112	; 0x70
 80036c8:	4393      	bics	r3, r2
 80036ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2203      	movs	r2, #3
 80036d0:	4393      	bics	r3, r2
 80036d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	4313      	orrs	r3, r2
 80036dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	4a0d      	ldr	r2, [pc, #52]	; (8003718 <TIM_OC3_SetConfig+0x7c>)
 80036e2:	4013      	ands	r3, r2
 80036e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	021b      	lsls	r3, r3, #8
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	621a      	str	r2, [r3, #32]
}
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	b006      	add	sp, #24
 8003712:	bd80      	pop	{r7, pc}
 8003714:	fffffeff 	.word	0xfffffeff
 8003718:	fffffdff 	.word	0xfffffdff

0800371c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	4a1b      	ldr	r2, [pc, #108]	; (8003798 <TIM_OC4_SetConfig+0x7c>)
 800372c:	401a      	ands	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4a15      	ldr	r2, [pc, #84]	; (800379c <TIM_OC4_SetConfig+0x80>)
 8003748:	4013      	ands	r3, r2
 800374a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	4a14      	ldr	r2, [pc, #80]	; (80037a0 <TIM_OC4_SetConfig+0x84>)
 8003750:	4013      	ands	r3, r2
 8003752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	021b      	lsls	r3, r3, #8
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	4313      	orrs	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	4a10      	ldr	r2, [pc, #64]	; (80037a4 <TIM_OC4_SetConfig+0x88>)
 8003764:	4013      	ands	r3, r2
 8003766:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	031b      	lsls	r3, r3, #12
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	4313      	orrs	r3, r2
 8003772:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	621a      	str	r2, [r3, #32]
}
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	46bd      	mov	sp, r7
 8003792:	b006      	add	sp, #24
 8003794:	bd80      	pop	{r7, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	ffffefff 	.word	0xffffefff
 800379c:	ffff8fff 	.word	0xffff8fff
 80037a0:	fffffcff 	.word	0xfffffcff
 80037a4:	ffffdfff 	.word	0xffffdfff

080037a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	2201      	movs	r2, #1
 80037c0:	4393      	bics	r3, r2
 80037c2:	001a      	movs	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	22f0      	movs	r2, #240	; 0xf0
 80037d2:	4393      	bics	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4313      	orrs	r3, r2
 80037de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	220a      	movs	r2, #10
 80037e4:	4393      	bics	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80037e8:	697a      	ldr	r2, [r7, #20]
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	621a      	str	r2, [r3, #32]
}
 80037fc:	46c0      	nop			; (mov r8, r8)
 80037fe:	46bd      	mov	sp, r7
 8003800:	b006      	add	sp, #24
 8003802:	bd80      	pop	{r7, pc}

08003804 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	2210      	movs	r2, #16
 8003816:	4393      	bics	r3, r2
 8003818:	001a      	movs	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	4a0d      	ldr	r2, [pc, #52]	; (8003864 <TIM_TI2_ConfigInputStage+0x60>)
 800382e:	4013      	ands	r3, r2
 8003830:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	031b      	lsls	r3, r3, #12
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	22a0      	movs	r2, #160	; 0xa0
 8003840:	4393      	bics	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	011b      	lsls	r3, r3, #4
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4313      	orrs	r3, r2
 800384c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	621a      	str	r2, [r3, #32]
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b006      	add	sp, #24
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	ffff0fff 	.word	0xffff0fff

08003868 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2270      	movs	r2, #112	; 0x70
 800387c:	4393      	bics	r3, r2
 800387e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003880:	683a      	ldr	r2, [r7, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4313      	orrs	r3, r2
 8003886:	2207      	movs	r2, #7
 8003888:	4313      	orrs	r3, r2
 800388a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	609a      	str	r2, [r3, #8]
}
 8003892:	46c0      	nop			; (mov r8, r8)
 8003894:	46bd      	mov	sp, r7
 8003896:	b004      	add	sp, #16
 8003898:	bd80      	pop	{r7, pc}
	...

0800389c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
 80038a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	4a09      	ldr	r2, [pc, #36]	; (80038d8 <TIM_ETR_SetConfig+0x3c>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	021a      	lsls	r2, r3, #8
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	431a      	orrs	r2, r3
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	609a      	str	r2, [r3, #8]
}
 80038d0:	46c0      	nop			; (mov r8, r8)
 80038d2:	46bd      	mov	sp, r7
 80038d4:	b006      	add	sp, #24
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	ffff00ff 	.word	0xffff00ff

080038dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2238      	movs	r2, #56	; 0x38
 80038ea:	5c9b      	ldrb	r3, [r3, r2]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d101      	bne.n	80038f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038f0:	2302      	movs	r3, #2
 80038f2:	e03d      	b.n	8003970 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2238      	movs	r2, #56	; 0x38
 80038f8:	2101      	movs	r1, #1
 80038fa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2239      	movs	r2, #57	; 0x39
 8003900:	2102      	movs	r1, #2
 8003902:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2270      	movs	r2, #112	; 0x70
 8003918:	4393      	bics	r3, r2
 800391a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	2380      	movs	r3, #128	; 0x80
 8003934:	05db      	lsls	r3, r3, #23
 8003936:	429a      	cmp	r2, r3
 8003938:	d004      	beq.n	8003944 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a0e      	ldr	r2, [pc, #56]	; (8003978 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d10c      	bne.n	800395e <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	2280      	movs	r2, #128	; 0x80
 8003948:	4393      	bics	r3, r2
 800394a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	4313      	orrs	r3, r2
 8003954:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2239      	movs	r2, #57	; 0x39
 8003962:	2101      	movs	r1, #1
 8003964:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2238      	movs	r2, #56	; 0x38
 800396a:	2100      	movs	r1, #0
 800396c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	0018      	movs	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	b004      	add	sp, #16
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40010800 	.word	0x40010800

0800397c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e044      	b.n	8003a18 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003992:	2b00      	cmp	r3, #0
 8003994:	d107      	bne.n	80039a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2278      	movs	r2, #120	; 0x78
 800399a:	2100      	movs	r1, #0
 800399c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	0018      	movs	r0, r3
 80039a2:	f7fd fb1d 	bl	8000fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2224      	movs	r2, #36	; 0x24
 80039aa:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2101      	movs	r1, #1
 80039b8:	438a      	bics	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	0018      	movs	r0, r3
 80039c0:	f000 f830 	bl	8003a24 <UART_SetConfig>
 80039c4:	0003      	movs	r3, r0
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d101      	bne.n	80039ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e024      	b.n	8003a18 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	0018      	movs	r0, r3
 80039da:	f000 fa6d 	bl	8003eb8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	490d      	ldr	r1, [pc, #52]	; (8003a20 <HAL_UART_Init+0xa4>)
 80039ea:	400a      	ands	r2, r1
 80039ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	212a      	movs	r1, #42	; 0x2a
 80039fa:	438a      	bics	r2, r1
 80039fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2101      	movs	r1, #1
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	0018      	movs	r0, r3
 8003a12:	f000 fb05 	bl	8004020 <UART_CheckIdleState>
 8003a16:	0003      	movs	r3, r0
}
 8003a18:	0018      	movs	r0, r3
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b002      	add	sp, #8
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	ffffb7ff 	.word	0xffffb7ff

08003a24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a24:	b5b0      	push	{r4, r5, r7, lr}
 8003a26:	b08e      	sub	sp, #56	; 0x38
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a2c:	231a      	movs	r3, #26
 8003a2e:	2218      	movs	r2, #24
 8003a30:	189b      	adds	r3, r3, r2
 8003a32:	19db      	adds	r3, r3, r7
 8003a34:	2200      	movs	r2, #0
 8003a36:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	431a      	orrs	r2, r3
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	431a      	orrs	r2, r3
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4ab4      	ldr	r2, [pc, #720]	; (8003d28 <UART_SetConfig+0x304>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	0019      	movs	r1, r3
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a62:	430a      	orrs	r2, r1
 8003a64:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	4aaf      	ldr	r2, [pc, #700]	; (8003d2c <UART_SetConfig+0x308>)
 8003a6e:	4013      	ands	r3, r2
 8003a70:	0019      	movs	r1, r3
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	68da      	ldr	r2, [r3, #12]
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4aa9      	ldr	r2, [pc, #676]	; (8003d30 <UART_SetConfig+0x30c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d004      	beq.n	8003a98 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a94:	4313      	orrs	r3, r2
 8003a96:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	4aa5      	ldr	r2, [pc, #660]	; (8003d34 <UART_SetConfig+0x310>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	0019      	movs	r1, r3
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4aa1      	ldr	r2, [pc, #644]	; (8003d38 <UART_SetConfig+0x314>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d131      	bne.n	8003b1c <UART_SetConfig+0xf8>
 8003ab8:	4ba0      	ldr	r3, [pc, #640]	; (8003d3c <UART_SetConfig+0x318>)
 8003aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abc:	220c      	movs	r2, #12
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b0c      	cmp	r3, #12
 8003ac2:	d01d      	beq.n	8003b00 <UART_SetConfig+0xdc>
 8003ac4:	d823      	bhi.n	8003b0e <UART_SetConfig+0xea>
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d00c      	beq.n	8003ae4 <UART_SetConfig+0xc0>
 8003aca:	d820      	bhi.n	8003b0e <UART_SetConfig+0xea>
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d002      	beq.n	8003ad6 <UART_SetConfig+0xb2>
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d00e      	beq.n	8003af2 <UART_SetConfig+0xce>
 8003ad4:	e01b      	b.n	8003b0e <UART_SetConfig+0xea>
 8003ad6:	231b      	movs	r3, #27
 8003ad8:	2218      	movs	r2, #24
 8003ada:	189b      	adds	r3, r3, r2
 8003adc:	19db      	adds	r3, r3, r7
 8003ade:	2200      	movs	r2, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
 8003ae2:	e065      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003ae4:	231b      	movs	r3, #27
 8003ae6:	2218      	movs	r2, #24
 8003ae8:	189b      	adds	r3, r3, r2
 8003aea:	19db      	adds	r3, r3, r7
 8003aec:	2202      	movs	r2, #2
 8003aee:	701a      	strb	r2, [r3, #0]
 8003af0:	e05e      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003af2:	231b      	movs	r3, #27
 8003af4:	2218      	movs	r2, #24
 8003af6:	189b      	adds	r3, r3, r2
 8003af8:	19db      	adds	r3, r3, r7
 8003afa:	2204      	movs	r2, #4
 8003afc:	701a      	strb	r2, [r3, #0]
 8003afe:	e057      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003b00:	231b      	movs	r3, #27
 8003b02:	2218      	movs	r2, #24
 8003b04:	189b      	adds	r3, r3, r2
 8003b06:	19db      	adds	r3, r3, r7
 8003b08:	2208      	movs	r2, #8
 8003b0a:	701a      	strb	r2, [r3, #0]
 8003b0c:	e050      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003b0e:	231b      	movs	r3, #27
 8003b10:	2218      	movs	r2, #24
 8003b12:	189b      	adds	r3, r3, r2
 8003b14:	19db      	adds	r3, r3, r7
 8003b16:	2210      	movs	r2, #16
 8003b18:	701a      	strb	r2, [r3, #0]
 8003b1a:	e049      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a83      	ldr	r2, [pc, #524]	; (8003d30 <UART_SetConfig+0x30c>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d13e      	bne.n	8003ba4 <UART_SetConfig+0x180>
 8003b26:	4b85      	ldr	r3, [pc, #532]	; (8003d3c <UART_SetConfig+0x318>)
 8003b28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b2a:	23c0      	movs	r3, #192	; 0xc0
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	4013      	ands	r3, r2
 8003b30:	22c0      	movs	r2, #192	; 0xc0
 8003b32:	0112      	lsls	r2, r2, #4
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d027      	beq.n	8003b88 <UART_SetConfig+0x164>
 8003b38:	22c0      	movs	r2, #192	; 0xc0
 8003b3a:	0112      	lsls	r2, r2, #4
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d82a      	bhi.n	8003b96 <UART_SetConfig+0x172>
 8003b40:	2280      	movs	r2, #128	; 0x80
 8003b42:	0112      	lsls	r2, r2, #4
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d011      	beq.n	8003b6c <UART_SetConfig+0x148>
 8003b48:	2280      	movs	r2, #128	; 0x80
 8003b4a:	0112      	lsls	r2, r2, #4
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d822      	bhi.n	8003b96 <UART_SetConfig+0x172>
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d004      	beq.n	8003b5e <UART_SetConfig+0x13a>
 8003b54:	2280      	movs	r2, #128	; 0x80
 8003b56:	00d2      	lsls	r2, r2, #3
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d00e      	beq.n	8003b7a <UART_SetConfig+0x156>
 8003b5c:	e01b      	b.n	8003b96 <UART_SetConfig+0x172>
 8003b5e:	231b      	movs	r3, #27
 8003b60:	2218      	movs	r2, #24
 8003b62:	189b      	adds	r3, r3, r2
 8003b64:	19db      	adds	r3, r3, r7
 8003b66:	2200      	movs	r2, #0
 8003b68:	701a      	strb	r2, [r3, #0]
 8003b6a:	e021      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003b6c:	231b      	movs	r3, #27
 8003b6e:	2218      	movs	r2, #24
 8003b70:	189b      	adds	r3, r3, r2
 8003b72:	19db      	adds	r3, r3, r7
 8003b74:	2202      	movs	r2, #2
 8003b76:	701a      	strb	r2, [r3, #0]
 8003b78:	e01a      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003b7a:	231b      	movs	r3, #27
 8003b7c:	2218      	movs	r2, #24
 8003b7e:	189b      	adds	r3, r3, r2
 8003b80:	19db      	adds	r3, r3, r7
 8003b82:	2204      	movs	r2, #4
 8003b84:	701a      	strb	r2, [r3, #0]
 8003b86:	e013      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003b88:	231b      	movs	r3, #27
 8003b8a:	2218      	movs	r2, #24
 8003b8c:	189b      	adds	r3, r3, r2
 8003b8e:	19db      	adds	r3, r3, r7
 8003b90:	2208      	movs	r2, #8
 8003b92:	701a      	strb	r2, [r3, #0]
 8003b94:	e00c      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003b96:	231b      	movs	r3, #27
 8003b98:	2218      	movs	r2, #24
 8003b9a:	189b      	adds	r3, r3, r2
 8003b9c:	19db      	adds	r3, r3, r7
 8003b9e:	2210      	movs	r2, #16
 8003ba0:	701a      	strb	r2, [r3, #0]
 8003ba2:	e005      	b.n	8003bb0 <UART_SetConfig+0x18c>
 8003ba4:	231b      	movs	r3, #27
 8003ba6:	2218      	movs	r2, #24
 8003ba8:	189b      	adds	r3, r3, r2
 8003baa:	19db      	adds	r3, r3, r7
 8003bac:	2210      	movs	r2, #16
 8003bae:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a5e      	ldr	r2, [pc, #376]	; (8003d30 <UART_SetConfig+0x30c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d000      	beq.n	8003bbc <UART_SetConfig+0x198>
 8003bba:	e084      	b.n	8003cc6 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003bbc:	231b      	movs	r3, #27
 8003bbe:	2218      	movs	r2, #24
 8003bc0:	189b      	adds	r3, r3, r2
 8003bc2:	19db      	adds	r3, r3, r7
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b08      	cmp	r3, #8
 8003bc8:	d01d      	beq.n	8003c06 <UART_SetConfig+0x1e2>
 8003bca:	dc20      	bgt.n	8003c0e <UART_SetConfig+0x1ea>
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d015      	beq.n	8003bfc <UART_SetConfig+0x1d8>
 8003bd0:	dc1d      	bgt.n	8003c0e <UART_SetConfig+0x1ea>
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <UART_SetConfig+0x1b8>
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d005      	beq.n	8003be6 <UART_SetConfig+0x1c2>
 8003bda:	e018      	b.n	8003c0e <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bdc:	f7fe fdf4 	bl	80027c8 <HAL_RCC_GetPCLK1Freq>
 8003be0:	0003      	movs	r3, r0
 8003be2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003be4:	e01c      	b.n	8003c20 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003be6:	4b55      	ldr	r3, [pc, #340]	; (8003d3c <UART_SetConfig+0x318>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2210      	movs	r2, #16
 8003bec:	4013      	ands	r3, r2
 8003bee:	d002      	beq.n	8003bf6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003bf0:	4b53      	ldr	r3, [pc, #332]	; (8003d40 <UART_SetConfig+0x31c>)
 8003bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003bf4:	e014      	b.n	8003c20 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8003bf6:	4b53      	ldr	r3, [pc, #332]	; (8003d44 <UART_SetConfig+0x320>)
 8003bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003bfa:	e011      	b.n	8003c20 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bfc:	f7fe fd34 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003c00:	0003      	movs	r3, r0
 8003c02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003c04:	e00c      	b.n	8003c20 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c06:	2380      	movs	r3, #128	; 0x80
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003c0c:	e008      	b.n	8003c20 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003c12:	231a      	movs	r3, #26
 8003c14:	2218      	movs	r2, #24
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	19db      	adds	r3, r3, r7
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	701a      	strb	r2, [r3, #0]
        break;
 8003c1e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d100      	bne.n	8003c28 <UART_SetConfig+0x204>
 8003c26:	e12f      	b.n	8003e88 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	0013      	movs	r3, r2
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	189b      	adds	r3, r3, r2
 8003c32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d305      	bcc.n	8003c44 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d906      	bls.n	8003c52 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8003c44:	231a      	movs	r3, #26
 8003c46:	2218      	movs	r2, #24
 8003c48:	189b      	adds	r3, r3, r2
 8003c4a:	19db      	adds	r3, r3, r7
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	701a      	strb	r2, [r3, #0]
 8003c50:	e11a      	b.n	8003e88 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c54:	613b      	str	r3, [r7, #16]
 8003c56:	2300      	movs	r3, #0
 8003c58:	617b      	str	r3, [r7, #20]
 8003c5a:	6939      	ldr	r1, [r7, #16]
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	000b      	movs	r3, r1
 8003c60:	0e1b      	lsrs	r3, r3, #24
 8003c62:	0010      	movs	r0, r2
 8003c64:	0205      	lsls	r5, r0, #8
 8003c66:	431d      	orrs	r5, r3
 8003c68:	000b      	movs	r3, r1
 8003c6a:	021c      	lsls	r4, r3, #8
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	085b      	lsrs	r3, r3, #1
 8003c72:	60bb      	str	r3, [r7, #8]
 8003c74:	2300      	movs	r3, #0
 8003c76:	60fb      	str	r3, [r7, #12]
 8003c78:	68b8      	ldr	r0, [r7, #8]
 8003c7a:	68f9      	ldr	r1, [r7, #12]
 8003c7c:	1900      	adds	r0, r0, r4
 8003c7e:	4169      	adcs	r1, r5
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	603b      	str	r3, [r7, #0]
 8003c86:	2300      	movs	r3, #0
 8003c88:	607b      	str	r3, [r7, #4]
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f7fc fac7 	bl	8000220 <__aeabi_uldivmod>
 8003c92:	0002      	movs	r2, r0
 8003c94:	000b      	movs	r3, r1
 8003c96:	0013      	movs	r3, r2
 8003c98:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c9c:	23c0      	movs	r3, #192	; 0xc0
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d309      	bcc.n	8003cb8 <UART_SetConfig+0x294>
 8003ca4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ca6:	2380      	movs	r3, #128	; 0x80
 8003ca8:	035b      	lsls	r3, r3, #13
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d204      	bcs.n	8003cb8 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cb4:	60da      	str	r2, [r3, #12]
 8003cb6:	e0e7      	b.n	8003e88 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8003cb8:	231a      	movs	r3, #26
 8003cba:	2218      	movs	r2, #24
 8003cbc:	189b      	adds	r3, r3, r2
 8003cbe:	19db      	adds	r3, r3, r7
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	701a      	strb	r2, [r3, #0]
 8003cc4:	e0e0      	b.n	8003e88 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	2380      	movs	r3, #128	; 0x80
 8003ccc:	021b      	lsls	r3, r3, #8
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d000      	beq.n	8003cd4 <UART_SetConfig+0x2b0>
 8003cd2:	e082      	b.n	8003dda <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8003cd4:	231b      	movs	r3, #27
 8003cd6:	2218      	movs	r2, #24
 8003cd8:	189b      	adds	r3, r3, r2
 8003cda:	19db      	adds	r3, r3, r7
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b08      	cmp	r3, #8
 8003ce0:	d834      	bhi.n	8003d4c <UART_SetConfig+0x328>
 8003ce2:	009a      	lsls	r2, r3, #2
 8003ce4:	4b18      	ldr	r3, [pc, #96]	; (8003d48 <UART_SetConfig+0x324>)
 8003ce6:	18d3      	adds	r3, r2, r3
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cec:	f7fe fd6c 	bl	80027c8 <HAL_RCC_GetPCLK1Freq>
 8003cf0:	0003      	movs	r3, r0
 8003cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003cf4:	e033      	b.n	8003d5e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cf6:	f7fe fd7d 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 8003cfa:	0003      	movs	r3, r0
 8003cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003cfe:	e02e      	b.n	8003d5e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d00:	4b0e      	ldr	r3, [pc, #56]	; (8003d3c <UART_SetConfig+0x318>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2210      	movs	r2, #16
 8003d06:	4013      	ands	r3, r2
 8003d08:	d002      	beq.n	8003d10 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003d0a:	4b0d      	ldr	r3, [pc, #52]	; (8003d40 <UART_SetConfig+0x31c>)
 8003d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003d0e:	e026      	b.n	8003d5e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8003d10:	4b0c      	ldr	r3, [pc, #48]	; (8003d44 <UART_SetConfig+0x320>)
 8003d12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d14:	e023      	b.n	8003d5e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d16:	f7fe fca7 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003d1a:	0003      	movs	r3, r0
 8003d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d1e:	e01e      	b.n	8003d5e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d20:	2380      	movs	r3, #128	; 0x80
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d26:	e01a      	b.n	8003d5e <UART_SetConfig+0x33a>
 8003d28:	efff69f3 	.word	0xefff69f3
 8003d2c:	ffffcfff 	.word	0xffffcfff
 8003d30:	40004800 	.word	0x40004800
 8003d34:	fffff4ff 	.word	0xfffff4ff
 8003d38:	40004400 	.word	0x40004400
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	003d0900 	.word	0x003d0900
 8003d44:	00f42400 	.word	0x00f42400
 8003d48:	080043a0 	.word	0x080043a0
      default:
        pclk = 0U;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003d50:	231a      	movs	r3, #26
 8003d52:	2218      	movs	r2, #24
 8003d54:	189b      	adds	r3, r3, r2
 8003d56:	19db      	adds	r3, r3, r7
 8003d58:	2201      	movs	r2, #1
 8003d5a:	701a      	strb	r2, [r3, #0]
        break;
 8003d5c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d100      	bne.n	8003d66 <UART_SetConfig+0x342>
 8003d64:	e090      	b.n	8003e88 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d68:	005a      	lsls	r2, r3, #1
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	085b      	lsrs	r3, r3, #1
 8003d70:	18d2      	adds	r2, r2, r3
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	0019      	movs	r1, r3
 8003d78:	0010      	movs	r0, r2
 8003d7a:	f7fc f9c5 	bl	8000108 <__udivsi3>
 8003d7e:	0003      	movs	r3, r0
 8003d80:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d84:	2b0f      	cmp	r3, #15
 8003d86:	d921      	bls.n	8003dcc <UART_SetConfig+0x3a8>
 8003d88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d8a:	2380      	movs	r3, #128	; 0x80
 8003d8c:	025b      	lsls	r3, r3, #9
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d21c      	bcs.n	8003dcc <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	200e      	movs	r0, #14
 8003d98:	2418      	movs	r4, #24
 8003d9a:	1903      	adds	r3, r0, r4
 8003d9c:	19db      	adds	r3, r3, r7
 8003d9e:	210f      	movs	r1, #15
 8003da0:	438a      	bics	r2, r1
 8003da2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da6:	085b      	lsrs	r3, r3, #1
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	2207      	movs	r2, #7
 8003dac:	4013      	ands	r3, r2
 8003dae:	b299      	uxth	r1, r3
 8003db0:	1903      	adds	r3, r0, r4
 8003db2:	19db      	adds	r3, r3, r7
 8003db4:	1902      	adds	r2, r0, r4
 8003db6:	19d2      	adds	r2, r2, r7
 8003db8:	8812      	ldrh	r2, [r2, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	1902      	adds	r2, r0, r4
 8003dc4:	19d2      	adds	r2, r2, r7
 8003dc6:	8812      	ldrh	r2, [r2, #0]
 8003dc8:	60da      	str	r2, [r3, #12]
 8003dca:	e05d      	b.n	8003e88 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8003dcc:	231a      	movs	r3, #26
 8003dce:	2218      	movs	r2, #24
 8003dd0:	189b      	adds	r3, r3, r2
 8003dd2:	19db      	adds	r3, r3, r7
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	701a      	strb	r2, [r3, #0]
 8003dd8:	e056      	b.n	8003e88 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003dda:	231b      	movs	r3, #27
 8003ddc:	2218      	movs	r2, #24
 8003dde:	189b      	adds	r3, r3, r2
 8003de0:	19db      	adds	r3, r3, r7
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d822      	bhi.n	8003e2e <UART_SetConfig+0x40a>
 8003de8:	009a      	lsls	r2, r3, #2
 8003dea:	4b2f      	ldr	r3, [pc, #188]	; (8003ea8 <UART_SetConfig+0x484>)
 8003dec:	18d3      	adds	r3, r2, r3
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003df2:	f7fe fce9 	bl	80027c8 <HAL_RCC_GetPCLK1Freq>
 8003df6:	0003      	movs	r3, r0
 8003df8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003dfa:	e021      	b.n	8003e40 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dfc:	f7fe fcfa 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 8003e00:	0003      	movs	r3, r0
 8003e02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e04:	e01c      	b.n	8003e40 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e06:	4b29      	ldr	r3, [pc, #164]	; (8003eac <UART_SetConfig+0x488>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2210      	movs	r2, #16
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	d002      	beq.n	8003e16 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003e10:	4b27      	ldr	r3, [pc, #156]	; (8003eb0 <UART_SetConfig+0x48c>)
 8003e12:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003e14:	e014      	b.n	8003e40 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8003e16:	4b27      	ldr	r3, [pc, #156]	; (8003eb4 <UART_SetConfig+0x490>)
 8003e18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e1a:	e011      	b.n	8003e40 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e1c:	f7fe fc24 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003e20:	0003      	movs	r3, r0
 8003e22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e24:	e00c      	b.n	8003e40 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e26:	2380      	movs	r3, #128	; 0x80
 8003e28:	021b      	lsls	r3, r3, #8
 8003e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e2c:	e008      	b.n	8003e40 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003e32:	231a      	movs	r3, #26
 8003e34:	2218      	movs	r2, #24
 8003e36:	189b      	adds	r3, r3, r2
 8003e38:	19db      	adds	r3, r3, r7
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	701a      	strb	r2, [r3, #0]
        break;
 8003e3e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d020      	beq.n	8003e88 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	085a      	lsrs	r2, r3, #1
 8003e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4e:	18d2      	adds	r2, r2, r3
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	0019      	movs	r1, r3
 8003e56:	0010      	movs	r0, r2
 8003e58:	f7fc f956 	bl	8000108 <__udivsi3>
 8003e5c:	0003      	movs	r3, r0
 8003e5e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e62:	2b0f      	cmp	r3, #15
 8003e64:	d90a      	bls.n	8003e7c <UART_SetConfig+0x458>
 8003e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e68:	2380      	movs	r3, #128	; 0x80
 8003e6a:	025b      	lsls	r3, r3, #9
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d205      	bcs.n	8003e7c <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	60da      	str	r2, [r3, #12]
 8003e7a:	e005      	b.n	8003e88 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8003e7c:	231a      	movs	r3, #26
 8003e7e:	2218      	movs	r2, #24
 8003e80:	189b      	adds	r3, r3, r2
 8003e82:	19db      	adds	r3, r3, r7
 8003e84:	2201      	movs	r2, #1
 8003e86:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	2200      	movs	r2, #0
 8003e92:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003e94:	231a      	movs	r3, #26
 8003e96:	2218      	movs	r2, #24
 8003e98:	189b      	adds	r3, r3, r2
 8003e9a:	19db      	adds	r3, r3, r7
 8003e9c:	781b      	ldrb	r3, [r3, #0]
}
 8003e9e:	0018      	movs	r0, r3
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	b00e      	add	sp, #56	; 0x38
 8003ea4:	bdb0      	pop	{r4, r5, r7, pc}
 8003ea6:	46c0      	nop			; (mov r8, r8)
 8003ea8:	080043c4 	.word	0x080043c4
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	003d0900 	.word	0x003d0900
 8003eb4:	00f42400 	.word	0x00f42400

08003eb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d00b      	beq.n	8003ee2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	4a4a      	ldr	r2, [pc, #296]	; (8003ffc <UART_AdvFeatureConfig+0x144>)
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	0019      	movs	r1, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	4013      	ands	r3, r2
 8003eea:	d00b      	beq.n	8003f04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	4a43      	ldr	r2, [pc, #268]	; (8004000 <UART_AdvFeatureConfig+0x148>)
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	0019      	movs	r1, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	430a      	orrs	r2, r1
 8003f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f08:	2204      	movs	r2, #4
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d00b      	beq.n	8003f26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	4a3b      	ldr	r2, [pc, #236]	; (8004004 <UART_AdvFeatureConfig+0x14c>)
 8003f16:	4013      	ands	r3, r2
 8003f18:	0019      	movs	r1, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2a:	2208      	movs	r2, #8
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	d00b      	beq.n	8003f48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	4a34      	ldr	r2, [pc, #208]	; (8004008 <UART_AdvFeatureConfig+0x150>)
 8003f38:	4013      	ands	r3, r2
 8003f3a:	0019      	movs	r1, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4c:	2210      	movs	r2, #16
 8003f4e:	4013      	ands	r3, r2
 8003f50:	d00b      	beq.n	8003f6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	4a2c      	ldr	r2, [pc, #176]	; (800400c <UART_AdvFeatureConfig+0x154>)
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	0019      	movs	r1, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6e:	2220      	movs	r2, #32
 8003f70:	4013      	ands	r3, r2
 8003f72:	d00b      	beq.n	8003f8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	4a25      	ldr	r2, [pc, #148]	; (8004010 <UART_AdvFeatureConfig+0x158>)
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	0019      	movs	r1, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f90:	2240      	movs	r2, #64	; 0x40
 8003f92:	4013      	ands	r3, r2
 8003f94:	d01d      	beq.n	8003fd2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	4a1d      	ldr	r2, [pc, #116]	; (8004014 <UART_AdvFeatureConfig+0x15c>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fb2:	2380      	movs	r3, #128	; 0x80
 8003fb4:	035b      	lsls	r3, r3, #13
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d10b      	bne.n	8003fd2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	4a15      	ldr	r2, [pc, #84]	; (8004018 <UART_AdvFeatureConfig+0x160>)
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	0019      	movs	r1, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd6:	2280      	movs	r2, #128	; 0x80
 8003fd8:	4013      	ands	r3, r2
 8003fda:	d00b      	beq.n	8003ff4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	4a0e      	ldr	r2, [pc, #56]	; (800401c <UART_AdvFeatureConfig+0x164>)
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	0019      	movs	r1, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	605a      	str	r2, [r3, #4]
  }
}
 8003ff4:	46c0      	nop			; (mov r8, r8)
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	b002      	add	sp, #8
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	fffdffff 	.word	0xfffdffff
 8004000:	fffeffff 	.word	0xfffeffff
 8004004:	fffbffff 	.word	0xfffbffff
 8004008:	ffff7fff 	.word	0xffff7fff
 800400c:	ffffefff 	.word	0xffffefff
 8004010:	ffffdfff 	.word	0xffffdfff
 8004014:	ffefffff 	.word	0xffefffff
 8004018:	ff9fffff 	.word	0xff9fffff
 800401c:	fff7ffff 	.word	0xfff7ffff

08004020 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b092      	sub	sp, #72	; 0x48
 8004024:	af02      	add	r7, sp, #8
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2284      	movs	r2, #132	; 0x84
 800402c:	2100      	movs	r1, #0
 800402e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004030:	f7fd f8de 	bl	80011f0 <HAL_GetTick>
 8004034:	0003      	movs	r3, r0
 8004036:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2208      	movs	r2, #8
 8004040:	4013      	ands	r3, r2
 8004042:	2b08      	cmp	r3, #8
 8004044:	d12c      	bne.n	80040a0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004048:	2280      	movs	r2, #128	; 0x80
 800404a:	0391      	lsls	r1, r2, #14
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	4a46      	ldr	r2, [pc, #280]	; (8004168 <UART_CheckIdleState+0x148>)
 8004050:	9200      	str	r2, [sp, #0]
 8004052:	2200      	movs	r2, #0
 8004054:	f000 f88c 	bl	8004170 <UART_WaitOnFlagUntilTimeout>
 8004058:	1e03      	subs	r3, r0, #0
 800405a:	d021      	beq.n	80040a0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800405c:	f3ef 8310 	mrs	r3, PRIMASK
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004064:	63bb      	str	r3, [r7, #56]	; 0x38
 8004066:	2301      	movs	r3, #1
 8004068:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800406a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406c:	f383 8810 	msr	PRIMASK, r3
}
 8004070:	46c0      	nop			; (mov r8, r8)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2180      	movs	r1, #128	; 0x80
 800407e:	438a      	bics	r2, r1
 8004080:	601a      	str	r2, [r3, #0]
 8004082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004084:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004088:	f383 8810 	msr	PRIMASK, r3
}
 800408c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2220      	movs	r2, #32
 8004092:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2278      	movs	r2, #120	; 0x78
 8004098:	2100      	movs	r1, #0
 800409a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e05f      	b.n	8004160 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2204      	movs	r2, #4
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d146      	bne.n	800413c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040b0:	2280      	movs	r2, #128	; 0x80
 80040b2:	03d1      	lsls	r1, r2, #15
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	4a2c      	ldr	r2, [pc, #176]	; (8004168 <UART_CheckIdleState+0x148>)
 80040b8:	9200      	str	r2, [sp, #0]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f000 f858 	bl	8004170 <UART_WaitOnFlagUntilTimeout>
 80040c0:	1e03      	subs	r3, r0, #0
 80040c2:	d03b      	beq.n	800413c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040c4:	f3ef 8310 	mrs	r3, PRIMASK
 80040c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80040ca:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040cc:	637b      	str	r3, [r7, #52]	; 0x34
 80040ce:	2301      	movs	r3, #1
 80040d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	f383 8810 	msr	PRIMASK, r3
}
 80040d8:	46c0      	nop			; (mov r8, r8)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4921      	ldr	r1, [pc, #132]	; (800416c <UART_CheckIdleState+0x14c>)
 80040e6:	400a      	ands	r2, r1
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f383 8810 	msr	PRIMASK, r3
}
 80040f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040f6:	f3ef 8310 	mrs	r3, PRIMASK
 80040fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80040fc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fe:	633b      	str	r3, [r7, #48]	; 0x30
 8004100:	2301      	movs	r3, #1
 8004102:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	f383 8810 	msr	PRIMASK, r3
}
 800410a:	46c0      	nop			; (mov r8, r8)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689a      	ldr	r2, [r3, #8]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2101      	movs	r1, #1
 8004118:	438a      	bics	r2, r1
 800411a:	609a      	str	r2, [r3, #8]
 800411c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	f383 8810 	msr	PRIMASK, r3
}
 8004126:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2280      	movs	r2, #128	; 0x80
 800412c:	2120      	movs	r1, #32
 800412e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2278      	movs	r2, #120	; 0x78
 8004134:	2100      	movs	r1, #0
 8004136:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e011      	b.n	8004160 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2220      	movs	r2, #32
 8004140:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2280      	movs	r2, #128	; 0x80
 8004146:	2120      	movs	r1, #32
 8004148:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2278      	movs	r2, #120	; 0x78
 800415a:	2100      	movs	r1, #0
 800415c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	0018      	movs	r0, r3
 8004162:	46bd      	mov	sp, r7
 8004164:	b010      	add	sp, #64	; 0x40
 8004166:	bd80      	pop	{r7, pc}
 8004168:	01ffffff 	.word	0x01ffffff
 800416c:	fffffedf 	.word	0xfffffedf

08004170 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	603b      	str	r3, [r7, #0]
 800417c:	1dfb      	adds	r3, r7, #7
 800417e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004180:	e04b      	b.n	800421a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	3301      	adds	r3, #1
 8004186:	d048      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004188:	f7fd f832 	bl	80011f0 <HAL_GetTick>
 800418c:	0002      	movs	r2, r0
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	429a      	cmp	r2, r3
 8004196:	d302      	bcc.n	800419e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e04b      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2204      	movs	r2, #4
 80041aa:	4013      	ands	r3, r2
 80041ac:	d035      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	2208      	movs	r2, #8
 80041b6:	4013      	ands	r3, r2
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d111      	bne.n	80041e0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2208      	movs	r2, #8
 80041c2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	0018      	movs	r0, r3
 80041c8:	f000 f83c 	bl	8004244 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2284      	movs	r2, #132	; 0x84
 80041d0:	2108      	movs	r1, #8
 80041d2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2278      	movs	r2, #120	; 0x78
 80041d8:	2100      	movs	r1, #0
 80041da:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e02c      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	69da      	ldr	r2, [r3, #28]
 80041e6:	2380      	movs	r3, #128	; 0x80
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	401a      	ands	r2, r3
 80041ec:	2380      	movs	r3, #128	; 0x80
 80041ee:	011b      	lsls	r3, r3, #4
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d112      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2280      	movs	r2, #128	; 0x80
 80041fa:	0112      	lsls	r2, r2, #4
 80041fc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	0018      	movs	r0, r3
 8004202:	f000 f81f 	bl	8004244 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2284      	movs	r2, #132	; 0x84
 800420a:	2120      	movs	r1, #32
 800420c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2278      	movs	r2, #120	; 0x78
 8004212:	2100      	movs	r1, #0
 8004214:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e00f      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	4013      	ands	r3, r2
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	425a      	negs	r2, r3
 800422a:	4153      	adcs	r3, r2
 800422c:	b2db      	uxtb	r3, r3
 800422e:	001a      	movs	r2, r3
 8004230:	1dfb      	adds	r3, r7, #7
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	429a      	cmp	r2, r3
 8004236:	d0a4      	beq.n	8004182 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b004      	add	sp, #16
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b08e      	sub	sp, #56	; 0x38
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800424c:	f3ef 8310 	mrs	r3, PRIMASK
 8004250:	617b      	str	r3, [r7, #20]
  return(result);
 8004252:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004254:	637b      	str	r3, [r7, #52]	; 0x34
 8004256:	2301      	movs	r3, #1
 8004258:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	f383 8810 	msr	PRIMASK, r3
}
 8004260:	46c0      	nop			; (mov r8, r8)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4926      	ldr	r1, [pc, #152]	; (8004308 <UART_EndRxTransfer+0xc4>)
 800426e:	400a      	ands	r2, r1
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004274:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	f383 8810 	msr	PRIMASK, r3
}
 800427c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800427e:	f3ef 8310 	mrs	r3, PRIMASK
 8004282:	623b      	str	r3, [r7, #32]
  return(result);
 8004284:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004286:	633b      	str	r3, [r7, #48]	; 0x30
 8004288:	2301      	movs	r3, #1
 800428a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800428c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428e:	f383 8810 	msr	PRIMASK, r3
}
 8004292:	46c0      	nop			; (mov r8, r8)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689a      	ldr	r2, [r3, #8]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2101      	movs	r1, #1
 80042a0:	438a      	bics	r2, r1
 80042a2:	609a      	str	r2, [r3, #8]
 80042a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042aa:	f383 8810 	msr	PRIMASK, r3
}
 80042ae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d118      	bne.n	80042ea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b8:	f3ef 8310 	mrs	r3, PRIMASK
 80042bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80042be:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042c2:	2301      	movs	r3, #1
 80042c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f383 8810 	msr	PRIMASK, r3
}
 80042cc:	46c0      	nop			; (mov r8, r8)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2110      	movs	r1, #16
 80042da:	438a      	bics	r2, r1
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	f383 8810 	msr	PRIMASK, r3
}
 80042e8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2280      	movs	r2, #128	; 0x80
 80042ee:	2120      	movs	r1, #32
 80042f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	46bd      	mov	sp, r7
 8004302:	b00e      	add	sp, #56	; 0x38
 8004304:	bd80      	pop	{r7, pc}
 8004306:	46c0      	nop			; (mov r8, r8)
 8004308:	fffffedf 	.word	0xfffffedf

0800430c <memset>:
 800430c:	0003      	movs	r3, r0
 800430e:	1882      	adds	r2, r0, r2
 8004310:	4293      	cmp	r3, r2
 8004312:	d100      	bne.n	8004316 <memset+0xa>
 8004314:	4770      	bx	lr
 8004316:	7019      	strb	r1, [r3, #0]
 8004318:	3301      	adds	r3, #1
 800431a:	e7f9      	b.n	8004310 <memset+0x4>

0800431c <__libc_init_array>:
 800431c:	b570      	push	{r4, r5, r6, lr}
 800431e:	2600      	movs	r6, #0
 8004320:	4c0c      	ldr	r4, [pc, #48]	; (8004354 <__libc_init_array+0x38>)
 8004322:	4d0d      	ldr	r5, [pc, #52]	; (8004358 <__libc_init_array+0x3c>)
 8004324:	1b64      	subs	r4, r4, r5
 8004326:	10a4      	asrs	r4, r4, #2
 8004328:	42a6      	cmp	r6, r4
 800432a:	d109      	bne.n	8004340 <__libc_init_array+0x24>
 800432c:	2600      	movs	r6, #0
 800432e:	f000 f819 	bl	8004364 <_init>
 8004332:	4c0a      	ldr	r4, [pc, #40]	; (800435c <__libc_init_array+0x40>)
 8004334:	4d0a      	ldr	r5, [pc, #40]	; (8004360 <__libc_init_array+0x44>)
 8004336:	1b64      	subs	r4, r4, r5
 8004338:	10a4      	asrs	r4, r4, #2
 800433a:	42a6      	cmp	r6, r4
 800433c:	d105      	bne.n	800434a <__libc_init_array+0x2e>
 800433e:	bd70      	pop	{r4, r5, r6, pc}
 8004340:	00b3      	lsls	r3, r6, #2
 8004342:	58eb      	ldr	r3, [r5, r3]
 8004344:	4798      	blx	r3
 8004346:	3601      	adds	r6, #1
 8004348:	e7ee      	b.n	8004328 <__libc_init_array+0xc>
 800434a:	00b3      	lsls	r3, r6, #2
 800434c:	58eb      	ldr	r3, [r5, r3]
 800434e:	4798      	blx	r3
 8004350:	3601      	adds	r6, #1
 8004352:	e7f2      	b.n	800433a <__libc_init_array+0x1e>
 8004354:	080043f0 	.word	0x080043f0
 8004358:	080043f0 	.word	0x080043f0
 800435c:	080043f4 	.word	0x080043f4
 8004360:	080043f0 	.word	0x080043f0

08004364 <_init>:
 8004364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800436a:	bc08      	pop	{r3}
 800436c:	469e      	mov	lr, r3
 800436e:	4770      	bx	lr

08004370 <_fini>:
 8004370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004372:	46c0      	nop			; (mov r8, r8)
 8004374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004376:	bc08      	pop	{r3}
 8004378:	469e      	mov	lr, r3
 800437a:	4770      	bx	lr
