// Seed: 2552628384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  task automatic id_6(input id_7, input integer id_8);
    begin
      id_8 <= "";
      id_1[1] <= id_6;
    end
  endtask
  module_0(
      id_3, id_3, id_4, id_2, id_4, id_2, id_2, id_3
  );
endmodule
