
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d98  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08007f78  08007f78  00017f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008074  08008074  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008074  08008074  00018074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800807c  0800807c  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800807c  0800807c  0001807c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008080  08008080  00018080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08008084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000474  200000d4  08008158  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000548  08008158  00020548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a473  00000000  00000000  00020147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003601  00000000  00000000  0003a5ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001560  00000000  00000000  0003dbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000108a  00000000  00000000  0003f120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029707  00000000  00000000  000401aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b335  00000000  00000000  000698b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00112266  00000000  00000000  00084be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f94  00000000  00000000  00196e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0019cde0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000d4 	.word	0x200000d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007f60 	.word	0x08007f60

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000d8 	.word	0x200000d8
 800021c:	08007f60 	.word	0x08007f60

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	; 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f007 f827 	bl	8007658 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800060a:	4b32      	ldr	r3, [pc, #200]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800060c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000610:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000612:	4b30      	ldr	r3, [pc, #192]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000614:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000618:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800061a:	4b2e      	ldr	r3, [pc, #184]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000620:	4b2c      	ldr	r3, [pc, #176]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000626:	4b2b      	ldr	r3, [pc, #172]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800062c:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b28      	ldr	r3, [pc, #160]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000634:	2204      	movs	r2, #4
 8000636:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800063a:	2200      	movs	r2, #0
 800063c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800063e:	4b25      	ldr	r3, [pc, #148]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000644:	4b23      	ldr	r3, [pc, #140]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000646:	2201      	movs	r2, #1
 8000648:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064a:	4b22      	ldr	r3, [pc, #136]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800064c:	2200      	movs	r2, #0
 800064e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000652:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000658:	4b1e      	ldr	r3, [pc, #120]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800065e:	4b1d      	ldr	r3, [pc, #116]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000666:	4b1b      	ldr	r3, [pc, #108]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000668:	2200      	movs	r2, #0
 800066a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800066c:	4b19      	ldr	r3, [pc, #100]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800066e:	2200      	movs	r2, #0
 8000670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000674:	4817      	ldr	r0, [pc, #92]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000676:	f001 f9df 	bl	8001a38 <HAL_ADC_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000680:	f000 fae4 	bl	8000c4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000684:	2300      	movs	r3, #0
 8000686:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800068c:	4619      	mov	r1, r3
 800068e:	4811      	ldr	r0, [pc, #68]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000690:	f001 fffa 	bl	8002688 <HAL_ADCEx_MultiModeConfigChannel>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800069a:	f000 fad7 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_ADC1_Init+0xec>)
 80006a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a2:	2306      	movs	r3, #6
 80006a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006aa:	237f      	movs	r3, #127	; 0x7f
 80006ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ae:	2304      	movs	r3, #4
 80006b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4619      	mov	r1, r3
 80006ba:	4806      	ldr	r0, [pc, #24]	; (80006d4 <MX_ADC1_Init+0xe8>)
 80006bc:	f001 fb7e 	bl	8001dbc <HAL_ADC_ConfigChannel>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006c6:	f000 fac1 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	3730      	adds	r7, #48	; 0x30
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200000f0 	.word	0x200000f0
 80006d8:	21800100 	.word	0x21800100

080006dc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006e2:	463b      	mov	r3, r7
 80006e4:	2220      	movs	r2, #32
 80006e6:	2100      	movs	r1, #0
 80006e8:	4618      	mov	r0, r3
 80006ea:	f006 ffb5 	bl	8007658 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006ee:	4b2b      	ldr	r3, [pc, #172]	; (800079c <MX_ADC2_Init+0xc0>)
 80006f0:	4a2b      	ldr	r2, [pc, #172]	; (80007a0 <MX_ADC2_Init+0xc4>)
 80006f2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006f4:	4b29      	ldr	r3, [pc, #164]	; (800079c <MX_ADC2_Init+0xc0>)
 80006f6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006fa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006fc:	4b27      	ldr	r3, [pc, #156]	; (800079c <MX_ADC2_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000702:	4b26      	ldr	r3, [pc, #152]	; (800079c <MX_ADC2_Init+0xc0>)
 8000704:	2200      	movs	r2, #0
 8000706:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000708:	4b24      	ldr	r3, [pc, #144]	; (800079c <MX_ADC2_Init+0xc0>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800070e:	4b23      	ldr	r3, [pc, #140]	; (800079c <MX_ADC2_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000714:	4b21      	ldr	r3, [pc, #132]	; (800079c <MX_ADC2_Init+0xc0>)
 8000716:	2204      	movs	r2, #4
 8000718:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800071a:	4b20      	ldr	r3, [pc, #128]	; (800079c <MX_ADC2_Init+0xc0>)
 800071c:	2200      	movs	r2, #0
 800071e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000720:	4b1e      	ldr	r3, [pc, #120]	; (800079c <MX_ADC2_Init+0xc0>)
 8000722:	2200      	movs	r2, #0
 8000724:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000726:	4b1d      	ldr	r3, [pc, #116]	; (800079c <MX_ADC2_Init+0xc0>)
 8000728:	2201      	movs	r2, #1
 800072a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800072c:	4b1b      	ldr	r3, [pc, #108]	; (800079c <MX_ADC2_Init+0xc0>)
 800072e:	2200      	movs	r2, #0
 8000730:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000734:	4b19      	ldr	r3, [pc, #100]	; (800079c <MX_ADC2_Init+0xc0>)
 8000736:	2200      	movs	r2, #0
 8000738:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000740:	4b16      	ldr	r3, [pc, #88]	; (800079c <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <MX_ADC2_Init+0xc0>)
 800074a:	2200      	movs	r2, #0
 800074c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <MX_ADC2_Init+0xc0>)
 8000750:	2200      	movs	r2, #0
 8000752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000756:	4811      	ldr	r0, [pc, #68]	; (800079c <MX_ADC2_Init+0xc0>)
 8000758:	f001 f96e 	bl	8001a38 <HAL_ADC_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000762:	f000 fa73 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_ADC2_Init+0xc8>)
 8000768:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800076a:	2306      	movs	r3, #6
 800076c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000772:	237f      	movs	r3, #127	; 0x7f
 8000774:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000776:	2304      	movs	r3, #4
 8000778:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	4619      	mov	r1, r3
 8000782:	4806      	ldr	r0, [pc, #24]	; (800079c <MX_ADC2_Init+0xc0>)
 8000784:	f001 fb1a 	bl	8001dbc <HAL_ADC_ConfigChannel>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800078e:	f000 fa5d 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	3720      	adds	r7, #32
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	2000015c 	.word	0x2000015c
 80007a0:	50000100 	.word	0x50000100
 80007a4:	19200040 	.word	0x19200040

080007a8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b0a4      	sub	sp, #144	; 0x90
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
 80007be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007c4:	2254      	movs	r2, #84	; 0x54
 80007c6:	2100      	movs	r1, #0
 80007c8:	4618      	mov	r0, r3
 80007ca:	f006 ff45 	bl	8007658 <memset>
  if(adcHandle->Instance==ADC1)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80007d6:	d174      	bne.n	80008c2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007dc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007de:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80007e2:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007e8:	4618      	mov	r0, r3
 80007ea:	f003 f9cd 	bl	8003b88 <HAL_RCCEx_PeriphCLKConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80007f4:	f000 fa2a 	bl	8000c4c <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80007f8:	4b63      	ldr	r3, [pc, #396]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a62      	ldr	r2, [pc, #392]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 8000800:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000802:	4b61      	ldr	r3, [pc, #388]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d10b      	bne.n	8000822 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800080a:	4b60      	ldr	r3, [pc, #384]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080e:	4a5f      	ldr	r2, [pc, #380]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000816:	4b5d      	ldr	r3, [pc, #372]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800081e:	627b      	str	r3, [r7, #36]	; 0x24
 8000820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000822:	4b5a      	ldr	r3, [pc, #360]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000826:	4a59      	ldr	r2, [pc, #356]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000828:	f043 0304 	orr.w	r3, r3, #4
 800082c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800082e:	4b57      	ldr	r3, [pc, #348]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	f003 0304 	and.w	r3, r3, #4
 8000836:	623b      	str	r3, [r7, #32]
 8000838:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b54      	ldr	r3, [pc, #336]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	4a53      	ldr	r2, [pc, #332]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000846:	4b51      	ldr	r3, [pc, #324]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	61fb      	str	r3, [r7, #28]
 8000850:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	4b4e      	ldr	r3, [pc, #312]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a4d      	ldr	r2, [pc, #308]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000858:	f043 0302 	orr.w	r3, r3, #2
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b4b      	ldr	r3, [pc, #300]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	61bb      	str	r3, [r7, #24]
 8000868:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800086a:	2304      	movs	r3, #4
 800086c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800086e:	2303      	movs	r3, #3
 8000870:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800087e:	4619      	mov	r1, r3
 8000880:	4843      	ldr	r0, [pc, #268]	; (8000990 <HAL_ADC_MspInit+0x1e8>)
 8000882:	f002 f9a9 	bl	8002bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8000886:	2302      	movs	r3, #2
 8000888:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088a:	2303      	movs	r3, #3
 800088c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8000896:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800089a:	4619      	mov	r1, r3
 800089c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008a0:	f002 f99a 	bl	8002bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008a4:	2303      	movs	r3, #3
 80008a6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008a8:	2303      	movs	r3, #3
 80008aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80008b8:	4619      	mov	r1, r3
 80008ba:	4836      	ldr	r0, [pc, #216]	; (8000994 <HAL_ADC_MspInit+0x1ec>)
 80008bc:	f002 f98c 	bl	8002bd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008c0:	e05e      	b.n	8000980 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a34      	ldr	r2, [pc, #208]	; (8000998 <HAL_ADC_MspInit+0x1f0>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d159      	bne.n	8000980 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008d2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80008d6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008dc:	4618      	mov	r0, r3
 80008de:	f003 f953 	bl	8003b88 <HAL_RCCEx_PeriphCLKConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <HAL_ADC_MspInit+0x144>
      Error_Handler();
 80008e8:	f000 f9b0 	bl	8000c4c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008ec:	4b26      	ldr	r3, [pc, #152]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3301      	adds	r3, #1
 80008f2:	4a25      	ldr	r2, [pc, #148]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80008f6:	4b24      	ldr	r3, [pc, #144]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d10b      	bne.n	8000916 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80008fe:	4b23      	ldr	r3, [pc, #140]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a22      	ldr	r2, [pc, #136]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000904:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b20      	ldr	r3, [pc, #128]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b1d      	ldr	r3, [pc, #116]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	4a1c      	ldr	r2, [pc, #112]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800091c:	f043 0304 	orr.w	r3, r3, #4
 8000920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	f003 0304 	and.w	r3, r3, #4
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b17      	ldr	r3, [pc, #92]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	4a16      	ldr	r2, [pc, #88]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000946:	230b      	movs	r3, #11
 8000948:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800094a:	2303      	movs	r3, #3
 800094c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000956:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800095a:	4619      	mov	r1, r3
 800095c:	480c      	ldr	r0, [pc, #48]	; (8000990 <HAL_ADC_MspInit+0x1e8>)
 800095e:	f002 f93b 	bl	8002bd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000962:	2301      	movs	r3, #1
 8000964:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000966:	2303      	movs	r3, #3
 8000968:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000972:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000976:	4619      	mov	r1, r3
 8000978:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800097c:	f002 f92c 	bl	8002bd8 <HAL_GPIO_Init>
}
 8000980:	bf00      	nop
 8000982:	3790      	adds	r7, #144	; 0x90
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	200001c8 	.word	0x200001c8
 800098c:	40021000 	.word	0x40021000
 8000990:	48000800 	.word	0x48000800
 8000994:	48000400 	.word	0x48000400
 8000998:	50000100 	.word	0x50000100

0800099c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	; 0x28
 80009a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b2:	4b3f      	ldr	r3, [pc, #252]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b6:	4a3e      	ldr	r2, [pc, #248]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009b8:	f043 0304 	orr.w	r3, r3, #4
 80009bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009be:	4b3c      	ldr	r3, [pc, #240]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c2:	f003 0304 	and.w	r3, r3, #4
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ca:	4b39      	ldr	r3, [pc, #228]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ce:	4a38      	ldr	r2, [pc, #224]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009d0:	f043 0320 	orr.w	r3, r3, #32
 80009d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009d6:	4b36      	ldr	r3, [pc, #216]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	f003 0320 	and.w	r3, r3, #32
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e2:	4b33      	ldr	r3, [pc, #204]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e6:	4a32      	ldr	r2, [pc, #200]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ee:	4b30      	ldr	r3, [pc, #192]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	4b2d      	ldr	r3, [pc, #180]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fe:	4a2c      	ldr	r2, [pc, #176]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a06:	4b2a      	ldr	r3, [pc, #168]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a12:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	4a26      	ldr	r2, [pc, #152]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1e:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a22:	f003 0308 	and.w	r3, r3, #8
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2120      	movs	r1, #32
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a32:	f002 fa53 	bl	8002edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2104      	movs	r1, #4
 8000a3a:	481e      	ldr	r0, [pc, #120]	; (8000ab4 <MX_GPIO_Init+0x118>)
 8000a3c:	f002 fa4e 	bl	8002edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a46:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4619      	mov	r1, r3
 8000a56:	4818      	ldr	r0, [pc, #96]	; (8000ab8 <MX_GPIO_Init+0x11c>)
 8000a58:	f002 f8be 	bl	8002bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000a5c:	2320      	movs	r3, #32
 8000a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a60:	2301      	movs	r3, #1
 8000a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	4619      	mov	r1, r3
 8000a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a76:	f002 f8af 	bl	8002bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000a8a:	f107 0314 	add.w	r3, r7, #20
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4808      	ldr	r0, [pc, #32]	; (8000ab4 <MX_GPIO_Init+0x118>)
 8000a92:	f002 f8a1 	bl	8002bd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2028      	movs	r0, #40	; 0x28
 8000a9c:	f001 ffb4 	bl	8002a08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aa0:	2028      	movs	r0, #40	; 0x28
 8000aa2:	f001 ffcb 	bl	8002a3c <HAL_NVIC_EnableIRQ>

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	; 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	48000c00 	.word	0x48000c00
 8000ab8:	48000800 	.word	0x48000800

08000abc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ac0:	f000 fda9 	bl	8001616 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac4:	f000 f84a 	bl	8000b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac8:	f7ff ff68 	bl	800099c <MX_GPIO_Init>
  MX_ADC2_Init();
 8000acc:	f7ff fe06 	bl	80006dc <MX_ADC2_Init>
  MX_ADC1_Init();
 8000ad0:	f7ff fd8c 	bl	80005ec <MX_ADC1_Init>
  MX_TIM1_Init();
 8000ad4:	f000 fa5c 	bl	8000f90 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000ad8:	f000 fb06 	bl	80010e8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000adc:	f000 fc3a 	bl	8001354 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000ae0:	f000 fc84 	bl	80013ec <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart2, uartRxBuffer, 1);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	4917      	ldr	r1, [pc, #92]	; (8000b44 <main+0x88>)
 8000ae8:	4817      	ldr	r0, [pc, #92]	; (8000b48 <main+0x8c>)
 8000aea:	f004 fdf1 	bl	80056d0 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(it_uart2){
 8000aee:	4b17      	ldr	r3, [pc, #92]	; (8000b4c <main+0x90>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d0fb      	beq.n	8000aee <main+0x32>
		  if(uartRxBuffer[0]==ENTER){
 8000af6:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <main+0x88>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	2b0d      	cmp	r3, #13
 8000afc:	d112      	bne.n	8000b24 <main+0x68>
			  HAL_UART_Transmit(&huart2, "\r\n", 2, HAL_MAX_DELAY);
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295
 8000b02:	2202      	movs	r2, #2
 8000b04:	4912      	ldr	r1, [pc, #72]	; (8000b50 <main+0x94>)
 8000b06:	4810      	ldr	r0, [pc, #64]	; (8000b48 <main+0x8c>)
 8000b08:	f004 fd4c 	bl	80055a4 <HAL_UART_Transmit>
			  processCommand(command); // Traitez la commande
 8000b0c:	4811      	ldr	r0, [pc, #68]	; (8000b54 <main+0x98>)
 8000b0e:	f000 f8ef 	bl	8000cf0 <processCommand>
			  memset(command, 0, sizeof(command)); // Rinitialisez le tableau
 8000b12:	2220      	movs	r2, #32
 8000b14:	2100      	movs	r1, #0
 8000b16:	480f      	ldr	r0, [pc, #60]	; (8000b54 <main+0x98>)
 8000b18:	f006 fd9e 	bl	8007658 <memset>
			  idx=0;
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <main+0x9c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	701a      	strb	r2, [r3, #0]
 8000b22:	e00a      	b.n	8000b3a <main+0x7e>
		  }
		  else{
			  command[idx++]=uartRxBuffer[0];
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <main+0x9c>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	1c5a      	adds	r2, r3, #1
 8000b2a:	b2d1      	uxtb	r1, r2
 8000b2c:	4a0a      	ldr	r2, [pc, #40]	; (8000b58 <main+0x9c>)
 8000b2e:	7011      	strb	r1, [r2, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b04      	ldr	r3, [pc, #16]	; (8000b44 <main+0x88>)
 8000b34:	7819      	ldrb	r1, [r3, #0]
 8000b36:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <main+0x98>)
 8000b38:	5499      	strb	r1, [r3, r2]
		  }
		  it_uart2 = 0;
 8000b3a:	4b04      	ldr	r3, [pc, #16]	; (8000b4c <main+0x90>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
	  if(it_uart2){
 8000b40:	e7d5      	b.n	8000aee <main+0x32>
 8000b42:	bf00      	nop
 8000b44:	200001cc 	.word	0x200001cc
 8000b48:	200002dc 	.word	0x200002dc
 8000b4c:	200001cd 	.word	0x200001cd
 8000b50:	08007f78 	.word	0x08007f78
 8000b54:	200001d0 	.word	0x200001d0
 8000b58:	200001f0 	.word	0x200001f0

08000b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b094      	sub	sp, #80	; 0x50
 8000b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b62:	f107 0318 	add.w	r3, r7, #24
 8000b66:	2238      	movs	r2, #56	; 0x38
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f006 fd74 	bl	8007658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]
 8000b7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b7e:	2000      	movs	r0, #0
 8000b80:	f002 f9e8 	bl	8002f54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b84:	2301      	movs	r3, #1
 8000b86:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b8c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b92:	2303      	movs	r3, #3
 8000b94:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000b96:	2306      	movs	r3, #6
 8000b98:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000b9a:	2355      	movs	r3, #85	; 0x55
 8000b9c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000baa:	f107 0318 	add.w	r3, r7, #24
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f002 fa84 	bl	80030bc <HAL_RCC_OscConfig>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000bba:	f000 f847 	bl	8000c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bbe:	230f      	movs	r3, #15
 8000bc0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2104      	movs	r1, #4
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f002 fd88 	bl	80036ec <HAL_RCC_ClockConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000be2:	f000 f833 	bl	8000c4c <Error_Handler>
  }
}
 8000be6:	bf00      	nop
 8000be8:	3750      	adds	r7, #80	; 0x50
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, uartRxBuffer, 1, 100);
 8000bf8:	2364      	movs	r3, #100	; 0x64
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	4907      	ldr	r1, [pc, #28]	; (8000c1c <HAL_UART_RxCpltCallback+0x2c>)
 8000bfe:	4808      	ldr	r0, [pc, #32]	; (8000c20 <HAL_UART_RxCpltCallback+0x30>)
 8000c00:	f004 fcd0 	bl	80055a4 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, 1);
 8000c04:	2201      	movs	r2, #1
 8000c06:	4905      	ldr	r1, [pc, #20]	; (8000c1c <HAL_UART_RxCpltCallback+0x2c>)
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <HAL_UART_RxCpltCallback+0x30>)
 8000c0a:	f004 fd61 	bl	80056d0 <HAL_UART_Receive_IT>
	it_uart2 = 1;
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <HAL_UART_RxCpltCallback+0x34>)
 8000c10:	2201      	movs	r2, #1
 8000c12:	701a      	strb	r2, [r3, #0]
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200001cc 	.word	0x200001cc
 8000c20:	200002dc 	.word	0x200002dc
 8000c24:	200001cd 	.word	0x200001cd

08000c28 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a04      	ldr	r2, [pc, #16]	; (8000c48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d101      	bne.n	8000c3e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c3a:	f000 fd05 	bl	8001648 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40001000 	.word	0x40001000

08000c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c50:	b672      	cpsid	i
}
 8000c52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <Error_Handler+0x8>
	...

08000c58 <pinout>:
    {"PA1", "GPIO", "OUT"},
    // Ajoutez d'autres broches et leurs informations ici
};


void pinout() {
 8000c58:	b590      	push	{r4, r7, lr}
 8000c5a:	b09d      	sub	sp, #116	; 0x74
 8000c5c:	af02      	add	r7, sp, #8
    HAL_UART_Transmit(&huart2, "Pinout:\r\n", strlen("Pinout:\r\n"), HAL_MAX_DELAY);
 8000c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c62:	2209      	movs	r2, #9
 8000c64:	491e      	ldr	r1, [pc, #120]	; (8000ce0 <pinout+0x88>)
 8000c66:	481f      	ldr	r0, [pc, #124]	; (8000ce4 <pinout+0x8c>)
 8000c68:	f004 fc9c 	bl	80055a4 <HAL_UART_Transmit>

    for (int i = 0; i < sizeof(pins) / sizeof(pins[0]); i++) {
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	667b      	str	r3, [r7, #100]	; 0x64
 8000c70:	e02e      	b.n	8000cd0 <pinout+0x78>
        char message[100];
        snprintf(message, sizeof(message), "Pin %s: Function - %s, State - %s\r\n", pins[i].name, pins[i].function, pins[i].state);
 8000c72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000c74:	4613      	mov	r3, r2
 8000c76:	011b      	lsls	r3, r3, #4
 8000c78:	1a9b      	subs	r3, r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4a1a      	ldr	r2, [pc, #104]	; (8000ce8 <pinout+0x90>)
 8000c7e:	189c      	adds	r4, r3, r2
 8000c80:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000c82:	4613      	mov	r3, r2
 8000c84:	011b      	lsls	r3, r3, #4
 8000c86:	1a9b      	subs	r3, r3, r2
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	3310      	adds	r3, #16
 8000c8c:	4a16      	ldr	r2, [pc, #88]	; (8000ce8 <pinout+0x90>)
 8000c8e:	4413      	add	r3, r2
 8000c90:	1d19      	adds	r1, r3, #4
 8000c92:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000c94:	4613      	mov	r3, r2
 8000c96:	011b      	lsls	r3, r3, #4
 8000c98:	1a9b      	subs	r3, r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	3328      	adds	r3, #40	; 0x28
 8000c9e:	4a12      	ldr	r2, [pc, #72]	; (8000ce8 <pinout+0x90>)
 8000ca0:	4413      	add	r3, r2
 8000ca2:	4638      	mov	r0, r7
 8000ca4:	9301      	str	r3, [sp, #4]
 8000ca6:	9100      	str	r1, [sp, #0]
 8000ca8:	4623      	mov	r3, r4
 8000caa:	4a10      	ldr	r2, [pc, #64]	; (8000cec <pinout+0x94>)
 8000cac:	2164      	movs	r1, #100	; 0x64
 8000cae:	f006 fc9f 	bl	80075f0 <sniprintf>
        HAL_UART_Transmit(&huart2, message, strlen(message), HAL_MAX_DELAY);
 8000cb2:	463b      	mov	r3, r7
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fabd 	bl	8000234 <strlen>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	b29a      	uxth	r2, r3
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc4:	4807      	ldr	r0, [pc, #28]	; (8000ce4 <pinout+0x8c>)
 8000cc6:	f004 fc6d 	bl	80055a4 <HAL_UART_Transmit>
    for (int i = 0; i < sizeof(pins) / sizeof(pins[0]); i++) {
 8000cca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ccc:	3301      	adds	r3, #1
 8000cce:	667b      	str	r3, [r7, #100]	; 0x64
 8000cd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d9cd      	bls.n	8000c72 <pinout+0x1a>
    }
}
 8000cd6:	bf00      	nop
 8000cd8:	bf00      	nop
 8000cda:	376c      	adds	r7, #108	; 0x6c
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd90      	pop	{r4, r7, pc}
 8000ce0:	08007f7c 	.word	0x08007f7c
 8000ce4:	200002dc 	.word	0x200002dc
 8000ce8:	20000000 	.word	0x20000000
 8000cec:	08007f88 	.word	0x08007f88

08000cf0 <processCommand>:
#include "usart.h"
#include "gpio.h"
#include "string.h"
#include "pinout.h"

void processCommand(char* command) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  if (strcmp(command, "help") == 0) {
 8000cf8:	4910      	ldr	r1, [pc, #64]	; (8000d3c <processCommand+0x4c>)
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	f7ff fa90 	bl	8000220 <strcmp>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d10d      	bne.n	8000d22 <processCommand+0x32>
    // Affiche le message d'aide
    HAL_UART_Transmit(&huart2, "Commandes disponibles :\r\n", strlen("Commandes disponibles :\r\n"), HAL_MAX_DELAY);
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0a:	2219      	movs	r2, #25
 8000d0c:	490c      	ldr	r1, [pc, #48]	; (8000d40 <processCommand+0x50>)
 8000d0e:	480d      	ldr	r0, [pc, #52]	; (8000d44 <processCommand+0x54>)
 8000d10:	f004 fc48 	bl	80055a4 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, " - help : Affiche ce message d'aide\r\n", strlen(" - help : Affiche ce message d'aide\r\n"), HAL_MAX_DELAY);
 8000d14:	f04f 33ff 	mov.w	r3, #4294967295
 8000d18:	2225      	movs	r2, #37	; 0x25
 8000d1a:	490b      	ldr	r1, [pc, #44]	; (8000d48 <processCommand+0x58>)
 8000d1c:	4809      	ldr	r0, [pc, #36]	; (8000d44 <processCommand+0x54>)
 8000d1e:	f004 fc41 	bl	80055a4 <HAL_UART_Transmit>
    // Ajoutez d'autres commandes et leurs descriptions ici
  }
  if (strcmp(command, "pinout") == 0) {
 8000d22:	490a      	ldr	r1, [pc, #40]	; (8000d4c <processCommand+0x5c>)
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f7ff fa7b 	bl	8000220 <strcmp>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d101      	bne.n	8000d34 <processCommand+0x44>
              pinout(); // Appeler la fonction pinout
 8000d30:	f7ff ff92 	bl	8000c58 <pinout>
  }
  // Ajoutez d'autres conditions pour d'autres commandes si ncessaire
}
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	08007fac 	.word	0x08007fac
 8000d40:	08007fb4 	.word	0x08007fb4
 8000d44:	200002dc 	.word	0x200002dc
 8000d48:	08007fd0 	.word	0x08007fd0
 8000d4c:	08007ff8 	.word	0x08007ff8

08000d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d56:	4b0f      	ldr	r3, [pc, #60]	; (8000d94 <HAL_MspInit+0x44>)
 8000d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d5a:	4a0e      	ldr	r2, [pc, #56]	; (8000d94 <HAL_MspInit+0x44>)
 8000d5c:	f043 0301 	orr.w	r3, r3, #1
 8000d60:	6613      	str	r3, [r2, #96]	; 0x60
 8000d62:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <HAL_MspInit+0x44>)
 8000d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d6e:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <HAL_MspInit+0x44>)
 8000d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d72:	4a08      	ldr	r2, [pc, #32]	; (8000d94 <HAL_MspInit+0x44>)
 8000d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d78:	6593      	str	r3, [r2, #88]	; 0x58
 8000d7a:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <HAL_MspInit+0x44>)
 8000d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d82:	603b      	str	r3, [r7, #0]
 8000d84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d86:	f002 f989 	bl	800309c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40021000 	.word	0x40021000

08000d98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08c      	sub	sp, #48	; 0x30
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000da8:	4b2c      	ldr	r3, [pc, #176]	; (8000e5c <HAL_InitTick+0xc4>)
 8000daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dac:	4a2b      	ldr	r2, [pc, #172]	; (8000e5c <HAL_InitTick+0xc4>)
 8000dae:	f043 0310 	orr.w	r3, r3, #16
 8000db2:	6593      	str	r3, [r2, #88]	; 0x58
 8000db4:	4b29      	ldr	r3, [pc, #164]	; (8000e5c <HAL_InitTick+0xc4>)
 8000db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000db8:	f003 0310 	and.w	r3, r3, #16
 8000dbc:	60bb      	str	r3, [r7, #8]
 8000dbe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dc0:	f107 020c 	add.w	r2, r7, #12
 8000dc4:	f107 0310 	add.w	r3, r7, #16
 8000dc8:	4611      	mov	r1, r2
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f002 fe64 	bl	8003a98 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dd0:	f002 fe36 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 8000dd4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd8:	4a21      	ldr	r2, [pc, #132]	; (8000e60 <HAL_InitTick+0xc8>)
 8000dda:	fba2 2303 	umull	r2, r3, r2, r3
 8000dde:	0c9b      	lsrs	r3, r3, #18
 8000de0:	3b01      	subs	r3, #1
 8000de2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000de4:	4b1f      	ldr	r3, [pc, #124]	; (8000e64 <HAL_InitTick+0xcc>)
 8000de6:	4a20      	ldr	r2, [pc, #128]	; (8000e68 <HAL_InitTick+0xd0>)
 8000de8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000dea:	4b1e      	ldr	r3, [pc, #120]	; (8000e64 <HAL_InitTick+0xcc>)
 8000dec:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000df0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000df2:	4a1c      	ldr	r2, [pc, #112]	; (8000e64 <HAL_InitTick+0xcc>)
 8000df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000df8:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <HAL_InitTick+0xcc>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfe:	4b19      	ldr	r3, [pc, #100]	; (8000e64 <HAL_InitTick+0xcc>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000e04:	4817      	ldr	r0, [pc, #92]	; (8000e64 <HAL_InitTick+0xcc>)
 8000e06:	f003 f90d 	bl	8004024 <HAL_TIM_Base_Init>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000e10:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d11b      	bne.n	8000e50 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e18:	4812      	ldr	r0, [pc, #72]	; (8000e64 <HAL_InitTick+0xcc>)
 8000e1a:	f003 f965 	bl	80040e8 <HAL_TIM_Base_Start_IT>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000e24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d111      	bne.n	8000e50 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e2c:	2036      	movs	r0, #54	; 0x36
 8000e2e:	f001 fe05 	bl	8002a3c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2b0f      	cmp	r3, #15
 8000e36:	d808      	bhi.n	8000e4a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	6879      	ldr	r1, [r7, #4]
 8000e3c:	2036      	movs	r0, #54	; 0x36
 8000e3e:	f001 fde3 	bl	8002a08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <HAL_InitTick+0xd4>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6013      	str	r3, [r2, #0]
 8000e48:	e002      	b.n	8000e50 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3730      	adds	r7, #48	; 0x30
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	431bde83 	.word	0x431bde83
 8000e64:	200001f4 	.word	0x200001f4
 8000e68:	40001000 	.word	0x40001000
 8000e6c:	2000007c 	.word	0x2000007c

08000e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e74:	e7fe      	b.n	8000e74 <NMI_Handler+0x4>

08000e76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e76:	b480      	push	{r7}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e7a:	e7fe      	b.n	8000e7a <HardFault_Handler+0x4>

08000e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e80:	e7fe      	b.n	8000e80 <MemManage_Handler+0x4>

08000e82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e82:	b480      	push	{r7}
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e86:	e7fe      	b.n	8000e86 <BusFault_Handler+0x4>

08000e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e8c:	e7fe      	b.n	8000e8c <UsageFault_Handler+0x4>

08000e8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
	...

08000ec8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ecc:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <USART2_IRQHandler+0x10>)
 8000ece:	f004 fc55 	bl	800577c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	200002dc 	.word	0x200002dc

08000edc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000ee0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ee4:	f002 f812 	bl	8002f0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}

08000eec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ef0:	4802      	ldr	r0, [pc, #8]	; (8000efc <TIM6_DAC_IRQHandler+0x10>)
 8000ef2:	f003 f9c8 	bl	8004286 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200001f4 	.word	0x200001f4

08000f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f08:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <_sbrk+0x5c>)
 8000f0a:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <_sbrk+0x60>)
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f14:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <_sbrk+0x64>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d102      	bne.n	8000f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f1c:	4b11      	ldr	r3, [pc, #68]	; (8000f64 <_sbrk+0x64>)
 8000f1e:	4a12      	ldr	r2, [pc, #72]	; (8000f68 <_sbrk+0x68>)
 8000f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f22:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <_sbrk+0x64>)
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d207      	bcs.n	8000f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f30:	f006 fb9a 	bl	8007668 <__errno>
 8000f34:	4603      	mov	r3, r0
 8000f36:	220c      	movs	r2, #12
 8000f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3e:	e009      	b.n	8000f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f40:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <_sbrk+0x64>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f46:	4b07      	ldr	r3, [pc, #28]	; (8000f64 <_sbrk+0x64>)
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	4a05      	ldr	r2, [pc, #20]	; (8000f64 <_sbrk+0x64>)
 8000f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f52:	68fb      	ldr	r3, [r7, #12]
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3718      	adds	r7, #24
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20020000 	.word	0x20020000
 8000f60:	00000400 	.word	0x00000400
 8000f64:	20000240 	.word	0x20000240
 8000f68:	20000548 	.word	0x20000548

08000f6c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <SystemInit+0x20>)
 8000f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f76:	4a05      	ldr	r2, [pc, #20]	; (8000f8c <SystemInit+0x20>)
 8000f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b098      	sub	sp, #96	; 0x60
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f96:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fa2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
 8000fae:	60da      	str	r2, [r3, #12]
 8000fb0:	611a      	str	r2, [r3, #16]
 8000fb2:	615a      	str	r2, [r3, #20]
 8000fb4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	2234      	movs	r2, #52	; 0x34
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f006 fb4b 	bl	8007658 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fc2:	4b47      	ldr	r3, [pc, #284]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000fc4:	4a47      	ldr	r2, [pc, #284]	; (80010e4 <MX_TIM1_Init+0x154>)
 8000fc6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000fc8:	4b45      	ldr	r3, [pc, #276]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fce:	4b44      	ldr	r3, [pc, #272]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000fd4:	4b42      	ldr	r3, [pc, #264]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000fd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fda:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fdc:	4b40      	ldr	r3, [pc, #256]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fe2:	4b3f      	ldr	r3, [pc, #252]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fe8:	4b3d      	ldr	r3, [pc, #244]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fee:	483c      	ldr	r0, [pc, #240]	; (80010e0 <MX_TIM1_Init+0x150>)
 8000ff0:	f003 f8f2 	bl	80041d8 <HAL_TIM_PWM_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000ffa:	f7ff fe27 	bl	8000c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ffe:	2300      	movs	r3, #0
 8001000:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001002:	2300      	movs	r3, #0
 8001004:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001006:	2300      	movs	r3, #0
 8001008:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800100a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800100e:	4619      	mov	r1, r3
 8001010:	4833      	ldr	r0, [pc, #204]	; (80010e0 <MX_TIM1_Init+0x150>)
 8001012:	f004 f8e9 	bl	80051e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800101c:	f7ff fe16 	bl	8000c4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001020:	2360      	movs	r3, #96	; 0x60
 8001022:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001028:	2300      	movs	r3, #0
 800102a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800102c:	2300      	movs	r3, #0
 800102e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001030:	2300      	movs	r3, #0
 8001032:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001038:	2300      	movs	r3, #0
 800103a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800103c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001040:	2200      	movs	r2, #0
 8001042:	4619      	mov	r1, r3
 8001044:	4826      	ldr	r0, [pc, #152]	; (80010e0 <MX_TIM1_Init+0x150>)
 8001046:	f003 fa9d 	bl	8004584 <HAL_TIM_PWM_ConfigChannel>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001050:	f7ff fdfc 	bl	8000c4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001054:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001058:	2204      	movs	r2, #4
 800105a:	4619      	mov	r1, r3
 800105c:	4820      	ldr	r0, [pc, #128]	; (80010e0 <MX_TIM1_Init+0x150>)
 800105e:	f003 fa91 	bl	8004584 <HAL_TIM_PWM_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001068:	f7ff fdf0 	bl	8000c4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800106c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001070:	2208      	movs	r2, #8
 8001072:	4619      	mov	r1, r3
 8001074:	481a      	ldr	r0, [pc, #104]	; (80010e0 <MX_TIM1_Init+0x150>)
 8001076:	f003 fa85 	bl	8004584 <HAL_TIM_PWM_ConfigChannel>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001080:	f7ff fde4 	bl	8000c4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001088:	2300      	movs	r3, #0
 800108a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001098:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800109c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010a2:	2300      	movs	r3, #0
 80010a4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010b4:	2300      	movs	r3, #0
 80010b6:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4619      	mov	r1, r3
 80010c0:	4807      	ldr	r0, [pc, #28]	; (80010e0 <MX_TIM1_Init+0x150>)
 80010c2:	f004 f927 	bl	8005314 <HAL_TIMEx_ConfigBreakDeadTime>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80010cc:	f7ff fdbe 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010d0:	4803      	ldr	r0, [pc, #12]	; (80010e0 <MX_TIM1_Init+0x150>)
 80010d2:	f000 f8d7 	bl	8001284 <HAL_TIM_MspPostInit>

}
 80010d6:	bf00      	nop
 80010d8:	3760      	adds	r7, #96	; 0x60
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000244 	.word	0x20000244
 80010e4:	40012c00 	.word	0x40012c00

080010e8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 80010ee:	f107 0310 	add.w	r3, r7, #16
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	1d3b      	adds	r3, r7, #4
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001106:	4b1c      	ldr	r3, [pc, #112]	; (8001178 <MX_TIM3_Init+0x90>)
 8001108:	4a1c      	ldr	r2, [pc, #112]	; (800117c <MX_TIM3_Init+0x94>)
 800110a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800110c:	4b1a      	ldr	r3, [pc, #104]	; (8001178 <MX_TIM3_Init+0x90>)
 800110e:	2200      	movs	r2, #0
 8001110:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001112:	4b19      	ldr	r3, [pc, #100]	; (8001178 <MX_TIM3_Init+0x90>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001118:	4b17      	ldr	r3, [pc, #92]	; (8001178 <MX_TIM3_Init+0x90>)
 800111a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800111e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001120:	4b15      	ldr	r3, [pc, #84]	; (8001178 <MX_TIM3_Init+0x90>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001126:	4b14      	ldr	r3, [pc, #80]	; (8001178 <MX_TIM3_Init+0x90>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	4619      	mov	r1, r3
 8001142:	480d      	ldr	r0, [pc, #52]	; (8001178 <MX_TIM3_Init+0x90>)
 8001144:	f003 ffa0 	bl	8005088 <HAL_TIMEx_HallSensor_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800114e:	f7ff fd7d 	bl	8000c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001152:	2350      	movs	r3, #80	; 0x50
 8001154:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	4619      	mov	r1, r3
 800115e:	4806      	ldr	r0, [pc, #24]	; (8001178 <MX_TIM3_Init+0x90>)
 8001160:	f004 f842 	bl	80051e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800116a:	f7ff fd6f 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800116e:	bf00      	nop
 8001170:	3720      	adds	r7, #32
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000290 	.word	0x20000290
 800117c:	40000400 	.word	0x40000400

08001180 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <HAL_TIM_PWM_MspInit+0x38>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d10b      	bne.n	80011aa <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001192:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <HAL_TIM_PWM_MspInit+0x3c>)
 8001194:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001196:	4a09      	ldr	r2, [pc, #36]	; (80011bc <HAL_TIM_PWM_MspInit+0x3c>)
 8001198:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800119c:	6613      	str	r3, [r2, #96]	; 0x60
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <HAL_TIM_PWM_MspInit+0x3c>)
 80011a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40012c00 	.word	0x40012c00
 80011bc:	40021000 	.word	0x40021000

080011c0 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	; 0x28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a26      	ldr	r2, [pc, #152]	; (8001278 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d145      	bne.n	800126e <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011e2:	4b26      	ldr	r3, [pc, #152]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e6:	4a25      	ldr	r2, [pc, #148]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011e8:	f043 0302 	orr.w	r3, r3, #2
 80011ec:	6593      	str	r3, [r2, #88]	; 0x58
 80011ee:	4b23      	ldr	r3, [pc, #140]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	4b20      	ldr	r3, [pc, #128]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fe:	4a1f      	ldr	r2, [pc, #124]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001206:	4b1d      	ldr	r3, [pc, #116]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001216:	4a19      	ldr	r2, [pc, #100]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001218:	f043 0304 	orr.w	r3, r3, #4
 800121c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121e:	4b17      	ldr	r3, [pc, #92]	; (800127c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800122a:	2350      	movs	r3, #80	; 0x50
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800123a:	2302      	movs	r3, #2
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	4619      	mov	r1, r3
 8001244:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001248:	f001 fcc6 	bl	8002bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800124c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2300      	movs	r3, #0
 800125c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800125e:	2302      	movs	r3, #2
 8001260:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	4619      	mov	r1, r3
 8001268:	4805      	ldr	r0, [pc, #20]	; (8001280 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 800126a:	f001 fcb5 	bl	8002bd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800126e:	bf00      	nop
 8001270:	3728      	adds	r7, #40	; 0x28
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40000400 	.word	0x40000400
 800127c:	40021000 	.word	0x40021000
 8001280:	48000800 	.word	0x48000800

08001284 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	; 0x28
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a29      	ldr	r2, [pc, #164]	; (8001348 <HAL_TIM_MspPostInit+0xc4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d14b      	bne.n	800133e <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a6:	4b29      	ldr	r3, [pc, #164]	; (800134c <HAL_TIM_MspPostInit+0xc8>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	4a28      	ldr	r2, [pc, #160]	; (800134c <HAL_TIM_MspPostInit+0xc8>)
 80012ac:	f043 0302 	orr.w	r3, r3, #2
 80012b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b2:	4b26      	ldr	r3, [pc, #152]	; (800134c <HAL_TIM_MspPostInit+0xc8>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	4b23      	ldr	r3, [pc, #140]	; (800134c <HAL_TIM_MspPostInit+0xc8>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c2:	4a22      	ldr	r2, [pc, #136]	; (800134c <HAL_TIM_MspPostInit+0xc8>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ca:	4b20      	ldr	r3, [pc, #128]	; (800134c <HAL_TIM_MspPostInit+0xc8>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 80012d6:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80012da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012dc:	2302      	movs	r3, #2
 80012de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e4:	2300      	movs	r3, #0
 80012e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012e8:	2306      	movs	r3, #6
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	4619      	mov	r1, r3
 80012f2:	4817      	ldr	r0, [pc, #92]	; (8001350 <HAL_TIM_MspPostInit+0xcc>)
 80012f4:	f001 fc70 	bl	8002bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 80012f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800130a:	2304      	movs	r3, #4
 800130c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	4619      	mov	r1, r3
 8001314:	480e      	ldr	r0, [pc, #56]	; (8001350 <HAL_TIM_MspPostInit+0xcc>)
 8001316:	f001 fc5f 	bl	8002bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 800131a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800131e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	2300      	movs	r3, #0
 800132a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800132c:	2306      	movs	r3, #6
 800132e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	4619      	mov	r1, r3
 8001336:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133a:	f001 fc4d 	bl	8002bd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800133e:	bf00      	nop
 8001340:	3728      	adds	r7, #40	; 0x28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40012c00 	.word	0x40012c00
 800134c:	40021000 	.word	0x40021000
 8001350:	48000400 	.word	0x48000400

08001354 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001358:	4b22      	ldr	r3, [pc, #136]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 800135a:	4a23      	ldr	r2, [pc, #140]	; (80013e8 <MX_USART2_UART_Init+0x94>)
 800135c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800135e:	4b21      	ldr	r3, [pc, #132]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b1a      	ldr	r3, [pc, #104]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b19      	ldr	r3, [pc, #100]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138a:	4b16      	ldr	r3, [pc, #88]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 800138c:	2200      	movs	r2, #0
 800138e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 8001392:	2200      	movs	r2, #0
 8001394:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001396:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 8001398:	2200      	movs	r2, #0
 800139a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800139c:	4811      	ldr	r0, [pc, #68]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 800139e:	f004 f8b1 	bl	8005504 <HAL_UART_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80013a8:	f7ff fc50 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ac:	2100      	movs	r1, #0
 80013ae:	480d      	ldr	r0, [pc, #52]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 80013b0:	f006 f853 	bl	800745a <HAL_UARTEx_SetTxFifoThreshold>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80013ba:	f7ff fc47 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013be:	2100      	movs	r1, #0
 80013c0:	4808      	ldr	r0, [pc, #32]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 80013c2:	f006 f888 	bl	80074d6 <HAL_UARTEx_SetRxFifoThreshold>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80013cc:	f7ff fc3e 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013d0:	4804      	ldr	r0, [pc, #16]	; (80013e4 <MX_USART2_UART_Init+0x90>)
 80013d2:	f006 f809 	bl	80073e8 <HAL_UARTEx_DisableFifoMode>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013dc:	f7ff fc36 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	200002dc 	.word	0x200002dc
 80013e8:	40004400 	.word	0x40004400

080013ec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013f0:	4b22      	ldr	r3, [pc, #136]	; (800147c <MX_USART3_UART_Init+0x90>)
 80013f2:	4a23      	ldr	r2, [pc, #140]	; (8001480 <MX_USART3_UART_Init+0x94>)
 80013f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013f6:	4b21      	ldr	r3, [pc, #132]	; (800147c <MX_USART3_UART_Init+0x90>)
 80013f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013fe:	4b1f      	ldr	r3, [pc, #124]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001404:	4b1d      	ldr	r3, [pc, #116]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800140a:	4b1c      	ldr	r3, [pc, #112]	; (800147c <MX_USART3_UART_Init+0x90>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001412:	220c      	movs	r2, #12
 8001414:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800141c:	4b17      	ldr	r3, [pc, #92]	; (800147c <MX_USART3_UART_Init+0x90>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001422:	4b16      	ldr	r3, [pc, #88]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <MX_USART3_UART_Init+0x90>)
 800142a:	2200      	movs	r2, #0
 800142c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001430:	2200      	movs	r2, #0
 8001432:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001434:	4811      	ldr	r0, [pc, #68]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001436:	f004 f865 	bl	8005504 <HAL_UART_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001440:	f7ff fc04 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001444:	2100      	movs	r1, #0
 8001446:	480d      	ldr	r0, [pc, #52]	; (800147c <MX_USART3_UART_Init+0x90>)
 8001448:	f006 f807 	bl	800745a <HAL_UARTEx_SetTxFifoThreshold>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001452:	f7ff fbfb 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001456:	2100      	movs	r1, #0
 8001458:	4808      	ldr	r0, [pc, #32]	; (800147c <MX_USART3_UART_Init+0x90>)
 800145a:	f006 f83c 	bl	80074d6 <HAL_UARTEx_SetRxFifoThreshold>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001464:	f7ff fbf2 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001468:	4804      	ldr	r0, [pc, #16]	; (800147c <MX_USART3_UART_Init+0x90>)
 800146a:	f005 ffbd 	bl	80073e8 <HAL_UARTEx_DisableFifoMode>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001474:	f7ff fbea 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	2000036c 	.word	0x2000036c
 8001480:	40004800 	.word	0x40004800

08001484 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b0a0      	sub	sp, #128	; 0x80
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800149c:	f107 0318 	add.w	r3, r7, #24
 80014a0:	2254      	movs	r2, #84	; 0x54
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f006 f8d7 	bl	8007658 <memset>
  if(uartHandle->Instance==USART2)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a41      	ldr	r2, [pc, #260]	; (80015b4 <HAL_UART_MspInit+0x130>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d13f      	bne.n	8001534 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014b4:	2302      	movs	r3, #2
 80014b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014bc:	f107 0318 	add.w	r3, r7, #24
 80014c0:	4618      	mov	r0, r3
 80014c2:	f002 fb61 	bl	8003b88 <HAL_RCCEx_PeriphCLKConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014cc:	f7ff fbbe 	bl	8000c4c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d0:	4b39      	ldr	r3, [pc, #228]	; (80015b8 <HAL_UART_MspInit+0x134>)
 80014d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d4:	4a38      	ldr	r2, [pc, #224]	; (80015b8 <HAL_UART_MspInit+0x134>)
 80014d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014da:	6593      	str	r3, [r2, #88]	; 0x58
 80014dc:	4b36      	ldr	r3, [pc, #216]	; (80015b8 <HAL_UART_MspInit+0x134>)
 80014de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	4b33      	ldr	r3, [pc, #204]	; (80015b8 <HAL_UART_MspInit+0x134>)
 80014ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ec:	4a32      	ldr	r2, [pc, #200]	; (80015b8 <HAL_UART_MspInit+0x134>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014f4:	4b30      	ldr	r3, [pc, #192]	; (80015b8 <HAL_UART_MspInit+0x134>)
 80014f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	613b      	str	r3, [r7, #16]
 80014fe:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001500:	230c      	movs	r3, #12
 8001502:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001504:	2302      	movs	r3, #2
 8001506:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150c:	2300      	movs	r3, #0
 800150e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001510:	2307      	movs	r3, #7
 8001512:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001514:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001518:	4619      	mov	r1, r3
 800151a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151e:	f001 fb5b 	bl	8002bd8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001522:	2200      	movs	r2, #0
 8001524:	2100      	movs	r1, #0
 8001526:	2026      	movs	r0, #38	; 0x26
 8001528:	f001 fa6e 	bl	8002a08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800152c:	2026      	movs	r0, #38	; 0x26
 800152e:	f001 fa85 	bl	8002a3c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001532:	e03b      	b.n	80015ac <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a20      	ldr	r2, [pc, #128]	; (80015bc <HAL_UART_MspInit+0x138>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d136      	bne.n	80015ac <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800153e:	2304      	movs	r3, #4
 8001540:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001542:	2300      	movs	r3, #0
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001546:	f107 0318 	add.w	r3, r7, #24
 800154a:	4618      	mov	r0, r3
 800154c:	f002 fb1c 	bl	8003b88 <HAL_RCCEx_PeriphCLKConfig>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001556:	f7ff fb79 	bl	8000c4c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800155a:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <HAL_UART_MspInit+0x134>)
 800155c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155e:	4a16      	ldr	r2, [pc, #88]	; (80015b8 <HAL_UART_MspInit+0x134>)
 8001560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001564:	6593      	str	r3, [r2, #88]	; 0x58
 8001566:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <HAL_UART_MspInit+0x134>)
 8001568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001572:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <HAL_UART_MspInit+0x134>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001576:	4a10      	ldr	r2, [pc, #64]	; (80015b8 <HAL_UART_MspInit+0x134>)
 8001578:	f043 0304 	orr.w	r3, r3, #4
 800157c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <HAL_UART_MspInit+0x134>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001582:	f003 0304 	and.w	r3, r3, #4
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800158a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800158e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800159c:	2307      	movs	r3, #7
 800159e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80015a4:	4619      	mov	r1, r3
 80015a6:	4806      	ldr	r0, [pc, #24]	; (80015c0 <HAL_UART_MspInit+0x13c>)
 80015a8:	f001 fb16 	bl	8002bd8 <HAL_GPIO_Init>
}
 80015ac:	bf00      	nop
 80015ae:	3780      	adds	r7, #128	; 0x80
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40004400 	.word	0x40004400
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40004800 	.word	0x40004800
 80015c0:	48000800 	.word	0x48000800

080015c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015c4:	480d      	ldr	r0, [pc, #52]	; (80015fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c8:	480d      	ldr	r0, [pc, #52]	; (8001600 <LoopForever+0x6>)
  ldr r1, =_edata
 80015ca:	490e      	ldr	r1, [pc, #56]	; (8001604 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015cc:	4a0e      	ldr	r2, [pc, #56]	; (8001608 <LoopForever+0xe>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80015d0:	e002      	b.n	80015d8 <LoopCopyDataInit>

080015d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d6:	3304      	adds	r3, #4

080015d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015dc:	d3f9      	bcc.n	80015d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015de:	4a0b      	ldr	r2, [pc, #44]	; (800160c <LoopForever+0x12>)
  ldr r4, =_ebss
 80015e0:	4c0b      	ldr	r4, [pc, #44]	; (8001610 <LoopForever+0x16>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e4:	e001      	b.n	80015ea <LoopFillZerobss>

080015e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e8:	3204      	adds	r2, #4

080015ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015ec:	d3fb      	bcc.n	80015e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015ee:	f7ff fcbd 	bl	8000f6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015f2:	f006 f83f 	bl	8007674 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015f6:	f7ff fa61 	bl	8000abc <main>

080015fa <LoopForever>:

LoopForever:
    b LoopForever
 80015fa:	e7fe      	b.n	80015fa <LoopForever>
  ldr   r0, =_estack
 80015fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001604:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8001608:	08008084 	.word	0x08008084
  ldr r2, =_sbss
 800160c:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8001610:	20000548 	.word	0x20000548

08001614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001614:	e7fe      	b.n	8001614 <ADC1_2_IRQHandler>

08001616 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800161c:	2300      	movs	r3, #0
 800161e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001620:	2003      	movs	r0, #3
 8001622:	f001 f9e6 	bl	80029f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001626:	200f      	movs	r0, #15
 8001628:	f7ff fbb6 	bl	8000d98 <HAL_InitTick>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	e001      	b.n	800163c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001638:	f7ff fb8a 	bl	8000d50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800163c:	79fb      	ldrb	r3, [r7, #7]

}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <HAL_IncTick+0x1c>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_IncTick+0x20>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4413      	add	r3, r2
 8001656:	4a03      	ldr	r2, [pc, #12]	; (8001664 <HAL_IncTick+0x1c>)
 8001658:	6013      	str	r3, [r2, #0]
}
 800165a:	bf00      	nop
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	200003fc 	.word	0x200003fc
 8001668:	20000080 	.word	0x20000080

0800166c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  return uwTick;
 8001670:	4b03      	ldr	r3, [pc, #12]	; (8001680 <HAL_GetTick+0x14>)
 8001672:	681b      	ldr	r3, [r3, #0]
}
 8001674:	4618      	mov	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	200003fc 	.word	0x200003fc

08001684 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	609a      	str	r2, [r3, #8]
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b083      	sub	sp, #12
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
 80016b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	431a      	orrs	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	609a      	str	r2, [r3, #8]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b087      	sub	sp, #28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	607a      	str	r2, [r7, #4]
 80016f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	3360      	adds	r3, #96	; 0x60
 80016fe:	461a      	mov	r2, r3
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	4413      	add	r3, r2
 8001706:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <LL_ADC_SetOffset+0x44>)
 800170e:	4013      	ands	r3, r2
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001716:	683a      	ldr	r2, [r7, #0]
 8001718:	430a      	orrs	r2, r1
 800171a:	4313      	orrs	r3, r2
 800171c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001724:	bf00      	nop
 8001726:	371c      	adds	r7, #28
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	03fff000 	.word	0x03fff000

08001734 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	3360      	adds	r3, #96	; 0x60
 8001742:	461a      	mov	r2, r3
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001754:	4618      	mov	r0, r3
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001760:	b480      	push	{r7}
 8001762:	b087      	sub	sp, #28
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	3360      	adds	r3, #96	; 0x60
 8001770:	461a      	mov	r2, r3
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	431a      	orrs	r2, r3
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800178a:	bf00      	nop
 800178c:	371c      	adds	r7, #28
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001796:	b480      	push	{r7}
 8001798:	b087      	sub	sp, #28
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3360      	adds	r3, #96	; 0x60
 80017a6:	461a      	mov	r2, r3
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4413      	add	r3, r2
 80017ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	431a      	orrs	r2, r3
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80017c0:	bf00      	nop
 80017c2:	371c      	adds	r7, #28
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b087      	sub	sp, #28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	3360      	adds	r3, #96	; 0x60
 80017dc:	461a      	mov	r2, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	431a      	orrs	r2, r3
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80017f6:	bf00      	nop
 80017f8:	371c      	adds	r7, #28
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
 800180a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	615a      	str	r2, [r3, #20]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001828:	b480      	push	{r7}
 800182a:	b087      	sub	sp, #28
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	3330      	adds	r3, #48	; 0x30
 8001838:	461a      	mov	r2, r3
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	0a1b      	lsrs	r3, r3, #8
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	f003 030c 	and.w	r3, r3, #12
 8001844:	4413      	add	r3, r2
 8001846:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	f003 031f 	and.w	r3, r3, #31
 8001852:	211f      	movs	r1, #31
 8001854:	fa01 f303 	lsl.w	r3, r1, r3
 8001858:	43db      	mvns	r3, r3
 800185a:	401a      	ands	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	0e9b      	lsrs	r3, r3, #26
 8001860:	f003 011f 	and.w	r1, r3, #31
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	f003 031f 	and.w	r3, r3, #31
 800186a:	fa01 f303 	lsl.w	r3, r1, r3
 800186e:	431a      	orrs	r2, r3
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001874:	bf00      	nop
 8001876:	371c      	adds	r7, #28
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001880:	b480      	push	{r7}
 8001882:	b087      	sub	sp, #28
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	3314      	adds	r3, #20
 8001890:	461a      	mov	r2, r3
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	0e5b      	lsrs	r3, r3, #25
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	4413      	add	r3, r2
 800189e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	0d1b      	lsrs	r3, r3, #20
 80018a8:	f003 031f 	and.w	r3, r3, #31
 80018ac:	2107      	movs	r1, #7
 80018ae:	fa01 f303 	lsl.w	r3, r1, r3
 80018b2:	43db      	mvns	r3, r3
 80018b4:	401a      	ands	r2, r3
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	0d1b      	lsrs	r3, r3, #20
 80018ba:	f003 031f 	and.w	r3, r3, #31
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	fa01 f303 	lsl.w	r3, r1, r3
 80018c4:	431a      	orrs	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018ca:	bf00      	nop
 80018cc:	371c      	adds	r7, #28
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
	...

080018d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a0f      	ldr	r2, [pc, #60]	; (8001924 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d10a      	bne.n	8001902 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018f8:	431a      	orrs	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001900:	e00a      	b.n	8001918 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800190e:	43db      	mvns	r3, r3
 8001910:	401a      	ands	r2, r3
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	407f0000 	.word	0x407f0000

08001928 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001938:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	6093      	str	r3, [r2, #8]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800195c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001960:	d101      	bne.n	8001966 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001984:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001988:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80019b0:	d101      	bne.n	80019b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019b2:	2301      	movs	r3, #1
 80019b4:	e000      	b.n	80019b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d101      	bne.n	80019dc <LL_ADC_IsEnabled+0x18>
 80019d8:	2301      	movs	r3, #1
 80019da:	e000      	b.n	80019de <LL_ADC_IsEnabled+0x1a>
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 0304 	and.w	r3, r3, #4
 80019fa:	2b04      	cmp	r3, #4
 80019fc:	d101      	bne.n	8001a02 <LL_ADC_REG_IsConversionOngoing+0x18>
 80019fe:	2301      	movs	r3, #1
 8001a00:	e000      	b.n	8001a04 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 0308 	and.w	r3, r3, #8
 8001a20:	2b08      	cmp	r3, #8
 8001a22:	d101      	bne.n	8001a28 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b089      	sub	sp, #36	; 0x24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e1af      	b.n	8001db2 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d109      	bne.n	8001a74 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7fe fea1 	bl	80007a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff67 	bl	800194c <LL_ADC_IsDeepPowerDownEnabled>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d004      	beq.n	8001a8e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff4d 	bl	8001928 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff ff82 	bl	800199c <LL_ADC_IsInternalRegulatorEnabled>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d115      	bne.n	8001aca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff ff66 	bl	8001974 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001aa8:	4b9f      	ldr	r3, [pc, #636]	; (8001d28 <HAL_ADC_Init+0x2f0>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	099b      	lsrs	r3, r3, #6
 8001aae:	4a9f      	ldr	r2, [pc, #636]	; (8001d2c <HAL_ADC_Init+0x2f4>)
 8001ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab4:	099b      	lsrs	r3, r3, #6
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001abc:	e002      	b.n	8001ac4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f9      	bne.n	8001abe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff ff64 	bl	800199c <LL_ADC_IsInternalRegulatorEnabled>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d10d      	bne.n	8001af6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ade:	f043 0210 	orr.w	r2, r3, #16
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aea:	f043 0201 	orr.w	r2, r3, #1
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff ff75 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001b00:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b06:	f003 0310 	and.w	r3, r3, #16
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f040 8148 	bne.w	8001da0 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f040 8144 	bne.w	8001da0 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b1c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b20:	f043 0202 	orr.w	r2, r3, #2
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ff49 	bl	80019c4 <LL_ADC_IsEnabled>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d141      	bne.n	8001bbc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b40:	d004      	beq.n	8001b4c <HAL_ADC_Init+0x114>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a7a      	ldr	r2, [pc, #488]	; (8001d30 <HAL_ADC_Init+0x2f8>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d10f      	bne.n	8001b6c <HAL_ADC_Init+0x134>
 8001b4c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001b50:	f7ff ff38 	bl	80019c4 <LL_ADC_IsEnabled>
 8001b54:	4604      	mov	r4, r0
 8001b56:	4876      	ldr	r0, [pc, #472]	; (8001d30 <HAL_ADC_Init+0x2f8>)
 8001b58:	f7ff ff34 	bl	80019c4 <LL_ADC_IsEnabled>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	4323      	orrs	r3, r4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	bf0c      	ite	eq
 8001b64:	2301      	moveq	r3, #1
 8001b66:	2300      	movne	r3, #0
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	e012      	b.n	8001b92 <HAL_ADC_Init+0x15a>
 8001b6c:	4871      	ldr	r0, [pc, #452]	; (8001d34 <HAL_ADC_Init+0x2fc>)
 8001b6e:	f7ff ff29 	bl	80019c4 <LL_ADC_IsEnabled>
 8001b72:	4604      	mov	r4, r0
 8001b74:	4870      	ldr	r0, [pc, #448]	; (8001d38 <HAL_ADC_Init+0x300>)
 8001b76:	f7ff ff25 	bl	80019c4 <LL_ADC_IsEnabled>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	431c      	orrs	r4, r3
 8001b7e:	486f      	ldr	r0, [pc, #444]	; (8001d3c <HAL_ADC_Init+0x304>)
 8001b80:	f7ff ff20 	bl	80019c4 <LL_ADC_IsEnabled>
 8001b84:	4603      	mov	r3, r0
 8001b86:	4323      	orrs	r3, r4
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	bf0c      	ite	eq
 8001b8c:	2301      	moveq	r3, #1
 8001b8e:	2300      	movne	r3, #0
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d012      	beq.n	8001bbc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b9e:	d004      	beq.n	8001baa <HAL_ADC_Init+0x172>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a62      	ldr	r2, [pc, #392]	; (8001d30 <HAL_ADC_Init+0x2f8>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d101      	bne.n	8001bae <HAL_ADC_Init+0x176>
 8001baa:	4a65      	ldr	r2, [pc, #404]	; (8001d40 <HAL_ADC_Init+0x308>)
 8001bac:	e000      	b.n	8001bb0 <HAL_ADC_Init+0x178>
 8001bae:	4a65      	ldr	r2, [pc, #404]	; (8001d44 <HAL_ADC_Init+0x30c>)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4610      	mov	r0, r2
 8001bb8:	f7ff fd64 	bl	8001684 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	7f5b      	ldrb	r3, [r3, #29]
 8001bc0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bc6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001bcc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001bd2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bda:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d106      	bne.n	8001bf8 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	045b      	lsls	r3, r3, #17
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d009      	beq.n	8001c14 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c04:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	68da      	ldr	r2, [r3, #12]
 8001c1a:	4b4b      	ldr	r3, [pc, #300]	; (8001d48 <HAL_ADC_Init+0x310>)
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6812      	ldr	r2, [r2, #0]
 8001c22:	69b9      	ldr	r1, [r7, #24]
 8001c24:	430b      	orrs	r3, r1
 8001c26:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fed1 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001c48:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff fede 	bl	8001a10 <LL_ADC_INJ_IsConversionOngoing>
 8001c54:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d17f      	bne.n	8001d5c <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d17c      	bne.n	8001d5c <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c66:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c6e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c70:	4313      	orrs	r3, r2
 8001c72:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c7e:	f023 0302 	bic.w	r3, r3, #2
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	69b9      	ldr	r1, [r7, #24]
 8001c88:	430b      	orrs	r3, r1
 8001c8a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d017      	beq.n	8001cc4 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	691a      	ldr	r2, [r3, #16]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ca2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001cac:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001cb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	6911      	ldr	r1, [r2, #16]
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	430b      	orrs	r3, r1
 8001cbe:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001cc2:	e013      	b.n	8001cec <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	691a      	ldr	r2, [r3, #16]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001cd2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ce4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ce8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d12a      	bne.n	8001d4c <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001d00:	f023 0304 	bic.w	r3, r3, #4
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001d0c:	4311      	orrs	r1, r2
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001d12:	4311      	orrs	r1, r2
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f042 0201 	orr.w	r2, r2, #1
 8001d24:	611a      	str	r2, [r3, #16]
 8001d26:	e019      	b.n	8001d5c <HAL_ADC_Init+0x324>
 8001d28:	20000078 	.word	0x20000078
 8001d2c:	053e2d63 	.word	0x053e2d63
 8001d30:	50000100 	.word	0x50000100
 8001d34:	50000400 	.word	0x50000400
 8001d38:	50000500 	.word	0x50000500
 8001d3c:	50000600 	.word	0x50000600
 8001d40:	50000300 	.word	0x50000300
 8001d44:	50000700 	.word	0x50000700
 8001d48:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691a      	ldr	r2, [r3, #16]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0201 	bic.w	r2, r2, #1
 8001d5a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	695b      	ldr	r3, [r3, #20]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d10c      	bne.n	8001d7e <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	f023 010f 	bic.w	r1, r3, #15
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	1e5a      	subs	r2, r3, #1
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	631a      	str	r2, [r3, #48]	; 0x30
 8001d7c:	e007      	b.n	8001d8e <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 020f 	bic.w	r2, r2, #15
 8001d8c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d92:	f023 0303 	bic.w	r3, r3, #3
 8001d96:	f043 0201 	orr.w	r2, r3, #1
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d9e:	e007      	b.n	8001db0 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001da4:	f043 0210 	orr.w	r2, r3, #16
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001db0:	7ffb      	ldrb	r3, [r7, #31]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3724      	adds	r7, #36	; 0x24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd90      	pop	{r4, r7, pc}
 8001dba:	bf00      	nop

08001dbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b0b6      	sub	sp, #216	; 0xd8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d102      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x24>
 8001dda:	2302      	movs	r3, #2
 8001ddc:	f000 bc13 	b.w	8002606 <HAL_ADC_ConfigChannel+0x84a>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff fdfc 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f040 83f3 	bne.w	80025e0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6818      	ldr	r0, [r3, #0]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	6859      	ldr	r1, [r3, #4]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	f7ff fd0e 	bl	8001828 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff fdea 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001e16:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fdf6 	bl	8001a10 <LL_ADC_INJ_IsConversionOngoing>
 8001e24:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e28:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	f040 81d9 	bne.w	80021e4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f040 81d4 	bne.w	80021e4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001e44:	d10f      	bne.n	8001e66 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6818      	ldr	r0, [r3, #0]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	4619      	mov	r1, r3
 8001e52:	f7ff fd15 	bl	8001880 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff fccf 	bl	8001802 <LL_ADC_SetSamplingTimeCommonConfig>
 8001e64:	e00e      	b.n	8001e84 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6818      	ldr	r0, [r3, #0]
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	6819      	ldr	r1, [r3, #0]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	461a      	mov	r2, r3
 8001e74:	f7ff fd04 	bl	8001880 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff fcbf 	bl	8001802 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	695a      	ldr	r2, [r3, #20]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	08db      	lsrs	r3, r3, #3
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d022      	beq.n	8001eec <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6818      	ldr	r0, [r3, #0]
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	6919      	ldr	r1, [r3, #16]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001eb6:	f7ff fc19 	bl	80016ec <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6818      	ldr	r0, [r3, #0]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	6919      	ldr	r1, [r3, #16]
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	f7ff fc65 	bl	8001796 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6818      	ldr	r0, [r3, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	6919      	ldr	r1, [r3, #16]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	7f1b      	ldrb	r3, [r3, #28]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d102      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x126>
 8001edc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ee0:	e000      	b.n	8001ee4 <HAL_ADC_ConfigChannel+0x128>
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	f7ff fc71 	bl	80017cc <LL_ADC_SetOffsetSaturation>
 8001eea:	e17b      	b.n	80021e4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fc1e 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10a      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x15c>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2100      	movs	r1, #0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fc13 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	0e9b      	lsrs	r3, r3, #26
 8001f12:	f003 021f 	and.w	r2, r3, #31
 8001f16:	e01e      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x19a>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff fc08 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001f3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001f3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001f46:	2320      	movs	r3, #32
 8001f48:	e004      	b.n	8001f54 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001f4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001f4e:	fab3 f383 	clz	r3, r3
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d105      	bne.n	8001f6e <HAL_ADC_ConfigChannel+0x1b2>
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	0e9b      	lsrs	r3, r3, #26
 8001f68:	f003 031f 	and.w	r3, r3, #31
 8001f6c:	e018      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x1e4>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001f8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001f92:	2320      	movs	r3, #32
 8001f94:	e004      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001f96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001f9a:	fab3 f383 	clz	r3, r3
 8001f9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d106      	bne.n	8001fb2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff fbd7 	bl	8001760 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fbbb 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d10a      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x222>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fbb0 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	0e9b      	lsrs	r3, r3, #26
 8001fd8:	f003 021f 	and.w	r2, r3, #31
 8001fdc:	e01e      	b.n	800201c <HAL_ADC_ConfigChannel+0x260>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff fba5 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001ff4:	fa93 f3a3 	rbit	r3, r3
 8001ff8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001ffc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002000:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002004:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800200c:	2320      	movs	r3, #32
 800200e:	e004      	b.n	800201a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002010:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002014:	fab3 f383 	clz	r3, r3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002024:	2b00      	cmp	r3, #0
 8002026:	d105      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x278>
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	0e9b      	lsrs	r3, r3, #26
 800202e:	f003 031f 	and.w	r3, r3, #31
 8002032:	e018      	b.n	8002066 <HAL_ADC_ConfigChannel+0x2aa>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002040:	fa93 f3a3 	rbit	r3, r3
 8002044:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002048:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800204c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002050:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002058:	2320      	movs	r3, #32
 800205a:	e004      	b.n	8002066 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800205c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002060:	fab3 f383 	clz	r3, r3
 8002064:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002066:	429a      	cmp	r2, r3
 8002068:	d106      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2200      	movs	r2, #0
 8002070:	2101      	movs	r1, #1
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fb74 	bl	8001760 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2102      	movs	r1, #2
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fb58 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10a      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x2e8>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2102      	movs	r1, #2
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fb4d 	bl	8001734 <LL_ADC_GetOffsetChannel>
 800209a:	4603      	mov	r3, r0
 800209c:	0e9b      	lsrs	r3, r3, #26
 800209e:	f003 021f 	and.w	r2, r3, #31
 80020a2:	e01e      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x326>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2102      	movs	r1, #2
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fb42 	bl	8001734 <LL_ADC_GetOffsetChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020ba:	fa93 f3a3 	rbit	r3, r3
 80020be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80020c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80020c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80020ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80020d2:	2320      	movs	r3, #32
 80020d4:	e004      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80020d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d105      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x33e>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	0e9b      	lsrs	r3, r3, #26
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	e016      	b.n	8002128 <HAL_ADC_ConfigChannel+0x36c>
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002106:	fa93 f3a3 	rbit	r3, r3
 800210a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800210c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800210e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002112:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800211a:	2320      	movs	r3, #32
 800211c:	e004      	b.n	8002128 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800211e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002122:	fab3 f383 	clz	r3, r3
 8002126:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002128:	429a      	cmp	r2, r3
 800212a:	d106      	bne.n	800213a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2200      	movs	r2, #0
 8002132:	2102      	movs	r1, #2
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff fb13 	bl	8001760 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2103      	movs	r1, #3
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff faf7 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8002146:	4603      	mov	r3, r0
 8002148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800214c:	2b00      	cmp	r3, #0
 800214e:	d10a      	bne.n	8002166 <HAL_ADC_ConfigChannel+0x3aa>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2103      	movs	r1, #3
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff faec 	bl	8001734 <LL_ADC_GetOffsetChannel>
 800215c:	4603      	mov	r3, r0
 800215e:	0e9b      	lsrs	r3, r3, #26
 8002160:	f003 021f 	and.w	r2, r3, #31
 8002164:	e017      	b.n	8002196 <HAL_ADC_ConfigChannel+0x3da>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2103      	movs	r1, #3
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff fae1 	bl	8001734 <LL_ADC_GetOffsetChannel>
 8002172:	4603      	mov	r3, r0
 8002174:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002176:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002178:	fa93 f3a3 	rbit	r3, r3
 800217c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800217e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002180:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002182:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002188:	2320      	movs	r3, #32
 800218a:	e003      	b.n	8002194 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800218c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800218e:	fab3 f383 	clz	r3, r3
 8002192:	b2db      	uxtb	r3, r3
 8002194:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d105      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x3f2>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	0e9b      	lsrs	r3, r3, #26
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	e011      	b.n	80021d2 <HAL_ADC_ConfigChannel+0x416>
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80021b6:	fa93 f3a3 	rbit	r3, r3
 80021ba:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80021bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80021be:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80021c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80021c6:	2320      	movs	r3, #32
 80021c8:	e003      	b.n	80021d2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80021ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021cc:	fab3 f383 	clz	r3, r3
 80021d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d106      	bne.n	80021e4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2200      	movs	r2, #0
 80021dc:	2103      	movs	r1, #3
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff fabe 	bl	8001760 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fbeb 	bl	80019c4 <LL_ADC_IsEnabled>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f040 813d 	bne.w	8002470 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6818      	ldr	r0, [r3, #0]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	6819      	ldr	r1, [r3, #0]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	461a      	mov	r2, r3
 8002204:	f7ff fb68 	bl	80018d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	4aa2      	ldr	r2, [pc, #648]	; (8002498 <HAL_ADC_ConfigChannel+0x6dc>)
 800220e:	4293      	cmp	r3, r2
 8002210:	f040 812e 	bne.w	8002470 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10b      	bne.n	800223c <HAL_ADC_ConfigChannel+0x480>
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	0e9b      	lsrs	r3, r3, #26
 800222a:	3301      	adds	r3, #1
 800222c:	f003 031f 	and.w	r3, r3, #31
 8002230:	2b09      	cmp	r3, #9
 8002232:	bf94      	ite	ls
 8002234:	2301      	movls	r3, #1
 8002236:	2300      	movhi	r3, #0
 8002238:	b2db      	uxtb	r3, r3
 800223a:	e019      	b.n	8002270 <HAL_ADC_ConfigChannel+0x4b4>
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002242:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002244:	fa93 f3a3 	rbit	r3, r3
 8002248:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800224a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800224c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800224e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002250:	2b00      	cmp	r3, #0
 8002252:	d101      	bne.n	8002258 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002254:	2320      	movs	r3, #32
 8002256:	e003      	b.n	8002260 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002258:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800225a:	fab3 f383 	clz	r3, r3
 800225e:	b2db      	uxtb	r3, r3
 8002260:	3301      	adds	r3, #1
 8002262:	f003 031f 	and.w	r3, r3, #31
 8002266:	2b09      	cmp	r3, #9
 8002268:	bf94      	ite	ls
 800226a:	2301      	movls	r3, #1
 800226c:	2300      	movhi	r3, #0
 800226e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002270:	2b00      	cmp	r3, #0
 8002272:	d079      	beq.n	8002368 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800227c:	2b00      	cmp	r3, #0
 800227e:	d107      	bne.n	8002290 <HAL_ADC_ConfigChannel+0x4d4>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	0e9b      	lsrs	r3, r3, #26
 8002286:	3301      	adds	r3, #1
 8002288:	069b      	lsls	r3, r3, #26
 800228a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800228e:	e015      	b.n	80022bc <HAL_ADC_ConfigChannel+0x500>
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002296:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002298:	fa93 f3a3 	rbit	r3, r3
 800229c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800229e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80022a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80022a8:	2320      	movs	r3, #32
 80022aa:	e003      	b.n	80022b4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80022ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022ae:	fab3 f383 	clz	r3, r3
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	3301      	adds	r3, #1
 80022b6:	069b      	lsls	r3, r3, #26
 80022b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d109      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x520>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0e9b      	lsrs	r3, r3, #26
 80022ce:	3301      	adds	r3, #1
 80022d0:	f003 031f 	and.w	r3, r3, #31
 80022d4:	2101      	movs	r1, #1
 80022d6:	fa01 f303 	lsl.w	r3, r1, r3
 80022da:	e017      	b.n	800230c <HAL_ADC_ConfigChannel+0x550>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022e4:	fa93 f3a3 	rbit	r3, r3
 80022e8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80022ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022ec:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80022ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80022f4:	2320      	movs	r3, #32
 80022f6:	e003      	b.n	8002300 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80022f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022fa:	fab3 f383 	clz	r3, r3
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	3301      	adds	r3, #1
 8002302:	f003 031f 	and.w	r3, r3, #31
 8002306:	2101      	movs	r1, #1
 8002308:	fa01 f303 	lsl.w	r3, r1, r3
 800230c:	ea42 0103 	orr.w	r1, r2, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10a      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x576>
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	0e9b      	lsrs	r3, r3, #26
 8002322:	3301      	adds	r3, #1
 8002324:	f003 021f 	and.w	r2, r3, #31
 8002328:	4613      	mov	r3, r2
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	4413      	add	r3, r2
 800232e:	051b      	lsls	r3, r3, #20
 8002330:	e018      	b.n	8002364 <HAL_ADC_ConfigChannel+0x5a8>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800233a:	fa93 f3a3 	rbit	r3, r3
 800233e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002342:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002346:	2b00      	cmp	r3, #0
 8002348:	d101      	bne.n	800234e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800234a:	2320      	movs	r3, #32
 800234c:	e003      	b.n	8002356 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800234e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002350:	fab3 f383 	clz	r3, r3
 8002354:	b2db      	uxtb	r3, r3
 8002356:	3301      	adds	r3, #1
 8002358:	f003 021f 	and.w	r2, r3, #31
 800235c:	4613      	mov	r3, r2
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	4413      	add	r3, r2
 8002362:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002364:	430b      	orrs	r3, r1
 8002366:	e07e      	b.n	8002466 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002370:	2b00      	cmp	r3, #0
 8002372:	d107      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x5c8>
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	0e9b      	lsrs	r3, r3, #26
 800237a:	3301      	adds	r3, #1
 800237c:	069b      	lsls	r3, r3, #26
 800237e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002382:	e015      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x5f4>
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800238c:	fa93 f3a3 	rbit	r3, r3
 8002390:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002394:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002398:	2b00      	cmp	r3, #0
 800239a:	d101      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800239c:	2320      	movs	r3, #32
 800239e:	e003      	b.n	80023a8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80023a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	3301      	adds	r3, #1
 80023aa:	069b      	lsls	r3, r3, #26
 80023ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d109      	bne.n	80023d0 <HAL_ADC_ConfigChannel+0x614>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	0e9b      	lsrs	r3, r3, #26
 80023c2:	3301      	adds	r3, #1
 80023c4:	f003 031f 	and.w	r3, r3, #31
 80023c8:	2101      	movs	r1, #1
 80023ca:	fa01 f303 	lsl.w	r3, r1, r3
 80023ce:	e017      	b.n	8002400 <HAL_ADC_ConfigChannel+0x644>
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d6:	6a3b      	ldr	r3, [r7, #32]
 80023d8:	fa93 f3a3 	rbit	r3, r3
 80023dc:	61fb      	str	r3, [r7, #28]
  return result;
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80023e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80023e8:	2320      	movs	r3, #32
 80023ea:	e003      	b.n	80023f4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80023ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ee:	fab3 f383 	clz	r3, r3
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	3301      	adds	r3, #1
 80023f6:	f003 031f 	and.w	r3, r3, #31
 80023fa:	2101      	movs	r1, #1
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	ea42 0103 	orr.w	r1, r2, r3
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800240c:	2b00      	cmp	r3, #0
 800240e:	d10d      	bne.n	800242c <HAL_ADC_ConfigChannel+0x670>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	0e9b      	lsrs	r3, r3, #26
 8002416:	3301      	adds	r3, #1
 8002418:	f003 021f 	and.w	r2, r3, #31
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	3b1e      	subs	r3, #30
 8002424:	051b      	lsls	r3, r3, #20
 8002426:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800242a:	e01b      	b.n	8002464 <HAL_ADC_ConfigChannel+0x6a8>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	fa93 f3a3 	rbit	r3, r3
 8002438:	613b      	str	r3, [r7, #16]
  return result;
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002444:	2320      	movs	r3, #32
 8002446:	e003      	b.n	8002450 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	fab3 f383 	clz	r3, r3
 800244e:	b2db      	uxtb	r3, r3
 8002450:	3301      	adds	r3, #1
 8002452:	f003 021f 	and.w	r2, r3, #31
 8002456:	4613      	mov	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	4413      	add	r3, r2
 800245c:	3b1e      	subs	r3, #30
 800245e:	051b      	lsls	r3, r3, #20
 8002460:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002464:	430b      	orrs	r3, r1
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	6892      	ldr	r2, [r2, #8]
 800246a:	4619      	mov	r1, r3
 800246c:	f7ff fa08 	bl	8001880 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_ADC_ConfigChannel+0x6e0>)
 8002476:	4013      	ands	r3, r2
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 80be 	beq.w	80025fa <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002486:	d004      	beq.n	8002492 <HAL_ADC_ConfigChannel+0x6d6>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <HAL_ADC_ConfigChannel+0x6e4>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d10a      	bne.n	80024a8 <HAL_ADC_ConfigChannel+0x6ec>
 8002492:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <HAL_ADC_ConfigChannel+0x6e8>)
 8002494:	e009      	b.n	80024aa <HAL_ADC_ConfigChannel+0x6ee>
 8002496:	bf00      	nop
 8002498:	407f0000 	.word	0x407f0000
 800249c:	80080000 	.word	0x80080000
 80024a0:	50000100 	.word	0x50000100
 80024a4:	50000300 	.word	0x50000300
 80024a8:	4b59      	ldr	r3, [pc, #356]	; (8002610 <HAL_ADC_ConfigChannel+0x854>)
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff f910 	bl	80016d0 <LL_ADC_GetCommonPathInternalCh>
 80024b0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a56      	ldr	r2, [pc, #344]	; (8002614 <HAL_ADC_ConfigChannel+0x858>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d004      	beq.n	80024c8 <HAL_ADC_ConfigChannel+0x70c>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a55      	ldr	r2, [pc, #340]	; (8002618 <HAL_ADC_ConfigChannel+0x85c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d13a      	bne.n	800253e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80024c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80024cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d134      	bne.n	800253e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024dc:	d005      	beq.n	80024ea <HAL_ADC_ConfigChannel+0x72e>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a4e      	ldr	r2, [pc, #312]	; (800261c <HAL_ADC_ConfigChannel+0x860>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	f040 8085 	bne.w	80025f4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024f2:	d004      	beq.n	80024fe <HAL_ADC_ConfigChannel+0x742>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a49      	ldr	r2, [pc, #292]	; (8002620 <HAL_ADC_ConfigChannel+0x864>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d101      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x746>
 80024fe:	4a49      	ldr	r2, [pc, #292]	; (8002624 <HAL_ADC_ConfigChannel+0x868>)
 8002500:	e000      	b.n	8002504 <HAL_ADC_ConfigChannel+0x748>
 8002502:	4a43      	ldr	r2, [pc, #268]	; (8002610 <HAL_ADC_ConfigChannel+0x854>)
 8002504:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002508:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800250c:	4619      	mov	r1, r3
 800250e:	4610      	mov	r0, r2
 8002510:	f7ff f8cb 	bl	80016aa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002514:	4b44      	ldr	r3, [pc, #272]	; (8002628 <HAL_ADC_ConfigChannel+0x86c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	099b      	lsrs	r3, r3, #6
 800251a:	4a44      	ldr	r2, [pc, #272]	; (800262c <HAL_ADC_ConfigChannel+0x870>)
 800251c:	fba2 2303 	umull	r2, r3, r2, r3
 8002520:	099b      	lsrs	r3, r3, #6
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	4613      	mov	r3, r2
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	4413      	add	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800252e:	e002      	b.n	8002536 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3b01      	subs	r3, #1
 8002534:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1f9      	bne.n	8002530 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800253c:	e05a      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a3b      	ldr	r2, [pc, #236]	; (8002630 <HAL_ADC_ConfigChannel+0x874>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d125      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x7d8>
 8002548:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800254c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d11f      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a31      	ldr	r2, [pc, #196]	; (8002620 <HAL_ADC_ConfigChannel+0x864>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d104      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x7ac>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a34      	ldr	r2, [pc, #208]	; (8002634 <HAL_ADC_ConfigChannel+0x878>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d047      	beq.n	80025f8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002570:	d004      	beq.n	800257c <HAL_ADC_ConfigChannel+0x7c0>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a2a      	ldr	r2, [pc, #168]	; (8002620 <HAL_ADC_ConfigChannel+0x864>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d101      	bne.n	8002580 <HAL_ADC_ConfigChannel+0x7c4>
 800257c:	4a29      	ldr	r2, [pc, #164]	; (8002624 <HAL_ADC_ConfigChannel+0x868>)
 800257e:	e000      	b.n	8002582 <HAL_ADC_ConfigChannel+0x7c6>
 8002580:	4a23      	ldr	r2, [pc, #140]	; (8002610 <HAL_ADC_ConfigChannel+0x854>)
 8002582:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002586:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800258a:	4619      	mov	r1, r3
 800258c:	4610      	mov	r0, r2
 800258e:	f7ff f88c 	bl	80016aa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002592:	e031      	b.n	80025f8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a27      	ldr	r2, [pc, #156]	; (8002638 <HAL_ADC_ConfigChannel+0x87c>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d12d      	bne.n	80025fa <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800259e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d127      	bne.n	80025fa <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a1c      	ldr	r2, [pc, #112]	; (8002620 <HAL_ADC_ConfigChannel+0x864>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d022      	beq.n	80025fa <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025bc:	d004      	beq.n	80025c8 <HAL_ADC_ConfigChannel+0x80c>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a17      	ldr	r2, [pc, #92]	; (8002620 <HAL_ADC_ConfigChannel+0x864>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d101      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x810>
 80025c8:	4a16      	ldr	r2, [pc, #88]	; (8002624 <HAL_ADC_ConfigChannel+0x868>)
 80025ca:	e000      	b.n	80025ce <HAL_ADC_ConfigChannel+0x812>
 80025cc:	4a10      	ldr	r2, [pc, #64]	; (8002610 <HAL_ADC_ConfigChannel+0x854>)
 80025ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025d6:	4619      	mov	r1, r3
 80025d8:	4610      	mov	r0, r2
 80025da:	f7ff f866 	bl	80016aa <LL_ADC_SetCommonPathInternalCh>
 80025de:	e00c      	b.n	80025fa <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025e4:	f043 0220 	orr.w	r2, r3, #32
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80025f2:	e002      	b.n	80025fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025f4:	bf00      	nop
 80025f6:	e000      	b.n	80025fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002602:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002606:	4618      	mov	r0, r3
 8002608:	37d8      	adds	r7, #216	; 0xd8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	50000700 	.word	0x50000700
 8002614:	c3210000 	.word	0xc3210000
 8002618:	90c00010 	.word	0x90c00010
 800261c:	50000600 	.word	0x50000600
 8002620:	50000100 	.word	0x50000100
 8002624:	50000300 	.word	0x50000300
 8002628:	20000078 	.word	0x20000078
 800262c:	053e2d63 	.word	0x053e2d63
 8002630:	c7520000 	.word	0xc7520000
 8002634:	50000500 	.word	0x50000500
 8002638:	cb840000 	.word	0xcb840000

0800263c <LL_ADC_IsEnabled>:
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b01      	cmp	r3, #1
 800264e:	d101      	bne.n	8002654 <LL_ADC_IsEnabled+0x18>
 8002650:	2301      	movs	r3, #1
 8002652:	e000      	b.n	8002656 <LL_ADC_IsEnabled+0x1a>
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <LL_ADC_REG_IsConversionOngoing>:
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 0304 	and.w	r3, r3, #4
 8002672:	2b04      	cmp	r3, #4
 8002674:	d101      	bne.n	800267a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002688:	b590      	push	{r4, r7, lr}
 800268a:	b0a1      	sub	sp, #132	; 0x84
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d101      	bne.n	80026a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80026a2:	2302      	movs	r3, #2
 80026a4:	e0e7      	b.n	8002876 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80026ae:	2300      	movs	r3, #0
 80026b0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80026b2:	2300      	movs	r3, #0
 80026b4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026be:	d102      	bne.n	80026c6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80026c0:	4b6f      	ldr	r3, [pc, #444]	; (8002880 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	e009      	b.n	80026da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a6e      	ldr	r2, [pc, #440]	; (8002884 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d102      	bne.n	80026d6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80026d0:	4b6d      	ldr	r3, [pc, #436]	; (8002888 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80026d2:	60bb      	str	r3, [r7, #8]
 80026d4:	e001      	b.n	80026da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10b      	bne.n	80026f8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e4:	f043 0220 	orr.w	r2, r3, #32
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e0be      	b.n	8002876 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff ffb1 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
 8002700:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff ffab 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	f040 80a0 	bne.w	8002854 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002714:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002716:	2b00      	cmp	r3, #0
 8002718:	f040 809c 	bne.w	8002854 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002724:	d004      	beq.n	8002730 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a55      	ldr	r2, [pc, #340]	; (8002880 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d101      	bne.n	8002734 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002730:	4b56      	ldr	r3, [pc, #344]	; (800288c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002732:	e000      	b.n	8002736 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002734:	4b56      	ldr	r3, [pc, #344]	; (8002890 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002736:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d04b      	beq.n	80027d8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002740:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	6859      	ldr	r1, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002752:	035b      	lsls	r3, r3, #13
 8002754:	430b      	orrs	r3, r1
 8002756:	431a      	orrs	r2, r3
 8002758:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800275a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002764:	d004      	beq.n	8002770 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a45      	ldr	r2, [pc, #276]	; (8002880 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d10f      	bne.n	8002790 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002770:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002774:	f7ff ff62 	bl	800263c <LL_ADC_IsEnabled>
 8002778:	4604      	mov	r4, r0
 800277a:	4841      	ldr	r0, [pc, #260]	; (8002880 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800277c:	f7ff ff5e 	bl	800263c <LL_ADC_IsEnabled>
 8002780:	4603      	mov	r3, r0
 8002782:	4323      	orrs	r3, r4
 8002784:	2b00      	cmp	r3, #0
 8002786:	bf0c      	ite	eq
 8002788:	2301      	moveq	r3, #1
 800278a:	2300      	movne	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	e012      	b.n	80027b6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002790:	483c      	ldr	r0, [pc, #240]	; (8002884 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002792:	f7ff ff53 	bl	800263c <LL_ADC_IsEnabled>
 8002796:	4604      	mov	r4, r0
 8002798:	483b      	ldr	r0, [pc, #236]	; (8002888 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800279a:	f7ff ff4f 	bl	800263c <LL_ADC_IsEnabled>
 800279e:	4603      	mov	r3, r0
 80027a0:	431c      	orrs	r4, r3
 80027a2:	483c      	ldr	r0, [pc, #240]	; (8002894 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80027a4:	f7ff ff4a 	bl	800263c <LL_ADC_IsEnabled>
 80027a8:	4603      	mov	r3, r0
 80027aa:	4323      	orrs	r3, r4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bf0c      	ite	eq
 80027b0:	2301      	moveq	r3, #1
 80027b2:	2300      	movne	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d056      	beq.n	8002868 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80027ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80027c2:	f023 030f 	bic.w	r3, r3, #15
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	6811      	ldr	r1, [r2, #0]
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	6892      	ldr	r2, [r2, #8]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	431a      	orrs	r2, r3
 80027d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027d4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80027d6:	e047      	b.n	8002868 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80027d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027e2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027ec:	d004      	beq.n	80027f8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a23      	ldr	r2, [pc, #140]	; (8002880 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d10f      	bne.n	8002818 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80027f8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80027fc:	f7ff ff1e 	bl	800263c <LL_ADC_IsEnabled>
 8002800:	4604      	mov	r4, r0
 8002802:	481f      	ldr	r0, [pc, #124]	; (8002880 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002804:	f7ff ff1a 	bl	800263c <LL_ADC_IsEnabled>
 8002808:	4603      	mov	r3, r0
 800280a:	4323      	orrs	r3, r4
 800280c:	2b00      	cmp	r3, #0
 800280e:	bf0c      	ite	eq
 8002810:	2301      	moveq	r3, #1
 8002812:	2300      	movne	r3, #0
 8002814:	b2db      	uxtb	r3, r3
 8002816:	e012      	b.n	800283e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002818:	481a      	ldr	r0, [pc, #104]	; (8002884 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800281a:	f7ff ff0f 	bl	800263c <LL_ADC_IsEnabled>
 800281e:	4604      	mov	r4, r0
 8002820:	4819      	ldr	r0, [pc, #100]	; (8002888 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002822:	f7ff ff0b 	bl	800263c <LL_ADC_IsEnabled>
 8002826:	4603      	mov	r3, r0
 8002828:	431c      	orrs	r4, r3
 800282a:	481a      	ldr	r0, [pc, #104]	; (8002894 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800282c:	f7ff ff06 	bl	800263c <LL_ADC_IsEnabled>
 8002830:	4603      	mov	r3, r0
 8002832:	4323      	orrs	r3, r4
 8002834:	2b00      	cmp	r3, #0
 8002836:	bf0c      	ite	eq
 8002838:	2301      	moveq	r3, #1
 800283a:	2300      	movne	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d012      	beq.n	8002868 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002842:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800284a:	f023 030f 	bic.w	r3, r3, #15
 800284e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002850:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002852:	e009      	b.n	8002868 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002858:	f043 0220 	orr.w	r2, r3, #32
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002866:	e000      	b.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002868:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002872:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002876:	4618      	mov	r0, r3
 8002878:	3784      	adds	r7, #132	; 0x84
 800287a:	46bd      	mov	sp, r7
 800287c:	bd90      	pop	{r4, r7, pc}
 800287e:	bf00      	nop
 8002880:	50000100 	.word	0x50000100
 8002884:	50000400 	.word	0x50000400
 8002888:	50000500 	.word	0x50000500
 800288c:	50000300 	.word	0x50000300
 8002890:	50000700 	.word	0x50000700
 8002894:	50000600 	.word	0x50000600

08002898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028a8:	4b0c      	ldr	r3, [pc, #48]	; (80028dc <__NVIC_SetPriorityGrouping+0x44>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028b4:	4013      	ands	r3, r2
 80028b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ca:	4a04      	ldr	r2, [pc, #16]	; (80028dc <__NVIC_SetPriorityGrouping+0x44>)
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	60d3      	str	r3, [r2, #12]
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028e4:	4b04      	ldr	r3, [pc, #16]	; (80028f8 <__NVIC_GetPriorityGrouping+0x18>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	0a1b      	lsrs	r3, r3, #8
 80028ea:	f003 0307 	and.w	r3, r3, #7
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	2b00      	cmp	r3, #0
 800290c:	db0b      	blt.n	8002926 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	f003 021f 	and.w	r2, r3, #31
 8002914:	4907      	ldr	r1, [pc, #28]	; (8002934 <__NVIC_EnableIRQ+0x38>)
 8002916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291a:	095b      	lsrs	r3, r3, #5
 800291c:	2001      	movs	r0, #1
 800291e:	fa00 f202 	lsl.w	r2, r0, r2
 8002922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	e000e100 	.word	0xe000e100

08002938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	6039      	str	r1, [r7, #0]
 8002942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002948:	2b00      	cmp	r3, #0
 800294a:	db0a      	blt.n	8002962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	b2da      	uxtb	r2, r3
 8002950:	490c      	ldr	r1, [pc, #48]	; (8002984 <__NVIC_SetPriority+0x4c>)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	0112      	lsls	r2, r2, #4
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	440b      	add	r3, r1
 800295c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002960:	e00a      	b.n	8002978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	b2da      	uxtb	r2, r3
 8002966:	4908      	ldr	r1, [pc, #32]	; (8002988 <__NVIC_SetPriority+0x50>)
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	3b04      	subs	r3, #4
 8002970:	0112      	lsls	r2, r2, #4
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	440b      	add	r3, r1
 8002976:	761a      	strb	r2, [r3, #24]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	e000e100 	.word	0xe000e100
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800298c:	b480      	push	{r7}
 800298e:	b089      	sub	sp, #36	; 0x24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f1c3 0307 	rsb	r3, r3, #7
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	bf28      	it	cs
 80029aa:	2304      	movcs	r3, #4
 80029ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3304      	adds	r3, #4
 80029b2:	2b06      	cmp	r3, #6
 80029b4:	d902      	bls.n	80029bc <NVIC_EncodePriority+0x30>
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	3b03      	subs	r3, #3
 80029ba:	e000      	b.n	80029be <NVIC_EncodePriority+0x32>
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c0:	f04f 32ff 	mov.w	r2, #4294967295
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	43da      	mvns	r2, r3
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	401a      	ands	r2, r3
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029d4:	f04f 31ff 	mov.w	r1, #4294967295
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	43d9      	mvns	r1, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	4313      	orrs	r3, r2
         );
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3724      	adds	r7, #36	; 0x24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff ff4c 	bl	8002898 <__NVIC_SetPriorityGrouping>
}
 8002a00:	bf00      	nop
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a16:	f7ff ff63 	bl	80028e0 <__NVIC_GetPriorityGrouping>
 8002a1a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	68b9      	ldr	r1, [r7, #8]
 8002a20:	6978      	ldr	r0, [r7, #20]
 8002a22:	f7ff ffb3 	bl	800298c <NVIC_EncodePriority>
 8002a26:	4602      	mov	r2, r0
 8002a28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2c:	4611      	mov	r1, r2
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff ff82 	bl	8002938 <__NVIC_SetPriority>
}
 8002a34:	bf00      	nop
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff ff56 	bl	80028fc <__NVIC_EnableIRQ>
}
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d005      	beq.n	8002a7c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2204      	movs	r2, #4
 8002a74:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	73fb      	strb	r3, [r7, #15]
 8002a7a:	e037      	b.n	8002aec <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 020e 	bic.w	r2, r2, #14
 8002a8a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a9a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0201 	bic.w	r2, r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab0:	f003 021f 	and.w	r2, r3, #31
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	2101      	movs	r1, #1
 8002aba:	fa01 f202 	lsl.w	r2, r1, r2
 8002abe:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ac8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00c      	beq.n	8002aec <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002adc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ae0:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002aea:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b084      	sub	sp, #16
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b12:	2300      	movs	r3, #0
 8002b14:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d00d      	beq.n	8002b3e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2204      	movs	r2, #4
 8002b26:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	73fb      	strb	r3, [r7, #15]
 8002b3c:	e047      	b.n	8002bce <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 020e 	bic.w	r2, r2, #14
 8002b4c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 0201 	bic.w	r2, r2, #1
 8002b5c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b6c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	f003 021f 	and.w	r2, r3, #31
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b80:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002b8a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00c      	beq.n	8002bae <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ba2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002bac:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	4798      	blx	r3
    }
  }
  return status;
 8002bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002be2:	2300      	movs	r3, #0
 8002be4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002be6:	e15a      	b.n	8002e9e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	2101      	movs	r1, #1
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 814c 	beq.w	8002e98 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d005      	beq.n	8002c18 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d130      	bne.n	8002c7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	2203      	movs	r2, #3
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	68da      	ldr	r2, [r3, #12]
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c4e:	2201      	movs	r2, #1
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43db      	mvns	r3, r3
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	091b      	lsrs	r3, r3, #4
 8002c64:	f003 0201 	and.w	r2, r3, #1
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	2b03      	cmp	r3, #3
 8002c84:	d017      	beq.n	8002cb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	2203      	movs	r2, #3
 8002c92:	fa02 f303 	lsl.w	r3, r2, r3
 8002c96:	43db      	mvns	r3, r3
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	689a      	ldr	r2, [r3, #8]
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f003 0303 	and.w	r3, r3, #3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d123      	bne.n	8002d0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	08da      	lsrs	r2, r3, #3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	3208      	adds	r2, #8
 8002cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	220f      	movs	r2, #15
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	691a      	ldr	r2, [r3, #16]
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	08da      	lsrs	r2, r3, #3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3208      	adds	r2, #8
 8002d04:	6939      	ldr	r1, [r7, #16]
 8002d06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	2203      	movs	r2, #3
 8002d16:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1a:	43db      	mvns	r3, r3
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 0203 	and.w	r2, r3, #3
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f000 80a6 	beq.w	8002e98 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d4c:	4b5b      	ldr	r3, [pc, #364]	; (8002ebc <HAL_GPIO_Init+0x2e4>)
 8002d4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d50:	4a5a      	ldr	r2, [pc, #360]	; (8002ebc <HAL_GPIO_Init+0x2e4>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	6613      	str	r3, [r2, #96]	; 0x60
 8002d58:	4b58      	ldr	r3, [pc, #352]	; (8002ebc <HAL_GPIO_Init+0x2e4>)
 8002d5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	60bb      	str	r3, [r7, #8]
 8002d62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d64:	4a56      	ldr	r2, [pc, #344]	; (8002ec0 <HAL_GPIO_Init+0x2e8>)
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	089b      	lsrs	r3, r3, #2
 8002d6a:	3302      	adds	r3, #2
 8002d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f003 0303 	and.w	r3, r3, #3
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	220f      	movs	r2, #15
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	43db      	mvns	r3, r3
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	4013      	ands	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d8e:	d01f      	beq.n	8002dd0 <HAL_GPIO_Init+0x1f8>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a4c      	ldr	r2, [pc, #304]	; (8002ec4 <HAL_GPIO_Init+0x2ec>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d019      	beq.n	8002dcc <HAL_GPIO_Init+0x1f4>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a4b      	ldr	r2, [pc, #300]	; (8002ec8 <HAL_GPIO_Init+0x2f0>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d013      	beq.n	8002dc8 <HAL_GPIO_Init+0x1f0>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a4a      	ldr	r2, [pc, #296]	; (8002ecc <HAL_GPIO_Init+0x2f4>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d00d      	beq.n	8002dc4 <HAL_GPIO_Init+0x1ec>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a49      	ldr	r2, [pc, #292]	; (8002ed0 <HAL_GPIO_Init+0x2f8>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d007      	beq.n	8002dc0 <HAL_GPIO_Init+0x1e8>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a48      	ldr	r2, [pc, #288]	; (8002ed4 <HAL_GPIO_Init+0x2fc>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d101      	bne.n	8002dbc <HAL_GPIO_Init+0x1e4>
 8002db8:	2305      	movs	r3, #5
 8002dba:	e00a      	b.n	8002dd2 <HAL_GPIO_Init+0x1fa>
 8002dbc:	2306      	movs	r3, #6
 8002dbe:	e008      	b.n	8002dd2 <HAL_GPIO_Init+0x1fa>
 8002dc0:	2304      	movs	r3, #4
 8002dc2:	e006      	b.n	8002dd2 <HAL_GPIO_Init+0x1fa>
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e004      	b.n	8002dd2 <HAL_GPIO_Init+0x1fa>
 8002dc8:	2302      	movs	r3, #2
 8002dca:	e002      	b.n	8002dd2 <HAL_GPIO_Init+0x1fa>
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e000      	b.n	8002dd2 <HAL_GPIO_Init+0x1fa>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	f002 0203 	and.w	r2, r2, #3
 8002dd8:	0092      	lsls	r2, r2, #2
 8002dda:	4093      	lsls	r3, r2
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002de2:	4937      	ldr	r1, [pc, #220]	; (8002ec0 <HAL_GPIO_Init+0x2e8>)
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	089b      	lsrs	r3, r3, #2
 8002de8:	3302      	adds	r3, #2
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002df0:	4b39      	ldr	r3, [pc, #228]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d003      	beq.n	8002e14 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e14:	4a30      	ldr	r2, [pc, #192]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e1a:	4b2f      	ldr	r3, [pc, #188]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	43db      	mvns	r3, r3
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	4013      	ands	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e3e:	4a26      	ldr	r2, [pc, #152]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002e44:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	4013      	ands	r3, r2
 8002e52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e68:	4a1b      	ldr	r2, [pc, #108]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e92:	4a11      	ldr	r2, [pc, #68]	; (8002ed8 <HAL_GPIO_Init+0x300>)
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f47f ae9d 	bne.w	8002be8 <HAL_GPIO_Init+0x10>
  }
}
 8002eae:	bf00      	nop
 8002eb0:	bf00      	nop
 8002eb2:	371c      	adds	r7, #28
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	40021000 	.word	0x40021000
 8002ec0:	40010000 	.word	0x40010000
 8002ec4:	48000400 	.word	0x48000400
 8002ec8:	48000800 	.word	0x48000800
 8002ecc:	48000c00 	.word	0x48000c00
 8002ed0:	48001000 	.word	0x48001000
 8002ed4:	48001400 	.word	0x48001400
 8002ed8:	40010400 	.word	0x40010400

08002edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	807b      	strh	r3, [r7, #2]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002eec:	787b      	ldrb	r3, [r7, #1]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ef2:	887a      	ldrh	r2, [r7, #2]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ef8:	e002      	b.n	8002f00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002efa:	887a      	ldrh	r2, [r7, #2]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f16:	4b08      	ldr	r3, [pc, #32]	; (8002f38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f18:	695a      	ldr	r2, [r3, #20]
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d006      	beq.n	8002f30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f22:	4a05      	ldr	r2, [pc, #20]	; (8002f38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f24:	88fb      	ldrh	r3, [r7, #6]
 8002f26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f28:	88fb      	ldrh	r3, [r7, #6]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 f806 	bl	8002f3c <HAL_GPIO_EXTI_Callback>
  }
}
 8002f30:	bf00      	nop
 8002f32:	3708      	adds	r7, #8
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40010400 	.word	0x40010400

08002f3c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	4603      	mov	r3, r0
 8002f44:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f46:	bf00      	nop
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
	...

08002f54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d141      	bne.n	8002fe6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f62:	4b4b      	ldr	r3, [pc, #300]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f6e:	d131      	bne.n	8002fd4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f70:	4b47      	ldr	r3, [pc, #284]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f76:	4a46      	ldr	r2, [pc, #280]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f80:	4b43      	ldr	r3, [pc, #268]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f88:	4a41      	ldr	r2, [pc, #260]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f90:	4b40      	ldr	r3, [pc, #256]	; (8003094 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2232      	movs	r2, #50	; 0x32
 8002f96:	fb02 f303 	mul.w	r3, r2, r3
 8002f9a:	4a3f      	ldr	r2, [pc, #252]	; (8003098 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	0c9b      	lsrs	r3, r3, #18
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fa6:	e002      	b.n	8002fae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	3b01      	subs	r3, #1
 8002fac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fae:	4b38      	ldr	r3, [pc, #224]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fba:	d102      	bne.n	8002fc2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f2      	bne.n	8002fa8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fc2:	4b33      	ldr	r3, [pc, #204]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fce:	d158      	bne.n	8003082 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e057      	b.n	8003084 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fd4:	4b2e      	ldr	r3, [pc, #184]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fda:	4a2d      	ldr	r2, [pc, #180]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fe0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002fe4:	e04d      	b.n	8003082 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fec:	d141      	bne.n	8003072 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fee:	4b28      	ldr	r3, [pc, #160]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ff6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ffa:	d131      	bne.n	8003060 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ffc:	4b24      	ldr	r3, [pc, #144]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003002:	4a23      	ldr	r2, [pc, #140]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003008:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800300c:	4b20      	ldr	r3, [pc, #128]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003014:	4a1e      	ldr	r2, [pc, #120]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003016:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800301a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800301c:	4b1d      	ldr	r3, [pc, #116]	; (8003094 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2232      	movs	r2, #50	; 0x32
 8003022:	fb02 f303 	mul.w	r3, r2, r3
 8003026:	4a1c      	ldr	r2, [pc, #112]	; (8003098 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003028:	fba2 2303 	umull	r2, r3, r2, r3
 800302c:	0c9b      	lsrs	r3, r3, #18
 800302e:	3301      	adds	r3, #1
 8003030:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003032:	e002      	b.n	800303a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3b01      	subs	r3, #1
 8003038:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800303a:	4b15      	ldr	r3, [pc, #84]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003046:	d102      	bne.n	800304e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f2      	bne.n	8003034 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800304e:	4b10      	ldr	r3, [pc, #64]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003056:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800305a:	d112      	bne.n	8003082 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e011      	b.n	8003084 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003062:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003066:	4a0a      	ldr	r2, [pc, #40]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003068:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800306c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003070:	e007      	b.n	8003082 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003072:	4b07      	ldr	r3, [pc, #28]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800307a:	4a05      	ldr	r2, [pc, #20]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800307c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003080:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	40007000 	.word	0x40007000
 8003094:	20000078 	.word	0x20000078
 8003098:	431bde83 	.word	0x431bde83

0800309c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80030a0:	4b05      	ldr	r3, [pc, #20]	; (80030b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	4a04      	ldr	r2, [pc, #16]	; (80030b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030aa:	6093      	str	r3, [r2, #8]
}
 80030ac:	bf00      	nop
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40007000 	.word	0x40007000

080030bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e306      	b.n	80036dc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d075      	beq.n	80031c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030da:	4b97      	ldr	r3, [pc, #604]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
 80030e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030e4:	4b94      	ldr	r3, [pc, #592]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f003 0303 	and.w	r3, r3, #3
 80030ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	2b0c      	cmp	r3, #12
 80030f2:	d102      	bne.n	80030fa <HAL_RCC_OscConfig+0x3e>
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	2b03      	cmp	r3, #3
 80030f8:	d002      	beq.n	8003100 <HAL_RCC_OscConfig+0x44>
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	2b08      	cmp	r3, #8
 80030fe:	d10b      	bne.n	8003118 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003100:	4b8d      	ldr	r3, [pc, #564]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d05b      	beq.n	80031c4 <HAL_RCC_OscConfig+0x108>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d157      	bne.n	80031c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e2e1      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003120:	d106      	bne.n	8003130 <HAL_RCC_OscConfig+0x74>
 8003122:	4b85      	ldr	r3, [pc, #532]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a84      	ldr	r2, [pc, #528]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	e01d      	b.n	800316c <HAL_RCC_OscConfig+0xb0>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003138:	d10c      	bne.n	8003154 <HAL_RCC_OscConfig+0x98>
 800313a:	4b7f      	ldr	r3, [pc, #508]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a7e      	ldr	r2, [pc, #504]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003140:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	4b7c      	ldr	r3, [pc, #496]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a7b      	ldr	r2, [pc, #492]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 800314c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e00b      	b.n	800316c <HAL_RCC_OscConfig+0xb0>
 8003154:	4b78      	ldr	r3, [pc, #480]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a77      	ldr	r2, [pc, #476]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 800315a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800315e:	6013      	str	r3, [r2, #0]
 8003160:	4b75      	ldr	r3, [pc, #468]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a74      	ldr	r2, [pc, #464]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800316a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d013      	beq.n	800319c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fe fa7a 	bl	800166c <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800317c:	f7fe fa76 	bl	800166c <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b64      	cmp	r3, #100	; 0x64
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e2a6      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800318e:	4b6a      	ldr	r3, [pc, #424]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0xc0>
 800319a:	e014      	b.n	80031c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fe fa66 	bl	800166c <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a4:	f7fe fa62 	bl	800166c <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	; 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e292      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031b6:	4b60      	ldr	r3, [pc, #384]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f0      	bne.n	80031a4 <HAL_RCC_OscConfig+0xe8>
 80031c2:	e000      	b.n	80031c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d075      	beq.n	80032be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031d2:	4b59      	ldr	r3, [pc, #356]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031dc:	4b56      	ldr	r3, [pc, #344]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	f003 0303 	and.w	r3, r3, #3
 80031e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	2b0c      	cmp	r3, #12
 80031ea:	d102      	bne.n	80031f2 <HAL_RCC_OscConfig+0x136>
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d002      	beq.n	80031f8 <HAL_RCC_OscConfig+0x13c>
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	2b04      	cmp	r3, #4
 80031f6:	d11f      	bne.n	8003238 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031f8:	4b4f      	ldr	r3, [pc, #316]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <HAL_RCC_OscConfig+0x154>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d101      	bne.n	8003210 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e265      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003210:	4b49      	ldr	r3, [pc, #292]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	061b      	lsls	r3, r3, #24
 800321e:	4946      	ldr	r1, [pc, #280]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003220:	4313      	orrs	r3, r2
 8003222:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003224:	4b45      	ldr	r3, [pc, #276]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4618      	mov	r0, r3
 800322a:	f7fd fdb5 	bl	8000d98 <HAL_InitTick>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d043      	beq.n	80032bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e251      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d023      	beq.n	8003288 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003240:	4b3d      	ldr	r3, [pc, #244]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a3c      	ldr	r2, [pc, #240]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003246:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800324a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324c:	f7fe fa0e 	bl	800166c <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003254:	f7fe fa0a 	bl	800166c <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e23a      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003266:	4b34      	ldr	r3, [pc, #208]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003272:	4b31      	ldr	r3, [pc, #196]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	061b      	lsls	r3, r3, #24
 8003280:	492d      	ldr	r1, [pc, #180]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003282:	4313      	orrs	r3, r2
 8003284:	604b      	str	r3, [r1, #4]
 8003286:	e01a      	b.n	80032be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003288:	4b2b      	ldr	r3, [pc, #172]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a2a      	ldr	r2, [pc, #168]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 800328e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003292:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003294:	f7fe f9ea 	bl	800166c <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800329c:	f7fe f9e6 	bl	800166c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e216      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032ae:	4b22      	ldr	r3, [pc, #136]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0x1e0>
 80032ba:	e000      	b.n	80032be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d041      	beq.n	800334e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d01c      	beq.n	800330c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d2:	4b19      	ldr	r3, [pc, #100]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80032d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032d8:	4a17      	ldr	r2, [pc, #92]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e2:	f7fe f9c3 	bl	800166c <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032e8:	e008      	b.n	80032fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032ea:	f7fe f9bf 	bl	800166c <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e1ef      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032fc:	4b0e      	ldr	r3, [pc, #56]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 80032fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0ef      	beq.n	80032ea <HAL_RCC_OscConfig+0x22e>
 800330a:	e020      	b.n	800334e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800330c:	4b0a      	ldr	r3, [pc, #40]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 800330e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003312:	4a09      	ldr	r2, [pc, #36]	; (8003338 <HAL_RCC_OscConfig+0x27c>)
 8003314:	f023 0301 	bic.w	r3, r3, #1
 8003318:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331c:	f7fe f9a6 	bl	800166c <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003322:	e00d      	b.n	8003340 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003324:	f7fe f9a2 	bl	800166c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d906      	bls.n	8003340 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e1d2      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
 8003336:	bf00      	nop
 8003338:	40021000 	.word	0x40021000
 800333c:	2000007c 	.word	0x2000007c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003340:	4b8c      	ldr	r3, [pc, #560]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003342:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1ea      	bne.n	8003324 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 80a6 	beq.w	80034a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800335c:	2300      	movs	r3, #0
 800335e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003360:	4b84      	ldr	r3, [pc, #528]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003364:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d101      	bne.n	8003370 <HAL_RCC_OscConfig+0x2b4>
 800336c:	2301      	movs	r3, #1
 800336e:	e000      	b.n	8003372 <HAL_RCC_OscConfig+0x2b6>
 8003370:	2300      	movs	r3, #0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00d      	beq.n	8003392 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003376:	4b7f      	ldr	r3, [pc, #508]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337a:	4a7e      	ldr	r2, [pc, #504]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800337c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003380:	6593      	str	r3, [r2, #88]	; 0x58
 8003382:	4b7c      	ldr	r3, [pc, #496]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800338e:	2301      	movs	r3, #1
 8003390:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003392:	4b79      	ldr	r3, [pc, #484]	; (8003578 <HAL_RCC_OscConfig+0x4bc>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339a:	2b00      	cmp	r3, #0
 800339c:	d118      	bne.n	80033d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800339e:	4b76      	ldr	r3, [pc, #472]	; (8003578 <HAL_RCC_OscConfig+0x4bc>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a75      	ldr	r2, [pc, #468]	; (8003578 <HAL_RCC_OscConfig+0x4bc>)
 80033a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033aa:	f7fe f95f 	bl	800166c <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b2:	f7fe f95b 	bl	800166c <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e18b      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033c4:	4b6c      	ldr	r3, [pc, #432]	; (8003578 <HAL_RCC_OscConfig+0x4bc>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f0      	beq.n	80033b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d108      	bne.n	80033ea <HAL_RCC_OscConfig+0x32e>
 80033d8:	4b66      	ldr	r3, [pc, #408]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80033da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033de:	4a65      	ldr	r2, [pc, #404]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80033e0:	f043 0301 	orr.w	r3, r3, #1
 80033e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033e8:	e024      	b.n	8003434 <HAL_RCC_OscConfig+0x378>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b05      	cmp	r3, #5
 80033f0:	d110      	bne.n	8003414 <HAL_RCC_OscConfig+0x358>
 80033f2:	4b60      	ldr	r3, [pc, #384]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80033f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f8:	4a5e      	ldr	r2, [pc, #376]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80033fa:	f043 0304 	orr.w	r3, r3, #4
 80033fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003402:	4b5c      	ldr	r3, [pc, #368]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003408:	4a5a      	ldr	r2, [pc, #360]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800340a:	f043 0301 	orr.w	r3, r3, #1
 800340e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003412:	e00f      	b.n	8003434 <HAL_RCC_OscConfig+0x378>
 8003414:	4b57      	ldr	r3, [pc, #348]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800341a:	4a56      	ldr	r2, [pc, #344]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800341c:	f023 0301 	bic.w	r3, r3, #1
 8003420:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003424:	4b53      	ldr	r3, [pc, #332]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800342a:	4a52      	ldr	r2, [pc, #328]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800342c:	f023 0304 	bic.w	r3, r3, #4
 8003430:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d016      	beq.n	800346a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800343c:	f7fe f916 	bl	800166c <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003442:	e00a      	b.n	800345a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003444:	f7fe f912 	bl	800166c <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003452:	4293      	cmp	r3, r2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e140      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800345a:	4b46      	ldr	r3, [pc, #280]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800345c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d0ed      	beq.n	8003444 <HAL_RCC_OscConfig+0x388>
 8003468:	e015      	b.n	8003496 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346a:	f7fe f8ff 	bl	800166c <HAL_GetTick>
 800346e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003470:	e00a      	b.n	8003488 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003472:	f7fe f8fb 	bl	800166c <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003480:	4293      	cmp	r3, r2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e129      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003488:	4b3a      	ldr	r3, [pc, #232]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800348a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1ed      	bne.n	8003472 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003496:	7ffb      	ldrb	r3, [r7, #31]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d105      	bne.n	80034a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800349c:	4b35      	ldr	r3, [pc, #212]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800349e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a0:	4a34      	ldr	r2, [pc, #208]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80034a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0320 	and.w	r3, r3, #32
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d03c      	beq.n	800352e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d01c      	beq.n	80034f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034bc:	4b2d      	ldr	r3, [pc, #180]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80034be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034c2:	4a2c      	ldr	r2, [pc, #176]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034cc:	f7fe f8ce 	bl	800166c <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034d4:	f7fe f8ca 	bl	800166c <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e0fa      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034e6:	4b23      	ldr	r3, [pc, #140]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80034e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0ef      	beq.n	80034d4 <HAL_RCC_OscConfig+0x418>
 80034f4:	e01b      	b.n	800352e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80034f6:	4b1f      	ldr	r3, [pc, #124]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80034f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034fc:	4a1d      	ldr	r2, [pc, #116]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 80034fe:	f023 0301 	bic.w	r3, r3, #1
 8003502:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003506:	f7fe f8b1 	bl	800166c <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800350c:	e008      	b.n	8003520 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800350e:	f7fe f8ad 	bl	800166c <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d901      	bls.n	8003520 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e0dd      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003520:	4b14      	ldr	r3, [pc, #80]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003522:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1ef      	bne.n	800350e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	2b00      	cmp	r3, #0
 8003534:	f000 80d1 	beq.w	80036da <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003538:	4b0e      	ldr	r3, [pc, #56]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 030c 	and.w	r3, r3, #12
 8003540:	2b0c      	cmp	r3, #12
 8003542:	f000 808b 	beq.w	800365c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	2b02      	cmp	r3, #2
 800354c:	d15e      	bne.n	800360c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354e:	4b09      	ldr	r3, [pc, #36]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a08      	ldr	r2, [pc, #32]	; (8003574 <HAL_RCC_OscConfig+0x4b8>)
 8003554:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355a:	f7fe f887 	bl	800166c <HAL_GetTick>
 800355e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003560:	e00c      	b.n	800357c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003562:	f7fe f883 	bl	800166c <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d905      	bls.n	800357c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e0b3      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
 8003574:	40021000 	.word	0x40021000
 8003578:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800357c:	4b59      	ldr	r3, [pc, #356]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1ec      	bne.n	8003562 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003588:	4b56      	ldr	r3, [pc, #344]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 800358a:	68da      	ldr	r2, [r3, #12]
 800358c:	4b56      	ldr	r3, [pc, #344]	; (80036e8 <HAL_RCC_OscConfig+0x62c>)
 800358e:	4013      	ands	r3, r2
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6a11      	ldr	r1, [r2, #32]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003598:	3a01      	subs	r2, #1
 800359a:	0112      	lsls	r2, r2, #4
 800359c:	4311      	orrs	r1, r2
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80035a2:	0212      	lsls	r2, r2, #8
 80035a4:	4311      	orrs	r1, r2
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035aa:	0852      	lsrs	r2, r2, #1
 80035ac:	3a01      	subs	r2, #1
 80035ae:	0552      	lsls	r2, r2, #21
 80035b0:	4311      	orrs	r1, r2
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035b6:	0852      	lsrs	r2, r2, #1
 80035b8:	3a01      	subs	r2, #1
 80035ba:	0652      	lsls	r2, r2, #25
 80035bc:	4311      	orrs	r1, r2
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80035c2:	06d2      	lsls	r2, r2, #27
 80035c4:	430a      	orrs	r2, r1
 80035c6:	4947      	ldr	r1, [pc, #284]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035cc:	4b45      	ldr	r3, [pc, #276]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a44      	ldr	r2, [pc, #272]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 80035d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035d8:	4b42      	ldr	r3, [pc, #264]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	4a41      	ldr	r2, [pc, #260]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 80035de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e4:	f7fe f842 	bl	800166c <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ec:	f7fe f83e 	bl	800166c <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e06e      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035fe:	4b39      	ldr	r3, [pc, #228]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCC_OscConfig+0x530>
 800360a:	e066      	b.n	80036da <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360c:	4b35      	ldr	r3, [pc, #212]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a34      	ldr	r2, [pc, #208]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 8003612:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003616:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003618:	4b32      	ldr	r3, [pc, #200]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4a31      	ldr	r2, [pc, #196]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 800361e:	f023 0303 	bic.w	r3, r3, #3
 8003622:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003624:	4b2f      	ldr	r3, [pc, #188]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	4a2e      	ldr	r2, [pc, #184]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 800362a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800362e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003632:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003634:	f7fe f81a 	bl	800166c <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363c:	f7fe f816 	bl	800166c <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e046      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800364e:	4b25      	ldr	r3, [pc, #148]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1f0      	bne.n	800363c <HAL_RCC_OscConfig+0x580>
 800365a:	e03e      	b.n	80036da <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e039      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003668:	4b1e      	ldr	r3, [pc, #120]	; (80036e4 <HAL_RCC_OscConfig+0x628>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f003 0203 	and.w	r2, r3, #3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	429a      	cmp	r2, r3
 800367a:	d12c      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	3b01      	subs	r3, #1
 8003688:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	429a      	cmp	r2, r3
 800368c:	d123      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003698:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800369a:	429a      	cmp	r2, r3
 800369c:	d11b      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d113      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b8:	085b      	lsrs	r3, r3, #1
 80036ba:	3b01      	subs	r3, #1
 80036bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d109      	bne.n	80036d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036cc:	085b      	lsrs	r3, r3, #1
 80036ce:	3b01      	subs	r3, #1
 80036d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d001      	beq.n	80036da <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3720      	adds	r7, #32
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40021000 	.word	0x40021000
 80036e8:	019f800c 	.word	0x019f800c

080036ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e11e      	b.n	8003942 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003704:	4b91      	ldr	r3, [pc, #580]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 030f 	and.w	r3, r3, #15
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d910      	bls.n	8003734 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003712:	4b8e      	ldr	r3, [pc, #568]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f023 020f 	bic.w	r2, r3, #15
 800371a:	498c      	ldr	r1, [pc, #560]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	4313      	orrs	r3, r2
 8003720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003722:	4b8a      	ldr	r3, [pc, #552]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 030f 	and.w	r3, r3, #15
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e106      	b.n	8003942 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	2b00      	cmp	r3, #0
 800373e:	d073      	beq.n	8003828 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	2b03      	cmp	r3, #3
 8003746:	d129      	bne.n	800379c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003748:	4b81      	ldr	r3, [pc, #516]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0f4      	b.n	8003942 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003758:	f000 f9d0 	bl	8003afc <RCC_GetSysClockFreqFromPLLSource>
 800375c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	4a7c      	ldr	r2, [pc, #496]	; (8003954 <HAL_RCC_ClockConfig+0x268>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d93f      	bls.n	80037e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003766:	4b7a      	ldr	r3, [pc, #488]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800377a:	2b00      	cmp	r3, #0
 800377c:	d033      	beq.n	80037e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003782:	2b00      	cmp	r3, #0
 8003784:	d12f      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003786:	4b72      	ldr	r3, [pc, #456]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800378e:	4a70      	ldr	r2, [pc, #448]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003794:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003796:	2380      	movs	r3, #128	; 0x80
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	e024      	b.n	80037e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d107      	bne.n	80037b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037a4:	4b6a      	ldr	r3, [pc, #424]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d109      	bne.n	80037c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e0c6      	b.n	8003942 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037b4:	4b66      	ldr	r3, [pc, #408]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d101      	bne.n	80037c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e0be      	b.n	8003942 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80037c4:	f000 f8ce 	bl	8003964 <HAL_RCC_GetSysClockFreq>
 80037c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4a61      	ldr	r2, [pc, #388]	; (8003954 <HAL_RCC_ClockConfig+0x268>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d909      	bls.n	80037e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037d2:	4b5f      	ldr	r3, [pc, #380]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037da:	4a5d      	ldr	r2, [pc, #372]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80037dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80037e2:	2380      	movs	r3, #128	; 0x80
 80037e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037e6:	4b5a      	ldr	r3, [pc, #360]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f023 0203 	bic.w	r2, r3, #3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	4957      	ldr	r1, [pc, #348]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037f8:	f7fd ff38 	bl	800166c <HAL_GetTick>
 80037fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fe:	e00a      	b.n	8003816 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003800:	f7fd ff34 	bl	800166c <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	f241 3288 	movw	r2, #5000	; 0x1388
 800380e:	4293      	cmp	r3, r2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e095      	b.n	8003942 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003816:	4b4e      	ldr	r3, [pc, #312]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 020c 	and.w	r2, r3, #12
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	429a      	cmp	r2, r3
 8003826:	d1eb      	bne.n	8003800 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d023      	beq.n	800387c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003840:	4b43      	ldr	r3, [pc, #268]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	4a42      	ldr	r2, [pc, #264]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003846:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800384a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b00      	cmp	r3, #0
 8003856:	d007      	beq.n	8003868 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003858:	4b3d      	ldr	r3, [pc, #244]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003860:	4a3b      	ldr	r2, [pc, #236]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003862:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003866:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003868:	4b39      	ldr	r3, [pc, #228]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	4936      	ldr	r1, [pc, #216]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003876:	4313      	orrs	r3, r2
 8003878:	608b      	str	r3, [r1, #8]
 800387a:	e008      	b.n	800388e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2b80      	cmp	r3, #128	; 0x80
 8003880:	d105      	bne.n	800388e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003882:	4b33      	ldr	r3, [pc, #204]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	4a32      	ldr	r2, [pc, #200]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003888:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800388c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800388e:	4b2f      	ldr	r3, [pc, #188]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	429a      	cmp	r2, r3
 800389a:	d21d      	bcs.n	80038d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800389c:	4b2b      	ldr	r3, [pc, #172]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f023 020f 	bic.w	r2, r3, #15
 80038a4:	4929      	ldr	r1, [pc, #164]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038ac:	f7fd fede 	bl	800166c <HAL_GetTick>
 80038b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b2:	e00a      	b.n	80038ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038b4:	f7fd feda 	bl	800166c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e03b      	b.n	8003942 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ca:	4b20      	ldr	r3, [pc, #128]	; (800394c <HAL_RCC_ClockConfig+0x260>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 030f 	and.w	r3, r3, #15
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d1ed      	bne.n	80038b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d008      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038e4:	4b1a      	ldr	r3, [pc, #104]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4917      	ldr	r1, [pc, #92]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0308 	and.w	r3, r3, #8
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d009      	beq.n	8003916 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003902:	4b13      	ldr	r3, [pc, #76]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	490f      	ldr	r1, [pc, #60]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 8003912:	4313      	orrs	r3, r2
 8003914:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003916:	f000 f825 	bl	8003964 <HAL_RCC_GetSysClockFreq>
 800391a:	4602      	mov	r2, r0
 800391c:	4b0c      	ldr	r3, [pc, #48]	; (8003950 <HAL_RCC_ClockConfig+0x264>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	091b      	lsrs	r3, r3, #4
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	490c      	ldr	r1, [pc, #48]	; (8003958 <HAL_RCC_ClockConfig+0x26c>)
 8003928:	5ccb      	ldrb	r3, [r1, r3]
 800392a:	f003 031f 	and.w	r3, r3, #31
 800392e:	fa22 f303 	lsr.w	r3, r2, r3
 8003932:	4a0a      	ldr	r2, [pc, #40]	; (800395c <HAL_RCC_ClockConfig+0x270>)
 8003934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003936:	4b0a      	ldr	r3, [pc, #40]	; (8003960 <HAL_RCC_ClockConfig+0x274>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fd fa2c 	bl	8000d98 <HAL_InitTick>
 8003940:	4603      	mov	r3, r0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40022000 	.word	0x40022000
 8003950:	40021000 	.word	0x40021000
 8003954:	04c4b400 	.word	0x04c4b400
 8003958:	08008000 	.word	0x08008000
 800395c:	20000078 	.word	0x20000078
 8003960:	2000007c 	.word	0x2000007c

08003964 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003964:	b480      	push	{r7}
 8003966:	b087      	sub	sp, #28
 8003968:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800396a:	4b2c      	ldr	r3, [pc, #176]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	2b04      	cmp	r3, #4
 8003974:	d102      	bne.n	800397c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003976:	4b2a      	ldr	r3, [pc, #168]	; (8003a20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003978:	613b      	str	r3, [r7, #16]
 800397a:	e047      	b.n	8003a0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800397c:	4b27      	ldr	r3, [pc, #156]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 030c 	and.w	r3, r3, #12
 8003984:	2b08      	cmp	r3, #8
 8003986:	d102      	bne.n	800398e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003988:	4b26      	ldr	r3, [pc, #152]	; (8003a24 <HAL_RCC_GetSysClockFreq+0xc0>)
 800398a:	613b      	str	r3, [r7, #16]
 800398c:	e03e      	b.n	8003a0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800398e:	4b23      	ldr	r3, [pc, #140]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f003 030c 	and.w	r3, r3, #12
 8003996:	2b0c      	cmp	r3, #12
 8003998:	d136      	bne.n	8003a08 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800399a:	4b20      	ldr	r3, [pc, #128]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039a4:	4b1d      	ldr	r3, [pc, #116]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	091b      	lsrs	r3, r3, #4
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	3301      	adds	r3, #1
 80039b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2b03      	cmp	r3, #3
 80039b6:	d10c      	bne.n	80039d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039b8:	4a1a      	ldr	r2, [pc, #104]	; (8003a24 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c0:	4a16      	ldr	r2, [pc, #88]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 80039c2:	68d2      	ldr	r2, [r2, #12]
 80039c4:	0a12      	lsrs	r2, r2, #8
 80039c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039ca:	fb02 f303 	mul.w	r3, r2, r3
 80039ce:	617b      	str	r3, [r7, #20]
      break;
 80039d0:	e00c      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039d2:	4a13      	ldr	r2, [pc, #76]	; (8003a20 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039da:	4a10      	ldr	r2, [pc, #64]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 80039dc:	68d2      	ldr	r2, [r2, #12]
 80039de:	0a12      	lsrs	r2, r2, #8
 80039e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039e4:	fb02 f303 	mul.w	r3, r2, r3
 80039e8:	617b      	str	r3, [r7, #20]
      break;
 80039ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	0e5b      	lsrs	r3, r3, #25
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	3301      	adds	r3, #1
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a04:	613b      	str	r3, [r7, #16]
 8003a06:	e001      	b.n	8003a0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a0c:	693b      	ldr	r3, [r7, #16]
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	371c      	adds	r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	00f42400 	.word	0x00f42400
 8003a24:	016e3600 	.word	0x016e3600

08003a28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a2c:	4b03      	ldr	r3, [pc, #12]	; (8003a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	20000078 	.word	0x20000078

08003a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a44:	f7ff fff0 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	4b06      	ldr	r3, [pc, #24]	; (8003a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	0a1b      	lsrs	r3, r3, #8
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	4904      	ldr	r1, [pc, #16]	; (8003a68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a56:	5ccb      	ldrb	r3, [r1, r3]
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40021000 	.word	0x40021000
 8003a68:	08008010 	.word	0x08008010

08003a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a70:	f7ff ffda 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a74:	4602      	mov	r2, r0
 8003a76:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	0adb      	lsrs	r3, r3, #11
 8003a7c:	f003 0307 	and.w	r3, r3, #7
 8003a80:	4904      	ldr	r1, [pc, #16]	; (8003a94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a82:	5ccb      	ldrb	r3, [r1, r3]
 8003a84:	f003 031f 	and.w	r3, r3, #31
 8003a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40021000 	.word	0x40021000
 8003a94:	08008010 	.word	0x08008010

08003a98 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	220f      	movs	r2, #15
 8003aa6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003aa8:	4b12      	ldr	r3, [pc, #72]	; (8003af4 <HAL_RCC_GetClockConfig+0x5c>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f003 0203 	and.w	r2, r3, #3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003ab4:	4b0f      	ldr	r3, [pc, #60]	; (8003af4 <HAL_RCC_GetClockConfig+0x5c>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003ac0:	4b0c      	ldr	r3, [pc, #48]	; (8003af4 <HAL_RCC_GetClockConfig+0x5c>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003acc:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <HAL_RCC_GetClockConfig+0x5c>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	08db      	lsrs	r3, r3, #3
 8003ad2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003ada:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <HAL_RCC_GetClockConfig+0x60>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 020f 	and.w	r2, r3, #15
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	601a      	str	r2, [r3, #0]
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	40021000 	.word	0x40021000
 8003af8:	40022000 	.word	0x40022000

08003afc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b02:	4b1e      	ldr	r3, [pc, #120]	; (8003b7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b0c:	4b1b      	ldr	r3, [pc, #108]	; (8003b7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	091b      	lsrs	r3, r3, #4
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	3301      	adds	r3, #1
 8003b18:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d10c      	bne.n	8003b3a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b20:	4a17      	ldr	r2, [pc, #92]	; (8003b80 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b28:	4a14      	ldr	r2, [pc, #80]	; (8003b7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b2a:	68d2      	ldr	r2, [r2, #12]
 8003b2c:	0a12      	lsrs	r2, r2, #8
 8003b2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b32:	fb02 f303 	mul.w	r3, r2, r3
 8003b36:	617b      	str	r3, [r7, #20]
    break;
 8003b38:	e00c      	b.n	8003b54 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b3a:	4a12      	ldr	r2, [pc, #72]	; (8003b84 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b42:	4a0e      	ldr	r2, [pc, #56]	; (8003b7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b44:	68d2      	ldr	r2, [r2, #12]
 8003b46:	0a12      	lsrs	r2, r2, #8
 8003b48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b4c:	fb02 f303 	mul.w	r3, r2, r3
 8003b50:	617b      	str	r3, [r7, #20]
    break;
 8003b52:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b54:	4b09      	ldr	r3, [pc, #36]	; (8003b7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	0e5b      	lsrs	r3, r3, #25
 8003b5a:	f003 0303 	and.w	r3, r3, #3
 8003b5e:	3301      	adds	r3, #1
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b6e:	687b      	ldr	r3, [r7, #4]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	016e3600 	.word	0x016e3600
 8003b84:	00f42400 	.word	0x00f42400

08003b88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b90:	2300      	movs	r3, #0
 8003b92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b94:	2300      	movs	r3, #0
 8003b96:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8098 	beq.w	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003baa:	4b43      	ldr	r3, [pc, #268]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10d      	bne.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb6:	4b40      	ldr	r3, [pc, #256]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bba:	4a3f      	ldr	r2, [pc, #252]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc0:	6593      	str	r3, [r2, #88]	; 0x58
 8003bc2:	4b3d      	ldr	r3, [pc, #244]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bd2:	4b3a      	ldr	r3, [pc, #232]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a39      	ldr	r2, [pc, #228]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bdc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bde:	f7fd fd45 	bl	800166c <HAL_GetTick>
 8003be2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003be4:	e009      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be6:	f7fd fd41 	bl	800166c <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d902      	bls.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	74fb      	strb	r3, [r7, #19]
        break;
 8003bf8:	e005      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bfa:	4b30      	ldr	r3, [pc, #192]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0ef      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003c06:	7cfb      	ldrb	r3, [r7, #19]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d159      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c0c:	4b2a      	ldr	r3, [pc, #168]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c16:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d01e      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d019      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c28:	4b23      	ldr	r3, [pc, #140]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c32:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c34:	4b20      	ldr	r3, [pc, #128]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3a:	4a1f      	ldr	r2, [pc, #124]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c44:	4b1c      	ldr	r3, [pc, #112]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4a:	4a1b      	ldr	r2, [pc, #108]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c54:	4a18      	ldr	r2, [pc, #96]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d016      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c66:	f7fd fd01 	bl	800166c <HAL_GetTick>
 8003c6a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c6c:	e00b      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c6e:	f7fd fcfd 	bl	800166c <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d902      	bls.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	74fb      	strb	r3, [r7, #19]
            break;
 8003c84:	e006      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c86:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0ec      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003c94:	7cfb      	ldrb	r3, [r7, #19]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10b      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c9a:	4b07      	ldr	r3, [pc, #28]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ca8:	4903      	ldr	r1, [pc, #12]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003cb0:	e008      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cb2:	7cfb      	ldrb	r3, [r7, #19]
 8003cb4:	74bb      	strb	r3, [r7, #18]
 8003cb6:	e005      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc0:	7cfb      	ldrb	r3, [r7, #19]
 8003cc2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cc4:	7c7b      	ldrb	r3, [r7, #17]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d105      	bne.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cca:	4ba7      	ldr	r3, [pc, #668]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cce:	4aa6      	ldr	r2, [pc, #664]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cd4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ce2:	4ba1      	ldr	r3, [pc, #644]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce8:	f023 0203 	bic.w	r2, r3, #3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	499d      	ldr	r1, [pc, #628]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00a      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d04:	4b98      	ldr	r3, [pc, #608]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0a:	f023 020c 	bic.w	r2, r3, #12
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	4995      	ldr	r1, [pc, #596]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0304 	and.w	r3, r3, #4
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d26:	4b90      	ldr	r3, [pc, #576]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	498c      	ldr	r1, [pc, #560]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0308 	and.w	r3, r3, #8
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00a      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d48:	4b87      	ldr	r3, [pc, #540]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d4e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	4984      	ldr	r1, [pc, #528]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0310 	and.w	r3, r3, #16
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00a      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d6a:	4b7f      	ldr	r3, [pc, #508]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	497b      	ldr	r1, [pc, #492]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0320 	and.w	r3, r3, #32
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00a      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d8c:	4b76      	ldr	r3, [pc, #472]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	4973      	ldr	r1, [pc, #460]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00a      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003dae:	4b6e      	ldr	r3, [pc, #440]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	496a      	ldr	r1, [pc, #424]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00a      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dd0:	4b65      	ldr	r3, [pc, #404]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	4962      	ldr	r1, [pc, #392]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00a      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003df2:	4b5d      	ldr	r3, [pc, #372]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e00:	4959      	ldr	r1, [pc, #356]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e14:	4b54      	ldr	r3, [pc, #336]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e1a:	f023 0203 	bic.w	r2, r3, #3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e22:	4951      	ldr	r1, [pc, #324]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00a      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e36:	4b4c      	ldr	r3, [pc, #304]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e44:	4948      	ldr	r1, [pc, #288]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d015      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e58:	4b43      	ldr	r3, [pc, #268]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e66:	4940      	ldr	r1, [pc, #256]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e76:	d105      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e78:	4b3b      	ldr	r3, [pc, #236]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	4a3a      	ldr	r2, [pc, #232]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e82:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d015      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e90:	4b35      	ldr	r3, [pc, #212]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e96:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e9e:	4932      	ldr	r1, [pc, #200]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eaa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eae:	d105      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eb0:	4b2d      	ldr	r3, [pc, #180]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	4a2c      	ldr	r2, [pc, #176]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003eba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d015      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ec8:	4b27      	ldr	r3, [pc, #156]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ece:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed6:	4924      	ldr	r1, [pc, #144]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ee6:	d105      	bne.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ee8:	4b1f      	ldr	r3, [pc, #124]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	4a1e      	ldr	r2, [pc, #120]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ef2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d015      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f00:	4b19      	ldr	r3, [pc, #100]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0e:	4916      	ldr	r1, [pc, #88]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f1e:	d105      	bne.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f20:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	4a10      	ldr	r2, [pc, #64]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f2a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d019      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f38:	4b0b      	ldr	r3, [pc, #44]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	4908      	ldr	r1, [pc, #32]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f56:	d109      	bne.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f58:	4b03      	ldr	r3, [pc, #12]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4a02      	ldr	r2, [pc, #8]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f62:	60d3      	str	r3, [r2, #12]
 8003f64:	e002      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003f66:	bf00      	nop
 8003f68:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d015      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f78:	4b29      	ldr	r3, [pc, #164]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f86:	4926      	ldr	r1, [pc, #152]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f96:	d105      	bne.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f98:	4b21      	ldr	r3, [pc, #132]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	4a20      	ldr	r2, [pc, #128]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003f9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d015      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003fb0:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fbe:	4918      	ldr	r1, [pc, #96]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fce:	d105      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003fd0:	4b13      	ldr	r3, [pc, #76]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	4a12      	ldr	r2, [pc, #72]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003fd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fda:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d015      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003fe8:	4b0d      	ldr	r3, [pc, #52]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003fea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003fee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff6:	490a      	ldr	r1, [pc, #40]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004002:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004006:	d105      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004008:	4b05      	ldr	r3, [pc, #20]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	4a04      	ldr	r2, [pc, #16]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800400e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004012:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004014:	7cbb      	ldrb	r3, [r7, #18]
}
 8004016:	4618      	mov	r0, r3
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40021000 	.word	0x40021000

08004024 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e049      	b.n	80040ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f841 	bl	80040d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3304      	adds	r3, #4
 8004060:	4619      	mov	r1, r3
 8004062:	4610      	mov	r0, r2
 8004064:	f000 fbca 	bl	80047fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80040d2:	b480      	push	{r7}
 80040d4:	b083      	sub	sp, #12
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
	...

080040e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d001      	beq.n	8004100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e054      	b.n	80041aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68da      	ldr	r2, [r3, #12]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a26      	ldr	r2, [pc, #152]	; (80041b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d022      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x80>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412a:	d01d      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x80>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a22      	ldr	r2, [pc, #136]	; (80041bc <HAL_TIM_Base_Start_IT+0xd4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d018      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x80>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a21      	ldr	r2, [pc, #132]	; (80041c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d013      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x80>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a1f      	ldr	r2, [pc, #124]	; (80041c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d00e      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x80>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a1e      	ldr	r2, [pc, #120]	; (80041c8 <HAL_TIM_Base_Start_IT+0xe0>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d009      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x80>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a1c      	ldr	r2, [pc, #112]	; (80041cc <HAL_TIM_Base_Start_IT+0xe4>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d004      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x80>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a1b      	ldr	r2, [pc, #108]	; (80041d0 <HAL_TIM_Base_Start_IT+0xe8>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d115      	bne.n	8004194 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	4b19      	ldr	r3, [pc, #100]	; (80041d4 <HAL_TIM_Base_Start_IT+0xec>)
 8004170:	4013      	ands	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2b06      	cmp	r3, #6
 8004178:	d015      	beq.n	80041a6 <HAL_TIM_Base_Start_IT+0xbe>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004180:	d011      	beq.n	80041a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f042 0201 	orr.w	r2, r2, #1
 8004190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004192:	e008      	b.n	80041a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f042 0201 	orr.w	r2, r2, #1
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	e000      	b.n	80041a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	40012c00 	.word	0x40012c00
 80041bc:	40000400 	.word	0x40000400
 80041c0:	40000800 	.word	0x40000800
 80041c4:	40000c00 	.word	0x40000c00
 80041c8:	40013400 	.word	0x40013400
 80041cc:	40014000 	.word	0x40014000
 80041d0:	40015000 	.word	0x40015000
 80041d4:	00010007 	.word	0x00010007

080041d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d101      	bne.n	80041ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e049      	b.n	800427e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d106      	bne.n	8004204 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f7fc ffbe 	bl	8001180 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3304      	adds	r3, #4
 8004214:	4619      	mov	r1, r3
 8004216:	4610      	mov	r0, r2
 8004218:	f000 faf0 	bl	80047fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b082      	sub	sp, #8
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b02      	cmp	r3, #2
 800429a:	d122      	bne.n	80042e2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d11b      	bne.n	80042e2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f06f 0202 	mvn.w	r2, #2
 80042b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	f003 0303 	and.w	r3, r3, #3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 fa79 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 80042ce:	e005      	b.n	80042dc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 fa6b 	bl	80047ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 fa7c 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d122      	bne.n	8004336 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f003 0304 	and.w	r3, r3, #4
 80042fa:	2b04      	cmp	r3, #4
 80042fc:	d11b      	bne.n	8004336 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f06f 0204 	mvn.w	r2, #4
 8004306:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2202      	movs	r2, #2
 800430c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004318:	2b00      	cmp	r3, #0
 800431a:	d003      	beq.n	8004324 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 fa4f 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 8004322:	e005      	b.n	8004330 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 fa41 	bl	80047ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fa52 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b08      	cmp	r3, #8
 8004342:	d122      	bne.n	800438a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b08      	cmp	r3, #8
 8004350:	d11b      	bne.n	800438a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f06f 0208 	mvn.w	r2, #8
 800435a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2204      	movs	r2, #4
 8004360:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	69db      	ldr	r3, [r3, #28]
 8004368:	f003 0303 	and.w	r3, r3, #3
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fa25 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 8004376:	e005      	b.n	8004384 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 fa17 	bl	80047ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fa28 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b10      	cmp	r3, #16
 8004396:	d122      	bne.n	80043de <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f003 0310 	and.w	r3, r3, #16
 80043a2:	2b10      	cmp	r3, #16
 80043a4:	d11b      	bne.n	80043de <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f06f 0210 	mvn.w	r2, #16
 80043ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2208      	movs	r2, #8
 80043b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f9fb 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 80043ca:	e005      	b.n	80043d8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f9ed 	bl	80047ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f9fe 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d10e      	bne.n	800440a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d107      	bne.n	800440a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f06f 0201 	mvn.w	r2, #1
 8004402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f7fc fc0f 	bl	8000c28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004414:	2b80      	cmp	r3, #128	; 0x80
 8004416:	d10e      	bne.n	8004436 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004422:	2b80      	cmp	r3, #128	; 0x80
 8004424:	d107      	bne.n	8004436 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800442e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f001 f82b 	bl	800548c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004440:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004444:	d10e      	bne.n	8004464 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004450:	2b80      	cmp	r3, #128	; 0x80
 8004452:	d107      	bne.n	8004464 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800445c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f001 f81e 	bl	80054a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800446e:	2b40      	cmp	r3, #64	; 0x40
 8004470:	d10e      	bne.n	8004490 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800447c:	2b40      	cmp	r3, #64	; 0x40
 800447e:	d107      	bne.n	8004490 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f9ac 	bl	80047e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	f003 0320 	and.w	r3, r3, #32
 800449a:	2b20      	cmp	r3, #32
 800449c:	d10e      	bne.n	80044bc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	f003 0320 	and.w	r3, r3, #32
 80044a8:	2b20      	cmp	r3, #32
 80044aa:	d107      	bne.n	80044bc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f06f 0220 	mvn.w	r2, #32
 80044b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 ffde 	bl	8005478 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044ca:	d10f      	bne.n	80044ec <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044da:	d107      	bne.n	80044ec <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80044e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 ffe4 	bl	80054b4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044fa:	d10f      	bne.n	800451c <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004506:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800450a:	d107      	bne.n	800451c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 ffd6 	bl	80054c8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004526:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800452a:	d10f      	bne.n	800454c <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004536:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800453a:	d107      	bne.n	800454c <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 ffc8 	bl	80054dc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004556:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800455a:	d10f      	bne.n	800457c <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004566:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800456a:	d107      	bne.n	800457c <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 ffba 	bl	80054f0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800457c:	bf00      	nop
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004590:	2300      	movs	r3, #0
 8004592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800459a:	2b01      	cmp	r3, #1
 800459c:	d101      	bne.n	80045a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800459e:	2302      	movs	r3, #2
 80045a0:	e0ff      	b.n	80047a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b14      	cmp	r3, #20
 80045ae:	f200 80f0 	bhi.w	8004792 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80045b2:	a201      	add	r2, pc, #4	; (adr r2, 80045b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b8:	0800460d 	.word	0x0800460d
 80045bc:	08004793 	.word	0x08004793
 80045c0:	08004793 	.word	0x08004793
 80045c4:	08004793 	.word	0x08004793
 80045c8:	0800464d 	.word	0x0800464d
 80045cc:	08004793 	.word	0x08004793
 80045d0:	08004793 	.word	0x08004793
 80045d4:	08004793 	.word	0x08004793
 80045d8:	0800468f 	.word	0x0800468f
 80045dc:	08004793 	.word	0x08004793
 80045e0:	08004793 	.word	0x08004793
 80045e4:	08004793 	.word	0x08004793
 80045e8:	080046cf 	.word	0x080046cf
 80045ec:	08004793 	.word	0x08004793
 80045f0:	08004793 	.word	0x08004793
 80045f4:	08004793 	.word	0x08004793
 80045f8:	08004711 	.word	0x08004711
 80045fc:	08004793 	.word	0x08004793
 8004600:	08004793 	.word	0x08004793
 8004604:	08004793 	.word	0x08004793
 8004608:	08004751 	.word	0x08004751
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68b9      	ldr	r1, [r7, #8]
 8004612:	4618      	mov	r0, r3
 8004614:	f000 f99a 	bl	800494c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699a      	ldr	r2, [r3, #24]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0208 	orr.w	r2, r2, #8
 8004626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	699a      	ldr	r2, [r3, #24]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f022 0204 	bic.w	r2, r2, #4
 8004636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6999      	ldr	r1, [r3, #24]
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	691a      	ldr	r2, [r3, #16]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	430a      	orrs	r2, r1
 8004648:	619a      	str	r2, [r3, #24]
      break;
 800464a:	e0a5      	b.n	8004798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68b9      	ldr	r1, [r7, #8]
 8004652:	4618      	mov	r0, r3
 8004654:	f000 fa14 	bl	8004a80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	699a      	ldr	r2, [r3, #24]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	699a      	ldr	r2, [r3, #24]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6999      	ldr	r1, [r3, #24]
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	021a      	lsls	r2, r3, #8
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	619a      	str	r2, [r3, #24]
      break;
 800468c:	e084      	b.n	8004798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68b9      	ldr	r1, [r7, #8]
 8004694:	4618      	mov	r0, r3
 8004696:	f000 fa87 	bl	8004ba8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	69da      	ldr	r2, [r3, #28]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f042 0208 	orr.w	r2, r2, #8
 80046a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	69da      	ldr	r2, [r3, #28]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 0204 	bic.w	r2, r2, #4
 80046b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	69d9      	ldr	r1, [r3, #28]
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	691a      	ldr	r2, [r3, #16]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	430a      	orrs	r2, r1
 80046ca:	61da      	str	r2, [r3, #28]
      break;
 80046cc:	e064      	b.n	8004798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68b9      	ldr	r1, [r7, #8]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 faf9 	bl	8004ccc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	69da      	ldr	r2, [r3, #28]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	69da      	ldr	r2, [r3, #28]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69d9      	ldr	r1, [r3, #28]
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	021a      	lsls	r2, r3, #8
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	430a      	orrs	r2, r1
 800470c:	61da      	str	r2, [r3, #28]
      break;
 800470e:	e043      	b.n	8004798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68b9      	ldr	r1, [r7, #8]
 8004716:	4618      	mov	r0, r3
 8004718:	f000 fb6c 	bl	8004df4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 0208 	orr.w	r2, r2, #8
 800472a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 0204 	bic.w	r2, r2, #4
 800473a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	691a      	ldr	r2, [r3, #16]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	430a      	orrs	r2, r1
 800474c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800474e:	e023      	b.n	8004798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68b9      	ldr	r1, [r7, #8]
 8004756:	4618      	mov	r0, r3
 8004758:	f000 fbb6 	bl	8004ec8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800476a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800477a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	021a      	lsls	r2, r3, #8
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	430a      	orrs	r2, r1
 800478e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004790:	e002      	b.n	8004798 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	75fb      	strb	r3, [r7, #23]
      break;
 8004796:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3718      	adds	r7, #24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop

080047ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a46      	ldr	r2, [pc, #280]	; (8004928 <TIM_Base_SetConfig+0x12c>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d017      	beq.n	8004844 <TIM_Base_SetConfig+0x48>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800481a:	d013      	beq.n	8004844 <TIM_Base_SetConfig+0x48>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a43      	ldr	r2, [pc, #268]	; (800492c <TIM_Base_SetConfig+0x130>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00f      	beq.n	8004844 <TIM_Base_SetConfig+0x48>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a42      	ldr	r2, [pc, #264]	; (8004930 <TIM_Base_SetConfig+0x134>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00b      	beq.n	8004844 <TIM_Base_SetConfig+0x48>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a41      	ldr	r2, [pc, #260]	; (8004934 <TIM_Base_SetConfig+0x138>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d007      	beq.n	8004844 <TIM_Base_SetConfig+0x48>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a40      	ldr	r2, [pc, #256]	; (8004938 <TIM_Base_SetConfig+0x13c>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <TIM_Base_SetConfig+0x48>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a3f      	ldr	r2, [pc, #252]	; (800493c <TIM_Base_SetConfig+0x140>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d108      	bne.n	8004856 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a33      	ldr	r2, [pc, #204]	; (8004928 <TIM_Base_SetConfig+0x12c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d023      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004864:	d01f      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a30      	ldr	r2, [pc, #192]	; (800492c <TIM_Base_SetConfig+0x130>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d01b      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a2f      	ldr	r2, [pc, #188]	; (8004930 <TIM_Base_SetConfig+0x134>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d017      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a2e      	ldr	r2, [pc, #184]	; (8004934 <TIM_Base_SetConfig+0x138>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d013      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a2d      	ldr	r2, [pc, #180]	; (8004938 <TIM_Base_SetConfig+0x13c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d00f      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a2d      	ldr	r2, [pc, #180]	; (8004940 <TIM_Base_SetConfig+0x144>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00b      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a2c      	ldr	r2, [pc, #176]	; (8004944 <TIM_Base_SetConfig+0x148>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d007      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a2b      	ldr	r2, [pc, #172]	; (8004948 <TIM_Base_SetConfig+0x14c>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d003      	beq.n	80048a6 <TIM_Base_SetConfig+0xaa>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a26      	ldr	r2, [pc, #152]	; (800493c <TIM_Base_SetConfig+0x140>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d108      	bne.n	80048b8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a12      	ldr	r2, [pc, #72]	; (8004928 <TIM_Base_SetConfig+0x12c>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d013      	beq.n	800490c <TIM_Base_SetConfig+0x110>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a14      	ldr	r2, [pc, #80]	; (8004938 <TIM_Base_SetConfig+0x13c>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d00f      	beq.n	800490c <TIM_Base_SetConfig+0x110>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a14      	ldr	r2, [pc, #80]	; (8004940 <TIM_Base_SetConfig+0x144>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d00b      	beq.n	800490c <TIM_Base_SetConfig+0x110>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a13      	ldr	r2, [pc, #76]	; (8004944 <TIM_Base_SetConfig+0x148>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d007      	beq.n	800490c <TIM_Base_SetConfig+0x110>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a12      	ldr	r2, [pc, #72]	; (8004948 <TIM_Base_SetConfig+0x14c>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d003      	beq.n	800490c <TIM_Base_SetConfig+0x110>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a0d      	ldr	r2, [pc, #52]	; (800493c <TIM_Base_SetConfig+0x140>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d103      	bne.n	8004914 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	615a      	str	r2, [r3, #20]
}
 800491a:	bf00      	nop
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	40012c00 	.word	0x40012c00
 800492c:	40000400 	.word	0x40000400
 8004930:	40000800 	.word	0x40000800
 8004934:	40000c00 	.word	0x40000c00
 8004938:	40013400 	.word	0x40013400
 800493c:	40015000 	.word	0x40015000
 8004940:	40014000 	.word	0x40014000
 8004944:	40014400 	.word	0x40014400
 8004948:	40014800 	.word	0x40014800

0800494c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800494c:	b480      	push	{r7}
 800494e:	b087      	sub	sp, #28
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
 800495a:	f023 0201 	bic.w	r2, r3, #1
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800497a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800497e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f023 0303 	bic.w	r3, r3, #3
 8004986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	4313      	orrs	r3, r2
 8004990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f023 0302 	bic.w	r3, r3, #2
 8004998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a30      	ldr	r2, [pc, #192]	; (8004a68 <TIM_OC1_SetConfig+0x11c>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d013      	beq.n	80049d4 <TIM_OC1_SetConfig+0x88>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a2f      	ldr	r2, [pc, #188]	; (8004a6c <TIM_OC1_SetConfig+0x120>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00f      	beq.n	80049d4 <TIM_OC1_SetConfig+0x88>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a2e      	ldr	r2, [pc, #184]	; (8004a70 <TIM_OC1_SetConfig+0x124>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d00b      	beq.n	80049d4 <TIM_OC1_SetConfig+0x88>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a2d      	ldr	r2, [pc, #180]	; (8004a74 <TIM_OC1_SetConfig+0x128>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d007      	beq.n	80049d4 <TIM_OC1_SetConfig+0x88>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a2c      	ldr	r2, [pc, #176]	; (8004a78 <TIM_OC1_SetConfig+0x12c>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d003      	beq.n	80049d4 <TIM_OC1_SetConfig+0x88>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a2b      	ldr	r2, [pc, #172]	; (8004a7c <TIM_OC1_SetConfig+0x130>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d10c      	bne.n	80049ee <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	f023 0308 	bic.w	r3, r3, #8
 80049da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f023 0304 	bic.w	r3, r3, #4
 80049ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a1d      	ldr	r2, [pc, #116]	; (8004a68 <TIM_OC1_SetConfig+0x11c>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d013      	beq.n	8004a1e <TIM_OC1_SetConfig+0xd2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a1c      	ldr	r2, [pc, #112]	; (8004a6c <TIM_OC1_SetConfig+0x120>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d00f      	beq.n	8004a1e <TIM_OC1_SetConfig+0xd2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a1b      	ldr	r2, [pc, #108]	; (8004a70 <TIM_OC1_SetConfig+0x124>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d00b      	beq.n	8004a1e <TIM_OC1_SetConfig+0xd2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a1a      	ldr	r2, [pc, #104]	; (8004a74 <TIM_OC1_SetConfig+0x128>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d007      	beq.n	8004a1e <TIM_OC1_SetConfig+0xd2>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a19      	ldr	r2, [pc, #100]	; (8004a78 <TIM_OC1_SetConfig+0x12c>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d003      	beq.n	8004a1e <TIM_OC1_SetConfig+0xd2>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a18      	ldr	r2, [pc, #96]	; (8004a7c <TIM_OC1_SetConfig+0x130>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d111      	bne.n	8004a42 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	693a      	ldr	r2, [r7, #16]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	693a      	ldr	r2, [r7, #16]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	621a      	str	r2, [r3, #32]
}
 8004a5c:	bf00      	nop
 8004a5e:	371c      	adds	r7, #28
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr
 8004a68:	40012c00 	.word	0x40012c00
 8004a6c:	40013400 	.word	0x40013400
 8004a70:	40014000 	.word	0x40014000
 8004a74:	40014400 	.word	0x40014400
 8004a78:	40014800 	.word	0x40014800
 8004a7c:	40015000 	.word	0x40015000

08004a80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	f023 0210 	bic.w	r2, r3, #16
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004aae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	021b      	lsls	r3, r3, #8
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f023 0320 	bic.w	r3, r3, #32
 8004ace:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a2c      	ldr	r2, [pc, #176]	; (8004b90 <TIM_OC2_SetConfig+0x110>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d007      	beq.n	8004af4 <TIM_OC2_SetConfig+0x74>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a2b      	ldr	r2, [pc, #172]	; (8004b94 <TIM_OC2_SetConfig+0x114>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d003      	beq.n	8004af4 <TIM_OC2_SetConfig+0x74>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a2a      	ldr	r2, [pc, #168]	; (8004b98 <TIM_OC2_SetConfig+0x118>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d10d      	bne.n	8004b10 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004afa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a1f      	ldr	r2, [pc, #124]	; (8004b90 <TIM_OC2_SetConfig+0x110>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d013      	beq.n	8004b40 <TIM_OC2_SetConfig+0xc0>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a1e      	ldr	r2, [pc, #120]	; (8004b94 <TIM_OC2_SetConfig+0x114>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00f      	beq.n	8004b40 <TIM_OC2_SetConfig+0xc0>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a1e      	ldr	r2, [pc, #120]	; (8004b9c <TIM_OC2_SetConfig+0x11c>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d00b      	beq.n	8004b40 <TIM_OC2_SetConfig+0xc0>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a1d      	ldr	r2, [pc, #116]	; (8004ba0 <TIM_OC2_SetConfig+0x120>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d007      	beq.n	8004b40 <TIM_OC2_SetConfig+0xc0>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a1c      	ldr	r2, [pc, #112]	; (8004ba4 <TIM_OC2_SetConfig+0x124>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d003      	beq.n	8004b40 <TIM_OC2_SetConfig+0xc0>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a17      	ldr	r2, [pc, #92]	; (8004b98 <TIM_OC2_SetConfig+0x118>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d113      	bne.n	8004b68 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	621a      	str	r2, [r3, #32]
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	40012c00 	.word	0x40012c00
 8004b94:	40013400 	.word	0x40013400
 8004b98:	40015000 	.word	0x40015000
 8004b9c:	40014000 	.word	0x40014000
 8004ba0:	40014400 	.word	0x40014400
 8004ba4:	40014800 	.word	0x40014800

08004ba8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f023 0303 	bic.w	r3, r3, #3
 8004be2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	021b      	lsls	r3, r3, #8
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a2b      	ldr	r2, [pc, #172]	; (8004cb4 <TIM_OC3_SetConfig+0x10c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d007      	beq.n	8004c1a <TIM_OC3_SetConfig+0x72>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a2a      	ldr	r2, [pc, #168]	; (8004cb8 <TIM_OC3_SetConfig+0x110>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d003      	beq.n	8004c1a <TIM_OC3_SetConfig+0x72>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a29      	ldr	r2, [pc, #164]	; (8004cbc <TIM_OC3_SetConfig+0x114>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d10d      	bne.n	8004c36 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	021b      	lsls	r3, r3, #8
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a1e      	ldr	r2, [pc, #120]	; (8004cb4 <TIM_OC3_SetConfig+0x10c>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d013      	beq.n	8004c66 <TIM_OC3_SetConfig+0xbe>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a1d      	ldr	r2, [pc, #116]	; (8004cb8 <TIM_OC3_SetConfig+0x110>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d00f      	beq.n	8004c66 <TIM_OC3_SetConfig+0xbe>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a1d      	ldr	r2, [pc, #116]	; (8004cc0 <TIM_OC3_SetConfig+0x118>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00b      	beq.n	8004c66 <TIM_OC3_SetConfig+0xbe>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a1c      	ldr	r2, [pc, #112]	; (8004cc4 <TIM_OC3_SetConfig+0x11c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d007      	beq.n	8004c66 <TIM_OC3_SetConfig+0xbe>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a1b      	ldr	r2, [pc, #108]	; (8004cc8 <TIM_OC3_SetConfig+0x120>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d003      	beq.n	8004c66 <TIM_OC3_SetConfig+0xbe>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a16      	ldr	r2, [pc, #88]	; (8004cbc <TIM_OC3_SetConfig+0x114>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d113      	bne.n	8004c8e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	011b      	lsls	r3, r3, #4
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	011b      	lsls	r3, r3, #4
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	621a      	str	r2, [r3, #32]
}
 8004ca8:	bf00      	nop
 8004caa:	371c      	adds	r7, #28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	40012c00 	.word	0x40012c00
 8004cb8:	40013400 	.word	0x40013400
 8004cbc:	40015000 	.word	0x40015000
 8004cc0:	40014000 	.word	0x40014000
 8004cc4:	40014400 	.word	0x40014400
 8004cc8:	40014800 	.word	0x40014800

08004ccc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	021b      	lsls	r3, r3, #8
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	031b      	lsls	r3, r3, #12
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a2c      	ldr	r2, [pc, #176]	; (8004ddc <TIM_OC4_SetConfig+0x110>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d007      	beq.n	8004d40 <TIM_OC4_SetConfig+0x74>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a2b      	ldr	r2, [pc, #172]	; (8004de0 <TIM_OC4_SetConfig+0x114>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d003      	beq.n	8004d40 <TIM_OC4_SetConfig+0x74>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a2a      	ldr	r2, [pc, #168]	; (8004de4 <TIM_OC4_SetConfig+0x118>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d10d      	bne.n	8004d5c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	031b      	lsls	r3, r3, #12
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a1f      	ldr	r2, [pc, #124]	; (8004ddc <TIM_OC4_SetConfig+0x110>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d013      	beq.n	8004d8c <TIM_OC4_SetConfig+0xc0>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a1e      	ldr	r2, [pc, #120]	; (8004de0 <TIM_OC4_SetConfig+0x114>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d00f      	beq.n	8004d8c <TIM_OC4_SetConfig+0xc0>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a1e      	ldr	r2, [pc, #120]	; (8004de8 <TIM_OC4_SetConfig+0x11c>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d00b      	beq.n	8004d8c <TIM_OC4_SetConfig+0xc0>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a1d      	ldr	r2, [pc, #116]	; (8004dec <TIM_OC4_SetConfig+0x120>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d007      	beq.n	8004d8c <TIM_OC4_SetConfig+0xc0>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a1c      	ldr	r2, [pc, #112]	; (8004df0 <TIM_OC4_SetConfig+0x124>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d003      	beq.n	8004d8c <TIM_OC4_SetConfig+0xc0>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a17      	ldr	r2, [pc, #92]	; (8004de4 <TIM_OC4_SetConfig+0x118>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d113      	bne.n	8004db4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d92:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d9a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	695b      	ldr	r3, [r3, #20]
 8004da0:	019b      	lsls	r3, r3, #6
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	019b      	lsls	r3, r3, #6
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	621a      	str	r2, [r3, #32]
}
 8004dce:	bf00      	nop
 8004dd0:	371c      	adds	r7, #28
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	40012c00 	.word	0x40012c00
 8004de0:	40013400 	.word	0x40013400
 8004de4:	40015000 	.word	0x40015000
 8004de8:	40014000 	.word	0x40014000
 8004dec:	40014400 	.word	0x40014400
 8004df0:	40014800 	.word	0x40014800

08004df4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e38:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	041b      	lsls	r3, r3, #16
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a19      	ldr	r2, [pc, #100]	; (8004eb0 <TIM_OC5_SetConfig+0xbc>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d013      	beq.n	8004e76 <TIM_OC5_SetConfig+0x82>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a18      	ldr	r2, [pc, #96]	; (8004eb4 <TIM_OC5_SetConfig+0xc0>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d00f      	beq.n	8004e76 <TIM_OC5_SetConfig+0x82>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a17      	ldr	r2, [pc, #92]	; (8004eb8 <TIM_OC5_SetConfig+0xc4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00b      	beq.n	8004e76 <TIM_OC5_SetConfig+0x82>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a16      	ldr	r2, [pc, #88]	; (8004ebc <TIM_OC5_SetConfig+0xc8>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d007      	beq.n	8004e76 <TIM_OC5_SetConfig+0x82>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a15      	ldr	r2, [pc, #84]	; (8004ec0 <TIM_OC5_SetConfig+0xcc>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d003      	beq.n	8004e76 <TIM_OC5_SetConfig+0x82>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a14      	ldr	r2, [pc, #80]	; (8004ec4 <TIM_OC5_SetConfig+0xd0>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d109      	bne.n	8004e8a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	621a      	str	r2, [r3, #32]
}
 8004ea4:	bf00      	nop
 8004ea6:	371c      	adds	r7, #28
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	40012c00 	.word	0x40012c00
 8004eb4:	40013400 	.word	0x40013400
 8004eb8:	40014000 	.word	0x40014000
 8004ebc:	40014400 	.word	0x40014400
 8004ec0:	40014800 	.word	0x40014800
 8004ec4:	40015000 	.word	0x40015000

08004ec8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a1b      	ldr	r3, [r3, #32]
 8004ed6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ef6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	021b      	lsls	r3, r3, #8
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	051b      	lsls	r3, r3, #20
 8004f16:	693a      	ldr	r2, [r7, #16]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a1a      	ldr	r2, [pc, #104]	; (8004f88 <TIM_OC6_SetConfig+0xc0>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d013      	beq.n	8004f4c <TIM_OC6_SetConfig+0x84>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a19      	ldr	r2, [pc, #100]	; (8004f8c <TIM_OC6_SetConfig+0xc4>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d00f      	beq.n	8004f4c <TIM_OC6_SetConfig+0x84>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a18      	ldr	r2, [pc, #96]	; (8004f90 <TIM_OC6_SetConfig+0xc8>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00b      	beq.n	8004f4c <TIM_OC6_SetConfig+0x84>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a17      	ldr	r2, [pc, #92]	; (8004f94 <TIM_OC6_SetConfig+0xcc>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d007      	beq.n	8004f4c <TIM_OC6_SetConfig+0x84>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a16      	ldr	r2, [pc, #88]	; (8004f98 <TIM_OC6_SetConfig+0xd0>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d003      	beq.n	8004f4c <TIM_OC6_SetConfig+0x84>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a15      	ldr	r2, [pc, #84]	; (8004f9c <TIM_OC6_SetConfig+0xd4>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d109      	bne.n	8004f60 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	029b      	lsls	r3, r3, #10
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	621a      	str	r2, [r3, #32]
}
 8004f7a:	bf00      	nop
 8004f7c:	371c      	adds	r7, #28
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	40012c00 	.word	0x40012c00
 8004f8c:	40013400 	.word	0x40013400
 8004f90:	40014000 	.word	0x40014000
 8004f94:	40014400 	.word	0x40014400
 8004f98:	40014800 	.word	0x40014800
 8004f9c:	40015000 	.word	0x40015000

08004fa0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b087      	sub	sp, #28
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
 8004fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a1b      	ldr	r3, [r3, #32]
 8004fb2:	f023 0201 	bic.w	r2, r3, #1
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4a28      	ldr	r2, [pc, #160]	; (800506c <TIM_TI1_SetConfig+0xcc>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d01b      	beq.n	8005006 <TIM_TI1_SetConfig+0x66>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fd4:	d017      	beq.n	8005006 <TIM_TI1_SetConfig+0x66>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	4a25      	ldr	r2, [pc, #148]	; (8005070 <TIM_TI1_SetConfig+0xd0>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d013      	beq.n	8005006 <TIM_TI1_SetConfig+0x66>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4a24      	ldr	r2, [pc, #144]	; (8005074 <TIM_TI1_SetConfig+0xd4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d00f      	beq.n	8005006 <TIM_TI1_SetConfig+0x66>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4a23      	ldr	r2, [pc, #140]	; (8005078 <TIM_TI1_SetConfig+0xd8>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d00b      	beq.n	8005006 <TIM_TI1_SetConfig+0x66>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	4a22      	ldr	r2, [pc, #136]	; (800507c <TIM_TI1_SetConfig+0xdc>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d007      	beq.n	8005006 <TIM_TI1_SetConfig+0x66>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	4a21      	ldr	r2, [pc, #132]	; (8005080 <TIM_TI1_SetConfig+0xe0>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d003      	beq.n	8005006 <TIM_TI1_SetConfig+0x66>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	4a20      	ldr	r2, [pc, #128]	; (8005084 <TIM_TI1_SetConfig+0xe4>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d101      	bne.n	800500a <TIM_TI1_SetConfig+0x6a>
 8005006:	2301      	movs	r3, #1
 8005008:	e000      	b.n	800500c <TIM_TI1_SetConfig+0x6c>
 800500a:	2300      	movs	r3, #0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d008      	beq.n	8005022 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f023 0303 	bic.w	r3, r3, #3
 8005016:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005018:	697a      	ldr	r2, [r7, #20]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4313      	orrs	r3, r2
 800501e:	617b      	str	r3, [r7, #20]
 8005020:	e003      	b.n	800502a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	f043 0301 	orr.w	r3, r3, #1
 8005028:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005030:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	b2db      	uxtb	r3, r3
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	4313      	orrs	r3, r2
 800503c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	f023 030a 	bic.w	r3, r3, #10
 8005044:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	f003 030a 	and.w	r3, r3, #10
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	4313      	orrs	r3, r2
 8005050:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	621a      	str	r2, [r3, #32]
}
 800505e:	bf00      	nop
 8005060:	371c      	adds	r7, #28
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	40012c00 	.word	0x40012c00
 8005070:	40000400 	.word	0x40000400
 8005074:	40000800 	.word	0x40000800
 8005078:	40000c00 	.word	0x40000c00
 800507c:	40013400 	.word	0x40013400
 8005080:	40014000 	.word	0x40014000
 8005084:	40015000 	.word	0x40015000

08005088 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b08a      	sub	sp, #40	; 0x28
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d101      	bne.n	800509c <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e0a0      	b.n	80051de <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d106      	bne.n	80050b6 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f7fc f885 	bl	80011c0 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2202      	movs	r2, #2
 80050ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	3304      	adds	r3, #4
 80050c6:	4619      	mov	r1, r3
 80050c8:	4610      	mov	r0, r2
 80050ca:	f7ff fb97 	bl	80047fc <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6819      	ldr	r1, [r3, #0]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	2203      	movs	r2, #3
 80050dc:	f7ff ff60 	bl	8004fa0 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 020c 	bic.w	r2, r2, #12
 80050ee:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6999      	ldr	r1, [r3, #24]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005110:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	6812      	ldr	r2, [r2, #0]
 800511c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005124:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689a      	ldr	r2, [r3, #8]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005134:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	6812      	ldr	r2, [r2, #0]
 8005140:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005144:	f023 0307 	bic.w	r3, r3, #7
 8005148:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689a      	ldr	r2, [r3, #8]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f042 0204 	orr.w	r2, r2, #4
 8005158:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800515a:	2300      	movs	r3, #0
 800515c:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800515e:	2300      	movs	r3, #0
 8005160:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005162:	2370      	movs	r3, #112	; 0x70
 8005164:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005166:	2300      	movs	r3, #0
 8005168:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800516a:	2300      	movs	r3, #0
 800516c:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800516e:	2300      	movs	r3, #0
 8005170:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f107 020c 	add.w	r2, r7, #12
 8005180:	4611      	mov	r1, r2
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff fc7c 	bl	8004a80 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800519a:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80051aa:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3728      	adds	r7, #40	; 0x28
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
	...

080051e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e074      	b.n	80052ea <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a34      	ldr	r2, [pc, #208]	; (80052f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d009      	beq.n	800523e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a33      	ldr	r2, [pc, #204]	; (80052fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d004      	beq.n	800523e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a31      	ldr	r2, [pc, #196]	; (8005300 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d108      	bne.n	8005250 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005244:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	4313      	orrs	r3, r2
 8005264:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a21      	ldr	r2, [pc, #132]	; (80052f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d022      	beq.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005280:	d01d      	beq.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a1f      	ldr	r2, [pc, #124]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d018      	beq.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a1d      	ldr	r2, [pc, #116]	; (8005308 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d013      	beq.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a1c      	ldr	r2, [pc, #112]	; (800530c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d00e      	beq.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a15      	ldr	r2, [pc, #84]	; (80052fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d009      	beq.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a18      	ldr	r2, [pc, #96]	; (8005310 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d004      	beq.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a11      	ldr	r2, [pc, #68]	; (8005300 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d10c      	bne.n	80052d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68ba      	ldr	r2, [r7, #8]
 80052d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3714      	adds	r7, #20
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	40012c00 	.word	0x40012c00
 80052fc:	40013400 	.word	0x40013400
 8005300:	40015000 	.word	0x40015000
 8005304:	40000400 	.word	0x40000400
 8005308:	40000800 	.word	0x40000800
 800530c:	40000c00 	.word	0x40000c00
 8005310:	40014000 	.word	0x40014000

08005314 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800531e:	2300      	movs	r3, #0
 8005320:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800532c:	2302      	movs	r3, #2
 800532e:	e096      	b.n	800545e <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	4313      	orrs	r3, r2
 8005360:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4313      	orrs	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	4313      	orrs	r3, r2
 800537c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	4313      	orrs	r3, r2
 800538a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005396:	4313      	orrs	r3, r2
 8005398:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	041b      	lsls	r3, r3, #16
 80053a6:	4313      	orrs	r3, r2
 80053a8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a2f      	ldr	r2, [pc, #188]	; (800546c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d009      	beq.n	80053c8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a2d      	ldr	r2, [pc, #180]	; (8005470 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d004      	beq.n	80053c8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a2c      	ldr	r2, [pc, #176]	; (8005474 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d106      	bne.n	80053d6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a24      	ldr	r2, [pc, #144]	; (800546c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d009      	beq.n	80053f4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a22      	ldr	r2, [pc, #136]	; (8005470 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d004      	beq.n	80053f4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a21      	ldr	r2, [pc, #132]	; (8005474 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d12b      	bne.n	800544c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fe:	051b      	lsls	r3, r3, #20
 8005400:	4313      	orrs	r3, r2
 8005402:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	4313      	orrs	r3, r2
 8005410:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	4313      	orrs	r3, r2
 800541e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a11      	ldr	r2, [pc, #68]	; (800546c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d009      	beq.n	800543e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a10      	ldr	r2, [pc, #64]	; (8005470 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d004      	beq.n	800543e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a0e      	ldr	r2, [pc, #56]	; (8005474 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d106      	bne.n	800544c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005448:	4313      	orrs	r3, r2
 800544a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	40012c00 	.word	0x40012c00
 8005470:	40013400 	.word	0x40013400
 8005474:	40015000 	.word	0x40015000

08005478 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e042      	b.n	800559c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800551c:	2b00      	cmp	r3, #0
 800551e:	d106      	bne.n	800552e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f7fb ffab 	bl	8001484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2224      	movs	r2, #36	; 0x24
 8005532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0201 	bic.w	r2, r2, #1
 8005544:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fc50 	bl	8005dec <UART_SetConfig>
 800554c:	4603      	mov	r3, r0
 800554e:	2b01      	cmp	r3, #1
 8005550:	d101      	bne.n	8005556 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e022      	b.n	800559c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555a:	2b00      	cmp	r3, #0
 800555c:	d002      	beq.n	8005564 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 ff40 	bl	80063e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005572:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689a      	ldr	r2, [r3, #8]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005582:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f042 0201 	orr.w	r2, r2, #1
 8005592:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 ffc7 	bl	8006528 <UART_CheckIdleState>
 800559a:	4603      	mov	r3, r0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08a      	sub	sp, #40	; 0x28
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	603b      	str	r3, [r7, #0]
 80055b0:	4613      	mov	r3, r2
 80055b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055ba:	2b20      	cmp	r3, #32
 80055bc:	f040 8083 	bne.w	80056c6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d002      	beq.n	80055cc <HAL_UART_Transmit+0x28>
 80055c6:	88fb      	ldrh	r3, [r7, #6]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e07b      	b.n	80056c8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d101      	bne.n	80055de <HAL_UART_Transmit+0x3a>
 80055da:	2302      	movs	r3, #2
 80055dc:	e074      	b.n	80056c8 <HAL_UART_Transmit+0x124>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2221      	movs	r2, #33	; 0x21
 80055f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055f6:	f7fc f839 	bl	800166c <HAL_GetTick>
 80055fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	88fa      	ldrh	r2, [r7, #6]
 8005600:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	88fa      	ldrh	r2, [r7, #6]
 8005608:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005614:	d108      	bne.n	8005628 <HAL_UART_Transmit+0x84>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d104      	bne.n	8005628 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800561e:	2300      	movs	r3, #0
 8005620:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	61bb      	str	r3, [r7, #24]
 8005626:	e003      	b.n	8005630 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800562c:	2300      	movs	r3, #0
 800562e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005638:	e02c      	b.n	8005694 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2200      	movs	r2, #0
 8005642:	2180      	movs	r1, #128	; 0x80
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 ffba 	bl	80065be <UART_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e039      	b.n	80056c8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10b      	bne.n	8005672 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	461a      	mov	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005668:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	3302      	adds	r3, #2
 800566e:	61bb      	str	r3, [r7, #24]
 8005670:	e007      	b.n	8005682 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	781a      	ldrb	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	3301      	adds	r3, #1
 8005680:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005688:	b29b      	uxth	r3, r3
 800568a:	3b01      	subs	r3, #1
 800568c:	b29a      	uxth	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800569a:	b29b      	uxth	r3, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1cc      	bne.n	800563a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	2200      	movs	r2, #0
 80056a8:	2140      	movs	r1, #64	; 0x40
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 ff87 	bl	80065be <UART_WaitOnFlagUntilTimeout>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d001      	beq.n	80056ba <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e006      	b.n	80056c8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2220      	movs	r2, #32
 80056be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80056c2:	2300      	movs	r3, #0
 80056c4:	e000      	b.n	80056c8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80056c6:	2302      	movs	r3, #2
  }
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3720      	adds	r7, #32
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b08a      	sub	sp, #40	; 0x28
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	4613      	mov	r3, r2
 80056dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056e4:	2b20      	cmp	r3, #32
 80056e6:	d142      	bne.n	800576e <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d002      	beq.n	80056f4 <HAL_UART_Receive_IT+0x24>
 80056ee:	88fb      	ldrh	r3, [r7, #6]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d101      	bne.n	80056f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e03b      	b.n	8005770 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d101      	bne.n	8005706 <HAL_UART_Receive_IT+0x36>
 8005702:	2302      	movs	r3, #2
 8005704:	e034      	b.n	8005770 <HAL_UART_Receive_IT+0xa0>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a17      	ldr	r2, [pc, #92]	; (8005778 <HAL_UART_Receive_IT+0xa8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d01f      	beq.n	800575e <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d018      	beq.n	800575e <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	e853 3f00 	ldrex	r3, [r3]
 8005738:	613b      	str	r3, [r7, #16]
   return(result);
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005740:	627b      	str	r3, [r7, #36]	; 0x24
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	461a      	mov	r2, r3
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	623b      	str	r3, [r7, #32]
 800574c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	69f9      	ldr	r1, [r7, #28]
 8005750:	6a3a      	ldr	r2, [r7, #32]
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	61bb      	str	r3, [r7, #24]
   return(result);
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e6      	bne.n	800572c <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800575e:	88fb      	ldrh	r3, [r7, #6]
 8005760:	461a      	mov	r2, r3
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 fff3 	bl	8006750 <UART_Start_Receive_IT>
 800576a:	4603      	mov	r3, r0
 800576c:	e000      	b.n	8005770 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800576e:	2302      	movs	r3, #2
  }
}
 8005770:	4618      	mov	r0, r3
 8005772:	3728      	adds	r7, #40	; 0x28
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40008000 	.word	0x40008000

0800577c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b0ba      	sub	sp, #232	; 0xe8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	69db      	ldr	r3, [r3, #28]
 800578a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80057a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80057a6:	f640 030f 	movw	r3, #2063	; 0x80f
 80057aa:	4013      	ands	r3, r2
 80057ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80057b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d11b      	bne.n	80057f0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80057b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057bc:	f003 0320 	and.w	r3, r3, #32
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d015      	beq.n	80057f0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80057c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057c8:	f003 0320 	and.w	r3, r3, #32
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d105      	bne.n	80057dc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80057d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d009      	beq.n	80057f0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 82d6 	beq.w	8005d92 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	4798      	blx	r3
      }
      return;
 80057ee:	e2d0      	b.n	8005d92 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80057f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f000 811f 	beq.w	8005a38 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80057fa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80057fe:	4b8b      	ldr	r3, [pc, #556]	; (8005a2c <HAL_UART_IRQHandler+0x2b0>)
 8005800:	4013      	ands	r3, r2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d106      	bne.n	8005814 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005806:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800580a:	4b89      	ldr	r3, [pc, #548]	; (8005a30 <HAL_UART_IRQHandler+0x2b4>)
 800580c:	4013      	ands	r3, r2
 800580e:	2b00      	cmp	r3, #0
 8005810:	f000 8112 	beq.w	8005a38 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d011      	beq.n	8005844 <HAL_UART_IRQHandler+0xc8>
 8005820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00b      	beq.n	8005844 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2201      	movs	r2, #1
 8005832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800583a:	f043 0201 	orr.w	r2, r3, #1
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d011      	beq.n	8005874 <HAL_UART_IRQHandler+0xf8>
 8005850:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00b      	beq.n	8005874 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2202      	movs	r2, #2
 8005862:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800586a:	f043 0204 	orr.w	r2, r3, #4
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	2b00      	cmp	r3, #0
 800587e:	d011      	beq.n	80058a4 <HAL_UART_IRQHandler+0x128>
 8005880:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00b      	beq.n	80058a4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2204      	movs	r2, #4
 8005892:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800589a:	f043 0202 	orr.w	r2, r3, #2
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80058a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058a8:	f003 0308 	and.w	r3, r3, #8
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d017      	beq.n	80058e0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80058b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058b4:	f003 0320 	and.w	r3, r3, #32
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d105      	bne.n	80058c8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80058bc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80058c0:	4b5a      	ldr	r3, [pc, #360]	; (8005a2c <HAL_UART_IRQHandler+0x2b0>)
 80058c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00b      	beq.n	80058e0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2208      	movs	r2, #8
 80058ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058d6:	f043 0208 	orr.w	r2, r3, #8
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80058e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d012      	beq.n	8005912 <HAL_UART_IRQHandler+0x196>
 80058ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00c      	beq.n	8005912 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005900:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005908:	f043 0220 	orr.w	r2, r3, #32
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005918:	2b00      	cmp	r3, #0
 800591a:	f000 823c 	beq.w	8005d96 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800591e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005922:	f003 0320 	and.w	r3, r3, #32
 8005926:	2b00      	cmp	r3, #0
 8005928:	d013      	beq.n	8005952 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800592a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800592e:	f003 0320 	and.w	r3, r3, #32
 8005932:	2b00      	cmp	r3, #0
 8005934:	d105      	bne.n	8005942 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005936:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800593a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d007      	beq.n	8005952 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005946:	2b00      	cmp	r3, #0
 8005948:	d003      	beq.n	8005952 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005958:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005966:	2b40      	cmp	r3, #64	; 0x40
 8005968:	d005      	beq.n	8005976 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800596a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800596e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005972:	2b00      	cmp	r3, #0
 8005974:	d04f      	beq.n	8005a16 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f001 f814 	bl	80069a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005986:	2b40      	cmp	r3, #64	; 0x40
 8005988:	d141      	bne.n	8005a0e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	3308      	adds	r3, #8
 8005990:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005994:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005998:	e853 3f00 	ldrex	r3, [r3]
 800599c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80059a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80059a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	3308      	adds	r3, #8
 80059b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80059b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80059ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80059c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80059c6:	e841 2300 	strex	r3, r2, [r1]
 80059ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80059ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1d9      	bne.n	800598a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d013      	beq.n	8005a06 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059e2:	4a14      	ldr	r2, [pc, #80]	; (8005a34 <HAL_UART_IRQHandler+0x2b8>)
 80059e4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fd f88d 	bl	8002b0a <HAL_DMA_Abort_IT>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d017      	beq.n	8005a26 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005a00:	4610      	mov	r0, r2
 8005a02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a04:	e00f      	b.n	8005a26 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 f9da 	bl	8005dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a0c:	e00b      	b.n	8005a26 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f9d6 	bl	8005dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a14:	e007      	b.n	8005a26 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f9d2 	bl	8005dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005a24:	e1b7      	b.n	8005d96 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a26:	bf00      	nop
    return;
 8005a28:	e1b5      	b.n	8005d96 <HAL_UART_IRQHandler+0x61a>
 8005a2a:	bf00      	nop
 8005a2c:	10000001 	.word	0x10000001
 8005a30:	04000120 	.word	0x04000120
 8005a34:	08006a71 	.word	0x08006a71

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	f040 814a 	bne.w	8005cd6 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a46:	f003 0310 	and.w	r3, r3, #16
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f000 8143 	beq.w	8005cd6 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a54:	f003 0310 	and.w	r3, r3, #16
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 813c 	beq.w	8005cd6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2210      	movs	r2, #16
 8005a64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a70:	2b40      	cmp	r3, #64	; 0x40
 8005a72:	f040 80b5 	bne.w	8005be0 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a82:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 8187 	beq.w	8005d9a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005a92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a96:	429a      	cmp	r2, r3
 8005a98:	f080 817f 	bcs.w	8005d9a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005aa2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0320 	and.w	r3, r3, #32
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f040 8086 	bne.w	8005bc4 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005ac4:	e853 3f00 	ldrex	r3, [r3]
 8005ac8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005acc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ad0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	461a      	mov	r2, r3
 8005ade:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005ae2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005ae6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005aee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005af2:	e841 2300 	strex	r3, r2, [r1]
 8005af6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1da      	bne.n	8005ab8 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	3308      	adds	r3, #8
 8005b08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b0c:	e853 3f00 	ldrex	r3, [r3]
 8005b10:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005b12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b14:	f023 0301 	bic.w	r3, r3, #1
 8005b18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	3308      	adds	r3, #8
 8005b22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005b26:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005b2a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005b2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005b32:	e841 2300 	strex	r3, r2, [r1]
 8005b36:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005b38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d1e1      	bne.n	8005b02 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	3308      	adds	r3, #8
 8005b44:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b48:	e853 3f00 	ldrex	r3, [r3]
 8005b4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005b4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	3308      	adds	r3, #8
 8005b5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005b62:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b64:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b66:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005b68:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b6a:	e841 2300 	strex	r3, r2, [r1]
 8005b6e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005b70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1e3      	bne.n	8005b3e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b8c:	e853 3f00 	ldrex	r3, [r3]
 8005b90:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b94:	f023 0310 	bic.w	r3, r3, #16
 8005b98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005ba6:	65bb      	str	r3, [r7, #88]	; 0x58
 8005ba8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005baa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005bac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005bae:	e841 2300 	strex	r3, r2, [r1]
 8005bb2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005bb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1e4      	bne.n	8005b84 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fc ff4a 	bl	8002a58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f000 f8fb 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005bde:	e0dc      	b.n	8005d9a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f000 80ce 	beq.w	8005d9e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8005c02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	f000 80c9 	beq.w	8005d9e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c14:	e853 3f00 	ldrex	r3, [r3]
 8005c18:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	461a      	mov	r2, r3
 8005c2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005c2e:	647b      	str	r3, [r7, #68]	; 0x44
 8005c30:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005c34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c36:	e841 2300 	strex	r3, r2, [r1]
 8005c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1e4      	bne.n	8005c0c <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3308      	adds	r3, #8
 8005c48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4c:	e853 3f00 	ldrex	r3, [r3]
 8005c50:	623b      	str	r3, [r7, #32]
   return(result);
 8005c52:	6a3b      	ldr	r3, [r7, #32]
 8005c54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c58:	f023 0301 	bic.w	r3, r3, #1
 8005c5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	3308      	adds	r3, #8
 8005c66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005c6a:	633a      	str	r2, [r7, #48]	; 0x30
 8005c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c72:	e841 2300 	strex	r3, r2, [r1]
 8005c76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1e1      	bne.n	8005c42 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2220      	movs	r2, #32
 8005c82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	e853 3f00 	ldrex	r3, [r3]
 8005c9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f023 0310 	bic.w	r3, r3, #16
 8005ca6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005cb4:	61fb      	str	r3, [r7, #28]
 8005cb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb8:	69b9      	ldr	r1, [r7, #24]
 8005cba:	69fa      	ldr	r2, [r7, #28]
 8005cbc:	e841 2300 	strex	r3, r2, [r1]
 8005cc0:	617b      	str	r3, [r7, #20]
   return(result);
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1e4      	bne.n	8005c92 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005cc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ccc:	4619      	mov	r1, r3
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f880 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005cd4:	e063      	b.n	8005d9e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00e      	beq.n	8005d00 <HAL_UART_IRQHandler+0x584>
 8005ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d008      	beq.n	8005d00 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005cf6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f001 fb57 	bl	80073ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005cfe:	e051      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d014      	beq.n	8005d36 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d105      	bne.n	8005d24 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d008      	beq.n	8005d36 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d03a      	beq.n	8005da2 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	4798      	blx	r3
    }
    return;
 8005d34:	e035      	b.n	8005da2 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d009      	beq.n	8005d56 <HAL_UART_IRQHandler+0x5da>
 8005d42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 fea4 	bl	8006a9c <UART_EndTransmit_IT>
    return;
 8005d54:	e026      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d009      	beq.n	8005d76 <HAL_UART_IRQHandler+0x5fa>
 8005d62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d66:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f001 fb30 	bl	80073d4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d74:	e016      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d010      	beq.n	8005da4 <HAL_UART_IRQHandler+0x628>
 8005d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	da0c      	bge.n	8005da4 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f001 fb18 	bl	80073c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d90:	e008      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
      return;
 8005d92:	bf00      	nop
 8005d94:	e006      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
    return;
 8005d96:	bf00      	nop
 8005d98:	e004      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
      return;
 8005d9a:	bf00      	nop
 8005d9c:	e002      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
      return;
 8005d9e:	bf00      	nop
 8005da0:	e000      	b.n	8005da4 <HAL_UART_IRQHandler+0x628>
    return;
 8005da2:	bf00      	nop
  }
}
 8005da4:	37e8      	adds	r7, #232	; 0xe8
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop

08005dac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005df0:	b08c      	sub	sp, #48	; 0x30
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005df6:	2300      	movs	r3, #0
 8005df8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	689a      	ldr	r2, [r3, #8]
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	431a      	orrs	r2, r3
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	69db      	ldr	r3, [r3, #28]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	4baa      	ldr	r3, [pc, #680]	; (80060c4 <UART_SetConfig+0x2d8>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	6812      	ldr	r2, [r2, #0]
 8005e22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e24:	430b      	orrs	r3, r1
 8005e26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	68da      	ldr	r2, [r3, #12]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a9f      	ldr	r2, [pc, #636]	; (80060c8 <UART_SetConfig+0x2dc>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d004      	beq.n	8005e58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e54:	4313      	orrs	r3, r2
 8005e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005e62:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	6812      	ldr	r2, [r2, #0]
 8005e6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e6c:	430b      	orrs	r3, r1
 8005e6e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e76:	f023 010f 	bic.w	r1, r3, #15
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	430a      	orrs	r2, r1
 8005e84:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a90      	ldr	r2, [pc, #576]	; (80060cc <UART_SetConfig+0x2e0>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d125      	bne.n	8005edc <UART_SetConfig+0xf0>
 8005e90:	4b8f      	ldr	r3, [pc, #572]	; (80060d0 <UART_SetConfig+0x2e4>)
 8005e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e96:	f003 0303 	and.w	r3, r3, #3
 8005e9a:	2b03      	cmp	r3, #3
 8005e9c:	d81a      	bhi.n	8005ed4 <UART_SetConfig+0xe8>
 8005e9e:	a201      	add	r2, pc, #4	; (adr r2, 8005ea4 <UART_SetConfig+0xb8>)
 8005ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea4:	08005eb5 	.word	0x08005eb5
 8005ea8:	08005ec5 	.word	0x08005ec5
 8005eac:	08005ebd 	.word	0x08005ebd
 8005eb0:	08005ecd 	.word	0x08005ecd
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eba:	e116      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ec2:	e112      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005ec4:	2304      	movs	r3, #4
 8005ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eca:	e10e      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005ecc:	2308      	movs	r3, #8
 8005ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ed2:	e10a      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005ed4:	2310      	movs	r3, #16
 8005ed6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eda:	e106      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a7c      	ldr	r2, [pc, #496]	; (80060d4 <UART_SetConfig+0x2e8>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d138      	bne.n	8005f58 <UART_SetConfig+0x16c>
 8005ee6:	4b7a      	ldr	r3, [pc, #488]	; (80060d0 <UART_SetConfig+0x2e4>)
 8005ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eec:	f003 030c 	and.w	r3, r3, #12
 8005ef0:	2b0c      	cmp	r3, #12
 8005ef2:	d82d      	bhi.n	8005f50 <UART_SetConfig+0x164>
 8005ef4:	a201      	add	r2, pc, #4	; (adr r2, 8005efc <UART_SetConfig+0x110>)
 8005ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005efa:	bf00      	nop
 8005efc:	08005f31 	.word	0x08005f31
 8005f00:	08005f51 	.word	0x08005f51
 8005f04:	08005f51 	.word	0x08005f51
 8005f08:	08005f51 	.word	0x08005f51
 8005f0c:	08005f41 	.word	0x08005f41
 8005f10:	08005f51 	.word	0x08005f51
 8005f14:	08005f51 	.word	0x08005f51
 8005f18:	08005f51 	.word	0x08005f51
 8005f1c:	08005f39 	.word	0x08005f39
 8005f20:	08005f51 	.word	0x08005f51
 8005f24:	08005f51 	.word	0x08005f51
 8005f28:	08005f51 	.word	0x08005f51
 8005f2c:	08005f49 	.word	0x08005f49
 8005f30:	2300      	movs	r3, #0
 8005f32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f36:	e0d8      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f38:	2302      	movs	r3, #2
 8005f3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f3e:	e0d4      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f40:	2304      	movs	r3, #4
 8005f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f46:	e0d0      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f48:	2308      	movs	r3, #8
 8005f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f4e:	e0cc      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f50:	2310      	movs	r3, #16
 8005f52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f56:	e0c8      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a5e      	ldr	r2, [pc, #376]	; (80060d8 <UART_SetConfig+0x2ec>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d125      	bne.n	8005fae <UART_SetConfig+0x1c2>
 8005f62:	4b5b      	ldr	r3, [pc, #364]	; (80060d0 <UART_SetConfig+0x2e4>)
 8005f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f6c:	2b30      	cmp	r3, #48	; 0x30
 8005f6e:	d016      	beq.n	8005f9e <UART_SetConfig+0x1b2>
 8005f70:	2b30      	cmp	r3, #48	; 0x30
 8005f72:	d818      	bhi.n	8005fa6 <UART_SetConfig+0x1ba>
 8005f74:	2b20      	cmp	r3, #32
 8005f76:	d00a      	beq.n	8005f8e <UART_SetConfig+0x1a2>
 8005f78:	2b20      	cmp	r3, #32
 8005f7a:	d814      	bhi.n	8005fa6 <UART_SetConfig+0x1ba>
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d002      	beq.n	8005f86 <UART_SetConfig+0x19a>
 8005f80:	2b10      	cmp	r3, #16
 8005f82:	d008      	beq.n	8005f96 <UART_SetConfig+0x1aa>
 8005f84:	e00f      	b.n	8005fa6 <UART_SetConfig+0x1ba>
 8005f86:	2300      	movs	r3, #0
 8005f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f8c:	e0ad      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f8e:	2302      	movs	r3, #2
 8005f90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f94:	e0a9      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f96:	2304      	movs	r3, #4
 8005f98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f9c:	e0a5      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005f9e:	2308      	movs	r3, #8
 8005fa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fa4:	e0a1      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005fa6:	2310      	movs	r3, #16
 8005fa8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fac:	e09d      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a4a      	ldr	r2, [pc, #296]	; (80060dc <UART_SetConfig+0x2f0>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d125      	bne.n	8006004 <UART_SetConfig+0x218>
 8005fb8:	4b45      	ldr	r3, [pc, #276]	; (80060d0 <UART_SetConfig+0x2e4>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fbe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005fc2:	2bc0      	cmp	r3, #192	; 0xc0
 8005fc4:	d016      	beq.n	8005ff4 <UART_SetConfig+0x208>
 8005fc6:	2bc0      	cmp	r3, #192	; 0xc0
 8005fc8:	d818      	bhi.n	8005ffc <UART_SetConfig+0x210>
 8005fca:	2b80      	cmp	r3, #128	; 0x80
 8005fcc:	d00a      	beq.n	8005fe4 <UART_SetConfig+0x1f8>
 8005fce:	2b80      	cmp	r3, #128	; 0x80
 8005fd0:	d814      	bhi.n	8005ffc <UART_SetConfig+0x210>
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d002      	beq.n	8005fdc <UART_SetConfig+0x1f0>
 8005fd6:	2b40      	cmp	r3, #64	; 0x40
 8005fd8:	d008      	beq.n	8005fec <UART_SetConfig+0x200>
 8005fda:	e00f      	b.n	8005ffc <UART_SetConfig+0x210>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fe2:	e082      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fea:	e07e      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005fec:	2304      	movs	r3, #4
 8005fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ff2:	e07a      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005ff4:	2308      	movs	r3, #8
 8005ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ffa:	e076      	b.n	80060ea <UART_SetConfig+0x2fe>
 8005ffc:	2310      	movs	r3, #16
 8005ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006002:	e072      	b.n	80060ea <UART_SetConfig+0x2fe>
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a35      	ldr	r2, [pc, #212]	; (80060e0 <UART_SetConfig+0x2f4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d12a      	bne.n	8006064 <UART_SetConfig+0x278>
 800600e:	4b30      	ldr	r3, [pc, #192]	; (80060d0 <UART_SetConfig+0x2e4>)
 8006010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006014:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006018:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800601c:	d01a      	beq.n	8006054 <UART_SetConfig+0x268>
 800601e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006022:	d81b      	bhi.n	800605c <UART_SetConfig+0x270>
 8006024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006028:	d00c      	beq.n	8006044 <UART_SetConfig+0x258>
 800602a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800602e:	d815      	bhi.n	800605c <UART_SetConfig+0x270>
 8006030:	2b00      	cmp	r3, #0
 8006032:	d003      	beq.n	800603c <UART_SetConfig+0x250>
 8006034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006038:	d008      	beq.n	800604c <UART_SetConfig+0x260>
 800603a:	e00f      	b.n	800605c <UART_SetConfig+0x270>
 800603c:	2300      	movs	r3, #0
 800603e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006042:	e052      	b.n	80060ea <UART_SetConfig+0x2fe>
 8006044:	2302      	movs	r3, #2
 8006046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800604a:	e04e      	b.n	80060ea <UART_SetConfig+0x2fe>
 800604c:	2304      	movs	r3, #4
 800604e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006052:	e04a      	b.n	80060ea <UART_SetConfig+0x2fe>
 8006054:	2308      	movs	r3, #8
 8006056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800605a:	e046      	b.n	80060ea <UART_SetConfig+0x2fe>
 800605c:	2310      	movs	r3, #16
 800605e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006062:	e042      	b.n	80060ea <UART_SetConfig+0x2fe>
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a17      	ldr	r2, [pc, #92]	; (80060c8 <UART_SetConfig+0x2dc>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d13a      	bne.n	80060e4 <UART_SetConfig+0x2f8>
 800606e:	4b18      	ldr	r3, [pc, #96]	; (80060d0 <UART_SetConfig+0x2e4>)
 8006070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006074:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006078:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800607c:	d01a      	beq.n	80060b4 <UART_SetConfig+0x2c8>
 800607e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006082:	d81b      	bhi.n	80060bc <UART_SetConfig+0x2d0>
 8006084:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006088:	d00c      	beq.n	80060a4 <UART_SetConfig+0x2b8>
 800608a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800608e:	d815      	bhi.n	80060bc <UART_SetConfig+0x2d0>
 8006090:	2b00      	cmp	r3, #0
 8006092:	d003      	beq.n	800609c <UART_SetConfig+0x2b0>
 8006094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006098:	d008      	beq.n	80060ac <UART_SetConfig+0x2c0>
 800609a:	e00f      	b.n	80060bc <UART_SetConfig+0x2d0>
 800609c:	2300      	movs	r3, #0
 800609e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060a2:	e022      	b.n	80060ea <UART_SetConfig+0x2fe>
 80060a4:	2302      	movs	r3, #2
 80060a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060aa:	e01e      	b.n	80060ea <UART_SetConfig+0x2fe>
 80060ac:	2304      	movs	r3, #4
 80060ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060b2:	e01a      	b.n	80060ea <UART_SetConfig+0x2fe>
 80060b4:	2308      	movs	r3, #8
 80060b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060ba:	e016      	b.n	80060ea <UART_SetConfig+0x2fe>
 80060bc:	2310      	movs	r3, #16
 80060be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060c2:	e012      	b.n	80060ea <UART_SetConfig+0x2fe>
 80060c4:	cfff69f3 	.word	0xcfff69f3
 80060c8:	40008000 	.word	0x40008000
 80060cc:	40013800 	.word	0x40013800
 80060d0:	40021000 	.word	0x40021000
 80060d4:	40004400 	.word	0x40004400
 80060d8:	40004800 	.word	0x40004800
 80060dc:	40004c00 	.word	0x40004c00
 80060e0:	40005000 	.word	0x40005000
 80060e4:	2310      	movs	r3, #16
 80060e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4aae      	ldr	r2, [pc, #696]	; (80063a8 <UART_SetConfig+0x5bc>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	f040 8097 	bne.w	8006224 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80060f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80060fa:	2b08      	cmp	r3, #8
 80060fc:	d823      	bhi.n	8006146 <UART_SetConfig+0x35a>
 80060fe:	a201      	add	r2, pc, #4	; (adr r2, 8006104 <UART_SetConfig+0x318>)
 8006100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006104:	08006129 	.word	0x08006129
 8006108:	08006147 	.word	0x08006147
 800610c:	08006131 	.word	0x08006131
 8006110:	08006147 	.word	0x08006147
 8006114:	08006137 	.word	0x08006137
 8006118:	08006147 	.word	0x08006147
 800611c:	08006147 	.word	0x08006147
 8006120:	08006147 	.word	0x08006147
 8006124:	0800613f 	.word	0x0800613f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006128:	f7fd fc8a 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 800612c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800612e:	e010      	b.n	8006152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006130:	4b9e      	ldr	r3, [pc, #632]	; (80063ac <UART_SetConfig+0x5c0>)
 8006132:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006134:	e00d      	b.n	8006152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006136:	f7fd fc15 	bl	8003964 <HAL_RCC_GetSysClockFreq>
 800613a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800613c:	e009      	b.n	8006152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800613e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006142:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006144:	e005      	b.n	8006152 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006146:	2300      	movs	r3, #0
 8006148:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006150:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 8130 	beq.w	80063ba <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615e:	4a94      	ldr	r2, [pc, #592]	; (80063b0 <UART_SetConfig+0x5c4>)
 8006160:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006164:	461a      	mov	r2, r3
 8006166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006168:	fbb3 f3f2 	udiv	r3, r3, r2
 800616c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	685a      	ldr	r2, [r3, #4]
 8006172:	4613      	mov	r3, r2
 8006174:	005b      	lsls	r3, r3, #1
 8006176:	4413      	add	r3, r2
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	429a      	cmp	r2, r3
 800617c:	d305      	bcc.n	800618a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	429a      	cmp	r2, r3
 8006188:	d903      	bls.n	8006192 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006190:	e113      	b.n	80063ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006194:	2200      	movs	r2, #0
 8006196:	60bb      	str	r3, [r7, #8]
 8006198:	60fa      	str	r2, [r7, #12]
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619e:	4a84      	ldr	r2, [pc, #528]	; (80063b0 <UART_SetConfig+0x5c4>)
 80061a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	2200      	movs	r2, #0
 80061a8:	603b      	str	r3, [r7, #0]
 80061aa:	607a      	str	r2, [r7, #4]
 80061ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061b4:	f7fa f89c 	bl	80002f0 <__aeabi_uldivmod>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4610      	mov	r0, r2
 80061be:	4619      	mov	r1, r3
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	020b      	lsls	r3, r1, #8
 80061ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80061ce:	0202      	lsls	r2, r0, #8
 80061d0:	6979      	ldr	r1, [r7, #20]
 80061d2:	6849      	ldr	r1, [r1, #4]
 80061d4:	0849      	lsrs	r1, r1, #1
 80061d6:	2000      	movs	r0, #0
 80061d8:	460c      	mov	r4, r1
 80061da:	4605      	mov	r5, r0
 80061dc:	eb12 0804 	adds.w	r8, r2, r4
 80061e0:	eb43 0905 	adc.w	r9, r3, r5
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	469a      	mov	sl, r3
 80061ec:	4693      	mov	fp, r2
 80061ee:	4652      	mov	r2, sl
 80061f0:	465b      	mov	r3, fp
 80061f2:	4640      	mov	r0, r8
 80061f4:	4649      	mov	r1, r9
 80061f6:	f7fa f87b 	bl	80002f0 <__aeabi_uldivmod>
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	4613      	mov	r3, r2
 8006200:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006202:	6a3b      	ldr	r3, [r7, #32]
 8006204:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006208:	d308      	bcc.n	800621c <UART_SetConfig+0x430>
 800620a:	6a3b      	ldr	r3, [r7, #32]
 800620c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006210:	d204      	bcs.n	800621c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6a3a      	ldr	r2, [r7, #32]
 8006218:	60da      	str	r2, [r3, #12]
 800621a:	e0ce      	b.n	80063ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006222:	e0ca      	b.n	80063ba <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800622c:	d166      	bne.n	80062fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800622e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006232:	2b08      	cmp	r3, #8
 8006234:	d827      	bhi.n	8006286 <UART_SetConfig+0x49a>
 8006236:	a201      	add	r2, pc, #4	; (adr r2, 800623c <UART_SetConfig+0x450>)
 8006238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623c:	08006261 	.word	0x08006261
 8006240:	08006269 	.word	0x08006269
 8006244:	08006271 	.word	0x08006271
 8006248:	08006287 	.word	0x08006287
 800624c:	08006277 	.word	0x08006277
 8006250:	08006287 	.word	0x08006287
 8006254:	08006287 	.word	0x08006287
 8006258:	08006287 	.word	0x08006287
 800625c:	0800627f 	.word	0x0800627f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006260:	f7fd fbee 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 8006264:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006266:	e014      	b.n	8006292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006268:	f7fd fc00 	bl	8003a6c <HAL_RCC_GetPCLK2Freq>
 800626c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800626e:	e010      	b.n	8006292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006270:	4b4e      	ldr	r3, [pc, #312]	; (80063ac <UART_SetConfig+0x5c0>)
 8006272:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006274:	e00d      	b.n	8006292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006276:	f7fd fb75 	bl	8003964 <HAL_RCC_GetSysClockFreq>
 800627a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800627c:	e009      	b.n	8006292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800627e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006282:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006284:	e005      	b.n	8006292 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006286:	2300      	movs	r3, #0
 8006288:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006290:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 8090 	beq.w	80063ba <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	4a44      	ldr	r2, [pc, #272]	; (80063b0 <UART_SetConfig+0x5c4>)
 80062a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062a4:	461a      	mov	r2, r3
 80062a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80062ac:	005a      	lsls	r2, r3, #1
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	085b      	lsrs	r3, r3, #1
 80062b4:	441a      	add	r2, r3
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80062be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062c0:	6a3b      	ldr	r3, [r7, #32]
 80062c2:	2b0f      	cmp	r3, #15
 80062c4:	d916      	bls.n	80062f4 <UART_SetConfig+0x508>
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062cc:	d212      	bcs.n	80062f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062ce:	6a3b      	ldr	r3, [r7, #32]
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	f023 030f 	bic.w	r3, r3, #15
 80062d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062d8:	6a3b      	ldr	r3, [r7, #32]
 80062da:	085b      	lsrs	r3, r3, #1
 80062dc:	b29b      	uxth	r3, r3
 80062de:	f003 0307 	and.w	r3, r3, #7
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	8bfb      	ldrh	r3, [r7, #30]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	8bfa      	ldrh	r2, [r7, #30]
 80062f0:	60da      	str	r2, [r3, #12]
 80062f2:	e062      	b.n	80063ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80062fa:	e05e      	b.n	80063ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80062fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006300:	2b08      	cmp	r3, #8
 8006302:	d828      	bhi.n	8006356 <UART_SetConfig+0x56a>
 8006304:	a201      	add	r2, pc, #4	; (adr r2, 800630c <UART_SetConfig+0x520>)
 8006306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800630a:	bf00      	nop
 800630c:	08006331 	.word	0x08006331
 8006310:	08006339 	.word	0x08006339
 8006314:	08006341 	.word	0x08006341
 8006318:	08006357 	.word	0x08006357
 800631c:	08006347 	.word	0x08006347
 8006320:	08006357 	.word	0x08006357
 8006324:	08006357 	.word	0x08006357
 8006328:	08006357 	.word	0x08006357
 800632c:	0800634f 	.word	0x0800634f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006330:	f7fd fb86 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 8006334:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006336:	e014      	b.n	8006362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006338:	f7fd fb98 	bl	8003a6c <HAL_RCC_GetPCLK2Freq>
 800633c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800633e:	e010      	b.n	8006362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006340:	4b1a      	ldr	r3, [pc, #104]	; (80063ac <UART_SetConfig+0x5c0>)
 8006342:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006344:	e00d      	b.n	8006362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006346:	f7fd fb0d 	bl	8003964 <HAL_RCC_GetSysClockFreq>
 800634a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800634c:	e009      	b.n	8006362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800634e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006352:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006354:	e005      	b.n	8006362 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006356:	2300      	movs	r3, #0
 8006358:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006360:	bf00      	nop
    }

    if (pclk != 0U)
 8006362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006364:	2b00      	cmp	r3, #0
 8006366:	d028      	beq.n	80063ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636c:	4a10      	ldr	r2, [pc, #64]	; (80063b0 <UART_SetConfig+0x5c4>)
 800636e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006372:	461a      	mov	r2, r3
 8006374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006376:	fbb3 f2f2 	udiv	r2, r3, r2
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	085b      	lsrs	r3, r3, #1
 8006380:	441a      	add	r2, r3
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	fbb2 f3f3 	udiv	r3, r2, r3
 800638a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	2b0f      	cmp	r3, #15
 8006390:	d910      	bls.n	80063b4 <UART_SetConfig+0x5c8>
 8006392:	6a3b      	ldr	r3, [r7, #32]
 8006394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006398:	d20c      	bcs.n	80063b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	b29a      	uxth	r2, r3
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	60da      	str	r2, [r3, #12]
 80063a4:	e009      	b.n	80063ba <UART_SetConfig+0x5ce>
 80063a6:	bf00      	nop
 80063a8:	40008000 	.word	0x40008000
 80063ac:	00f42400 	.word	0x00f42400
 80063b0:	08008018 	.word	0x08008018
      }
      else
      {
        ret = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	2201      	movs	r2, #1
 80063be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	2200      	movs	r2, #0
 80063ce:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2200      	movs	r2, #0
 80063d4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80063d6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3730      	adds	r7, #48	; 0x30
 80063de:	46bd      	mov	sp, r7
 80063e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080063e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f0:	f003 0301 	and.w	r3, r3, #1
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d00a      	beq.n	800640e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	430a      	orrs	r2, r1
 800640c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006412:	f003 0302 	and.w	r3, r3, #2
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00a      	beq.n	8006430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00a      	beq.n	8006452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	430a      	orrs	r2, r1
 8006450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006456:	f003 0308 	and.w	r3, r3, #8
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00a      	beq.n	8006474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006478:	f003 0310 	and.w	r3, r3, #16
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00a      	beq.n	8006496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800649a:	f003 0320 	and.w	r3, r3, #32
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00a      	beq.n	80064b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	430a      	orrs	r2, r1
 80064b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d01a      	beq.n	80064fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064e2:	d10a      	bne.n	80064fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00a      	beq.n	800651c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	605a      	str	r2, [r3, #4]
  }
}
 800651c:	bf00      	nop
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af02      	add	r7, sp, #8
 800652e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006538:	f7fb f898 	bl	800166c <HAL_GetTick>
 800653c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0308 	and.w	r3, r3, #8
 8006548:	2b08      	cmp	r3, #8
 800654a:	d10e      	bne.n	800656a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800654c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f82f 	bl	80065be <UART_WaitOnFlagUntilTimeout>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e025      	b.n	80065b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b04      	cmp	r3, #4
 8006576:	d10e      	bne.n	8006596 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006578:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 f819 	bl	80065be <UART_WaitOnFlagUntilTimeout>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d001      	beq.n	8006596 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	e00f      	b.n	80065b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2220      	movs	r2, #32
 800659a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2220      	movs	r2, #32
 80065a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3710      	adds	r7, #16
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}

080065be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065be:	b580      	push	{r7, lr}
 80065c0:	b09c      	sub	sp, #112	; 0x70
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	60f8      	str	r0, [r7, #12]
 80065c6:	60b9      	str	r1, [r7, #8]
 80065c8:	603b      	str	r3, [r7, #0]
 80065ca:	4613      	mov	r3, r2
 80065cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ce:	e0a9      	b.n	8006724 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d6:	f000 80a5 	beq.w	8006724 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065da:	f7fb f847 	bl	800166c <HAL_GetTick>
 80065de:	4602      	mov	r2, r0
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d302      	bcc.n	80065f0 <UART_WaitOnFlagUntilTimeout+0x32>
 80065ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d140      	bne.n	8006672 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065f8:	e853 3f00 	ldrex	r3, [r3]
 80065fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80065fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006600:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006604:	667b      	str	r3, [r7, #100]	; 0x64
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	461a      	mov	r2, r3
 800660c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800660e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006610:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006612:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006614:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006616:	e841 2300 	strex	r3, r2, [r1]
 800661a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800661c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e6      	bne.n	80065f0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3308      	adds	r3, #8
 8006628:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800662c:	e853 3f00 	ldrex	r3, [r3]
 8006630:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006634:	f023 0301 	bic.w	r3, r3, #1
 8006638:	663b      	str	r3, [r7, #96]	; 0x60
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	3308      	adds	r3, #8
 8006640:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006642:	64ba      	str	r2, [r7, #72]	; 0x48
 8006644:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006646:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006648:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800664a:	e841 2300 	strex	r3, r2, [r1]
 800664e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006650:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1e5      	bne.n	8006622 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2220      	movs	r2, #32
 800665a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2220      	movs	r2, #32
 8006662:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e069      	b.n	8006746 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0304 	and.w	r3, r3, #4
 800667c:	2b00      	cmp	r3, #0
 800667e:	d051      	beq.n	8006724 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800668a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800668e:	d149      	bne.n	8006724 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006698:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a2:	e853 3f00 	ldrex	r3, [r3]
 80066a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	461a      	mov	r2, r3
 80066b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b8:	637b      	str	r3, [r7, #52]	; 0x34
 80066ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066c0:	e841 2300 	strex	r3, r2, [r1]
 80066c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80066c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1e6      	bne.n	800669a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	3308      	adds	r3, #8
 80066d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	e853 3f00 	ldrex	r3, [r3]
 80066da:	613b      	str	r3, [r7, #16]
   return(result);
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	f023 0301 	bic.w	r3, r3, #1
 80066e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3308      	adds	r3, #8
 80066ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80066ec:	623a      	str	r2, [r7, #32]
 80066ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	69f9      	ldr	r1, [r7, #28]
 80066f2:	6a3a      	ldr	r2, [r7, #32]
 80066f4:	e841 2300 	strex	r3, r2, [r1]
 80066f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e5      	bne.n	80066cc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2220      	movs	r2, #32
 8006704:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2220      	movs	r2, #32
 800670c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2220      	movs	r2, #32
 8006714:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e010      	b.n	8006746 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	69da      	ldr	r2, [r3, #28]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	4013      	ands	r3, r2
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	429a      	cmp	r2, r3
 8006732:	bf0c      	ite	eq
 8006734:	2301      	moveq	r3, #1
 8006736:	2300      	movne	r3, #0
 8006738:	b2db      	uxtb	r3, r3
 800673a:	461a      	mov	r2, r3
 800673c:	79fb      	ldrb	r3, [r7, #7]
 800673e:	429a      	cmp	r2, r3
 8006740:	f43f af46 	beq.w	80065d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3770      	adds	r7, #112	; 0x70
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
	...

08006750 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006750:	b480      	push	{r7}
 8006752:	b0a3      	sub	sp, #140	; 0x8c
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	4613      	mov	r3, r2
 800675c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	68ba      	ldr	r2, [r7, #8]
 8006762:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	88fa      	ldrh	r2, [r7, #6]
 8006768:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	88fa      	ldrh	r2, [r7, #6]
 8006770:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006782:	d10e      	bne.n	80067a2 <UART_Start_Receive_IT+0x52>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d105      	bne.n	8006798 <UART_Start_Receive_IT+0x48>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006792:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006796:	e02d      	b.n	80067f4 <UART_Start_Receive_IT+0xa4>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	22ff      	movs	r2, #255	; 0xff
 800679c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067a0:	e028      	b.n	80067f4 <UART_Start_Receive_IT+0xa4>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d10d      	bne.n	80067c6 <UART_Start_Receive_IT+0x76>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d104      	bne.n	80067bc <UART_Start_Receive_IT+0x6c>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	22ff      	movs	r2, #255	; 0xff
 80067b6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067ba:	e01b      	b.n	80067f4 <UART_Start_Receive_IT+0xa4>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	227f      	movs	r2, #127	; 0x7f
 80067c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067c4:	e016      	b.n	80067f4 <UART_Start_Receive_IT+0xa4>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067ce:	d10d      	bne.n	80067ec <UART_Start_Receive_IT+0x9c>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	691b      	ldr	r3, [r3, #16]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d104      	bne.n	80067e2 <UART_Start_Receive_IT+0x92>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	227f      	movs	r2, #127	; 0x7f
 80067dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067e0:	e008      	b.n	80067f4 <UART_Start_Receive_IT+0xa4>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	223f      	movs	r2, #63	; 0x3f
 80067e6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067ea:	e003      	b.n	80067f4 <UART_Start_Receive_IT+0xa4>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2222      	movs	r2, #34	; 0x22
 8006800:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	3308      	adds	r3, #8
 800680a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800680e:	e853 3f00 	ldrex	r3, [r3]
 8006812:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8006814:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006816:	f043 0301 	orr.w	r3, r3, #1
 800681a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	3308      	adds	r3, #8
 8006824:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8006828:	673a      	str	r2, [r7, #112]	; 0x70
 800682a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800682e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8006830:	e841 2300 	strex	r3, r2, [r1]
 8006834:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8006836:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1e3      	bne.n	8006804 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006840:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006844:	d153      	bne.n	80068ee <UART_Start_Receive_IT+0x19e>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800684c:	88fa      	ldrh	r2, [r7, #6]
 800684e:	429a      	cmp	r2, r3
 8006850:	d34d      	bcc.n	80068ee <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800685a:	d107      	bne.n	800686c <UART_Start_Receive_IT+0x11c>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d103      	bne.n	800686c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4a4b      	ldr	r2, [pc, #300]	; (8006994 <UART_Start_Receive_IT+0x244>)
 8006868:	671a      	str	r2, [r3, #112]	; 0x70
 800686a:	e002      	b.n	8006872 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	4a4a      	ldr	r2, [pc, #296]	; (8006998 <UART_Start_Receive_IT+0x248>)
 8006870:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d01a      	beq.n	80068b8 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800688a:	e853 3f00 	ldrex	r3, [r3]
 800688e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006896:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	461a      	mov	r2, r3
 80068a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80068a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80068a6:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068aa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80068b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e4      	bne.n	8006882 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3308      	adds	r3, #8
 80068be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ce:	67fb      	str	r3, [r7, #124]	; 0x7c
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3308      	adds	r3, #8
 80068d6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80068d8:	64ba      	str	r2, [r7, #72]	; 0x48
 80068da:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80068de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80068e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e5      	bne.n	80068b8 <UART_Start_Receive_IT+0x168>
 80068ec:	e04a      	b.n	8006984 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068f6:	d107      	bne.n	8006908 <UART_Start_Receive_IT+0x1b8>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d103      	bne.n	8006908 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	4a26      	ldr	r2, [pc, #152]	; (800699c <UART_Start_Receive_IT+0x24c>)
 8006904:	671a      	str	r2, [r3, #112]	; 0x70
 8006906:	e002      	b.n	800690e <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	4a25      	ldr	r2, [pc, #148]	; (80069a0 <UART_Start_Receive_IT+0x250>)
 800690c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	691b      	ldr	r3, [r3, #16]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d019      	beq.n	8006952 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006926:	e853 3f00 	ldrex	r3, [r3]
 800692a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800692c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006932:	677b      	str	r3, [r7, #116]	; 0x74
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	461a      	mov	r2, r3
 800693a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800693c:	637b      	str	r3, [r7, #52]	; 0x34
 800693e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006940:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006942:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006944:	e841 2300 	strex	r3, r2, [r1]
 8006948:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800694a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1e6      	bne.n	800691e <UART_Start_Receive_IT+0x1ce>
 8006950:	e018      	b.n	8006984 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	613b      	str	r3, [r7, #16]
   return(result);
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f043 0320 	orr.w	r3, r3, #32
 8006966:	67bb      	str	r3, [r7, #120]	; 0x78
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	461a      	mov	r2, r3
 800696e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006970:	623b      	str	r3, [r7, #32]
 8006972:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	69f9      	ldr	r1, [r7, #28]
 8006976:	6a3a      	ldr	r2, [r7, #32]
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	61bb      	str	r3, [r7, #24]
   return(result);
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e6      	bne.n	8006952 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	378c      	adds	r7, #140	; 0x8c
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	080070ad 	.word	0x080070ad
 8006998:	08006db5 	.word	0x08006db5
 800699c:	08006c53 	.word	0x08006c53
 80069a0:	08006af3 	.word	0x08006af3

080069a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b095      	sub	sp, #84	; 0x54
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069b4:	e853 3f00 	ldrex	r3, [r3]
 80069b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80069ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	461a      	mov	r2, r3
 80069c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069ca:	643b      	str	r3, [r7, #64]	; 0x40
 80069cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80069d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069d2:	e841 2300 	strex	r3, r2, [r1]
 80069d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1e6      	bne.n	80069ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	3308      	adds	r3, #8
 80069e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e6:	6a3b      	ldr	r3, [r7, #32]
 80069e8:	e853 3f00 	ldrex	r3, [r3]
 80069ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069f4:	f023 0301 	bic.w	r3, r3, #1
 80069f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	3308      	adds	r3, #8
 8006a00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a04:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a0a:	e841 2300 	strex	r3, r2, [r1]
 8006a0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1e3      	bne.n	80069de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d118      	bne.n	8006a50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	e853 3f00 	ldrex	r3, [r3]
 8006a2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	f023 0310 	bic.w	r3, r3, #16
 8006a32:	647b      	str	r3, [r7, #68]	; 0x44
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	461a      	mov	r2, r3
 8006a3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a3c:	61bb      	str	r3, [r7, #24]
 8006a3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a40:	6979      	ldr	r1, [r7, #20]
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	e841 2300 	strex	r3, r2, [r1]
 8006a48:	613b      	str	r3, [r7, #16]
   return(result);
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1e6      	bne.n	8006a1e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2220      	movs	r2, #32
 8006a54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	671a      	str	r2, [r3, #112]	; 0x70
}
 8006a64:	bf00      	nop
 8006a66:	3754      	adds	r7, #84	; 0x54
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f7ff f996 	bl	8005dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a94:	bf00      	nop
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b088      	sub	sp, #32
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	e853 3f00 	ldrex	r3, [r3]
 8006ab0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ab8:	61fb      	str	r3, [r7, #28]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	461a      	mov	r2, r3
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	61bb      	str	r3, [r7, #24]
 8006ac4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac6:	6979      	ldr	r1, [r7, #20]
 8006ac8:	69ba      	ldr	r2, [r7, #24]
 8006aca:	e841 2300 	strex	r3, r2, [r1]
 8006ace:	613b      	str	r3, [r7, #16]
   return(result);
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1e6      	bne.n	8006aa4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2220      	movs	r2, #32
 8006ada:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f7ff f961 	bl	8005dac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006aea:	bf00      	nop
 8006aec:	3720      	adds	r7, #32
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b096      	sub	sp, #88	; 0x58
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006b00:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b0a:	2b22      	cmp	r3, #34	; 0x22
 8006b0c:	f040 8095 	bne.w	8006c3a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b16:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006b1a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006b1e:	b2d9      	uxtb	r1, r3
 8006b20:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006b24:	b2da      	uxtb	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b2a:	400a      	ands	r2, r1
 8006b2c:	b2d2      	uxtb	r2, r2
 8006b2e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b34:	1c5a      	adds	r2, r3, #1
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	3b01      	subs	r3, #1
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d178      	bne.n	8006c4a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b60:	e853 3f00 	ldrex	r3, [r3]
 8006b64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b6c:	653b      	str	r3, [r7, #80]	; 0x50
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	461a      	mov	r2, r3
 8006b74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b76:	647b      	str	r3, [r7, #68]	; 0x44
 8006b78:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b7e:	e841 2300 	strex	r3, r2, [r1]
 8006b82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e6      	bne.n	8006b58 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	3308      	adds	r3, #8
 8006b90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b94:	e853 3f00 	ldrex	r3, [r3]
 8006b98:	623b      	str	r3, [r7, #32]
   return(result);
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	f023 0301 	bic.w	r3, r3, #1
 8006ba0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	3308      	adds	r3, #8
 8006ba8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006baa:	633a      	str	r2, [r7, #48]	; 0x30
 8006bac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006bb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bb2:	e841 2300 	strex	r3, r2, [r1]
 8006bb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1e5      	bne.n	8006b8a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2220      	movs	r2, #32
 8006bc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d12e      	bne.n	8006c32 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	e853 3f00 	ldrex	r3, [r3]
 8006be6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0310 	bic.w	r3, r3, #16
 8006bee:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bf8:	61fb      	str	r3, [r7, #28]
 8006bfa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfc:	69b9      	ldr	r1, [r7, #24]
 8006bfe:	69fa      	ldr	r2, [r7, #28]
 8006c00:	e841 2300 	strex	r3, r2, [r1]
 8006c04:	617b      	str	r3, [r7, #20]
   return(result);
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1e6      	bne.n	8006bda <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	f003 0310 	and.w	r3, r3, #16
 8006c16:	2b10      	cmp	r3, #16
 8006c18:	d103      	bne.n	8006c22 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2210      	movs	r2, #16
 8006c20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006c28:	4619      	mov	r1, r3
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f7ff f8d2 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c30:	e00b      	b.n	8006c4a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7f9 ffdc 	bl	8000bf0 <HAL_UART_RxCpltCallback>
}
 8006c38:	e007      	b.n	8006c4a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	699a      	ldr	r2, [r3, #24]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f042 0208 	orr.w	r2, r2, #8
 8006c48:	619a      	str	r2, [r3, #24]
}
 8006c4a:	bf00      	nop
 8006c4c:	3758      	adds	r7, #88	; 0x58
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b096      	sub	sp, #88	; 0x58
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006c60:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c6a:	2b22      	cmp	r3, #34	; 0x22
 8006c6c:	f040 8095 	bne.w	8006d9a <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c76:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c7e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006c80:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006c84:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006c88:	4013      	ands	r3, r2
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c8e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c94:	1c9a      	adds	r2, r3, #2
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d178      	bne.n	8006daa <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cd6:	643b      	str	r3, [r7, #64]	; 0x40
 8006cd8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006cdc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e6      	bne.n	8006cb8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3308      	adds	r3, #8
 8006cf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	f023 0301 	bic.w	r3, r3, #1
 8006d00:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3308      	adds	r3, #8
 8006d08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d12:	e841 2300 	strex	r3, r2, [r1]
 8006d16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1e5      	bne.n	8006cea <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2220      	movs	r2, #32
 8006d22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d12e      	bne.n	8006d92 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	e853 3f00 	ldrex	r3, [r3]
 8006d46:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f023 0310 	bic.w	r3, r3, #16
 8006d4e:	647b      	str	r3, [r7, #68]	; 0x44
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	461a      	mov	r2, r3
 8006d56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d58:	61bb      	str	r3, [r7, #24]
 8006d5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5c:	6979      	ldr	r1, [r7, #20]
 8006d5e:	69ba      	ldr	r2, [r7, #24]
 8006d60:	e841 2300 	strex	r3, r2, [r1]
 8006d64:	613b      	str	r3, [r7, #16]
   return(result);
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1e6      	bne.n	8006d3a <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	69db      	ldr	r3, [r3, #28]
 8006d72:	f003 0310 	and.w	r3, r3, #16
 8006d76:	2b10      	cmp	r3, #16
 8006d78:	d103      	bne.n	8006d82 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2210      	movs	r2, #16
 8006d80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7ff f822 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d90:	e00b      	b.n	8006daa <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f7f9 ff2c 	bl	8000bf0 <HAL_UART_RxCpltCallback>
}
 8006d98:	e007      	b.n	8006daa <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	699a      	ldr	r2, [r3, #24]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f042 0208 	orr.w	r2, r2, #8
 8006da8:	619a      	str	r2, [r3, #24]
}
 8006daa:	bf00      	nop
 8006dac:	3758      	adds	r7, #88	; 0x58
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
	...

08006db4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b0a6      	sub	sp, #152	; 0x98
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006dc2:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	69db      	ldr	r3, [r3, #28]
 8006dcc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dea:	2b22      	cmp	r3, #34	; 0x22
 8006dec:	f040 814f 	bne.w	800708e <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006df6:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006dfa:	e0f6      	b.n	8006fea <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e02:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006e06:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8006e0a:	b2d9      	uxtb	r1, r3
 8006e0c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e16:	400a      	ands	r2, r1
 8006e18:	b2d2      	uxtb	r2, r2
 8006e1a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e20:	1c5a      	adds	r2, r3, #1
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	3b01      	subs	r3, #1
 8006e30:	b29a      	uxth	r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006e42:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d053      	beq.n	8006ef6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d011      	beq.n	8006e7e <UART_RxISR_8BIT_FIFOEN+0xca>
 8006e5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00b      	beq.n	8006e7e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e74:	f043 0201 	orr.w	r2, r3, #1
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e82:	f003 0302 	and.w	r3, r3, #2
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d011      	beq.n	8006eae <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006e8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00b      	beq.n	8006eae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ea4:	f043 0204 	orr.w	r2, r3, #4
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006eae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006eb2:	f003 0304 	and.w	r3, r3, #4
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d011      	beq.n	8006ede <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006eba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00b      	beq.n	8006ede <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2204      	movs	r2, #4
 8006ecc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ed4:	f043 0202 	orr.w	r2, r3, #2
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d006      	beq.n	8006ef6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f7fe ff69 	bl	8005dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d173      	bne.n	8006fea <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f0a:	e853 3f00 	ldrex	r3, [r3]
 8006f0e:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8006f10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f16:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006f24:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f26:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8006f2a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8006f32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e4      	bne.n	8006f02 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	3308      	adds	r3, #8
 8006f3e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f42:	e853 3f00 	ldrex	r3, [r3]
 8006f46:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f4e:	f023 0301 	bic.w	r3, r3, #1
 8006f52:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	3308      	adds	r3, #8
 8006f5a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006f5c:	657a      	str	r2, [r7, #84]	; 0x54
 8006f5e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f60:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006f62:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006f64:	e841 2300 	strex	r3, r2, [r1]
 8006f68:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006f6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1e3      	bne.n	8006f38 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2220      	movs	r2, #32
 8006f74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d12e      	bne.n	8006fe4 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f94:	e853 3f00 	ldrex	r3, [r3]
 8006f98:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9c:	f023 0310 	bic.w	r3, r3, #16
 8006fa0:	67bb      	str	r3, [r7, #120]	; 0x78
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006faa:	643b      	str	r3, [r7, #64]	; 0x40
 8006fac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fb0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fb2:	e841 2300 	strex	r3, r2, [r1]
 8006fb6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1e6      	bne.n	8006f8c <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	69db      	ldr	r3, [r3, #28]
 8006fc4:	f003 0310 	and.w	r3, r3, #16
 8006fc8:	2b10      	cmp	r3, #16
 8006fca:	d103      	bne.n	8006fd4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2210      	movs	r2, #16
 8006fd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006fda:	4619      	mov	r1, r3
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f7fe fef9 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
 8006fe2:	e002      	b.n	8006fea <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f7f9 fe03 	bl	8000bf0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006fea:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d006      	beq.n	8007000 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8006ff2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006ff6:	f003 0320 	and.w	r3, r3, #32
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f47f aefe 	bne.w	8006dfc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007006:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800700a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800700e:	2b00      	cmp	r3, #0
 8007010:	d045      	beq.n	800709e <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007018:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800701c:	429a      	cmp	r2, r3
 800701e:	d23e      	bcs.n	800709e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	3308      	adds	r3, #8
 8007026:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007028:	6a3b      	ldr	r3, [r7, #32]
 800702a:	e853 3f00 	ldrex	r3, [r3]
 800702e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007036:	673b      	str	r3, [r7, #112]	; 0x70
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3308      	adds	r3, #8
 800703e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007040:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007042:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007044:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007048:	e841 2300 	strex	r3, r2, [r1]
 800704c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800704e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e5      	bne.n	8007020 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a14      	ldr	r2, [pc, #80]	; (80070a8 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8007058:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	e853 3f00 	ldrex	r3, [r3]
 8007066:	60bb      	str	r3, [r7, #8]
   return(result);
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	f043 0320 	orr.w	r3, r3, #32
 800706e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	461a      	mov	r2, r3
 8007076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007078:	61bb      	str	r3, [r7, #24]
 800707a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707c:	6979      	ldr	r1, [r7, #20]
 800707e:	69ba      	ldr	r2, [r7, #24]
 8007080:	e841 2300 	strex	r3, r2, [r1]
 8007084:	613b      	str	r3, [r7, #16]
   return(result);
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1e6      	bne.n	800705a <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800708c:	e007      	b.n	800709e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	699a      	ldr	r2, [r3, #24]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f042 0208 	orr.w	r2, r2, #8
 800709c:	619a      	str	r2, [r3, #24]
}
 800709e:	bf00      	nop
 80070a0:	3798      	adds	r7, #152	; 0x98
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	08006af3 	.word	0x08006af3

080070ac <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b0a8      	sub	sp, #160	; 0xa0
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80070ba:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	69db      	ldr	r3, [r3, #28]
 80070c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070e2:	2b22      	cmp	r3, #34	; 0x22
 80070e4:	f040 8153 	bne.w	800738e <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80070ee:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80070f2:	e0fa      	b.n	80072ea <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fa:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007102:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8007106:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800710a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800710e:	4013      	ands	r3, r2
 8007110:	b29a      	uxth	r2, r3
 8007112:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007116:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800711c:	1c9a      	adds	r2, r3, #2
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007128:	b29b      	uxth	r3, r3
 800712a:	3b01      	subs	r3, #1
 800712c:	b29a      	uxth	r2, r3
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	69db      	ldr	r3, [r3, #28]
 800713a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800713e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007142:	f003 0307 	and.w	r3, r3, #7
 8007146:	2b00      	cmp	r3, #0
 8007148:	d053      	beq.n	80071f2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800714a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d011      	beq.n	800717a <UART_RxISR_16BIT_FIFOEN+0xce>
 8007156:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800715a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00b      	beq.n	800717a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2201      	movs	r2, #1
 8007168:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007170:	f043 0201 	orr.w	r2, r3, #1
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800717a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d011      	beq.n	80071aa <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007186:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800718a:	f003 0301 	and.w	r3, r3, #1
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00b      	beq.n	80071aa <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2202      	movs	r2, #2
 8007198:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071a0:	f043 0204 	orr.w	r2, r3, #4
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80071ae:	f003 0304 	and.w	r3, r3, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d011      	beq.n	80071da <UART_RxISR_16BIT_FIFOEN+0x12e>
 80071b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00b      	beq.n	80071da <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2204      	movs	r2, #4
 80071c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071d0:	f043 0202 	orr.w	r2, r3, #2
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d006      	beq.n	80071f2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f7fe fdeb 	bl	8005dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d175      	bne.n	80072ea <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007204:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007206:	e853 3f00 	ldrex	r3, [r3]
 800720a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800720c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800720e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007212:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	461a      	mov	r2, r3
 800721c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007220:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007222:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007224:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007226:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007228:	e841 2300 	strex	r3, r2, [r1]
 800722c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800722e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1e4      	bne.n	80071fe <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3308      	adds	r3, #8
 800723a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800723e:	e853 3f00 	ldrex	r3, [r3]
 8007242:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007244:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007246:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800724a:	f023 0301 	bic.w	r3, r3, #1
 800724e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	3308      	adds	r3, #8
 8007258:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800725c:	65ba      	str	r2, [r7, #88]	; 0x58
 800725e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007260:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007262:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007264:	e841 2300 	strex	r3, r2, [r1]
 8007268:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800726a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1e1      	bne.n	8007234 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2220      	movs	r2, #32
 8007274:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007282:	2b01      	cmp	r3, #1
 8007284:	d12e      	bne.n	80072e4 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007294:	e853 3f00 	ldrex	r3, [r3]
 8007298:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800729a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800729c:	f023 0310 	bic.w	r3, r3, #16
 80072a0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80072aa:	647b      	str	r3, [r7, #68]	; 0x44
 80072ac:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072b2:	e841 2300 	strex	r3, r2, [r1]
 80072b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d1e6      	bne.n	800728c <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	69db      	ldr	r3, [r3, #28]
 80072c4:	f003 0310 	and.w	r3, r3, #16
 80072c8:	2b10      	cmp	r3, #16
 80072ca:	d103      	bne.n	80072d4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2210      	movs	r2, #16
 80072d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80072da:	4619      	mov	r1, r3
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7fe fd79 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
 80072e2:	e002      	b.n	80072ea <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f7f9 fc83 	bl	8000bf0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80072ea:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d006      	beq.n	8007300 <UART_RxISR_16BIT_FIFOEN+0x254>
 80072f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80072f6:	f003 0320 	and.w	r3, r3, #32
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f47f aefa 	bne.w	80070f4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007306:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800730a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800730e:	2b00      	cmp	r3, #0
 8007310:	d045      	beq.n	800739e <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007318:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800731c:	429a      	cmp	r2, r3
 800731e:	d23e      	bcs.n	800739e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3308      	adds	r3, #8
 8007326:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	e853 3f00 	ldrex	r3, [r3]
 800732e:	623b      	str	r3, [r7, #32]
   return(result);
 8007330:	6a3b      	ldr	r3, [r7, #32]
 8007332:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007336:	677b      	str	r3, [r7, #116]	; 0x74
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	3308      	adds	r3, #8
 800733e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007340:	633a      	str	r2, [r7, #48]	; 0x30
 8007342:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007344:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007346:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007348:	e841 2300 	strex	r3, r2, [r1]
 800734c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800734e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1e5      	bne.n	8007320 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a14      	ldr	r2, [pc, #80]	; (80073a8 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8007358:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	e853 3f00 	ldrex	r3, [r3]
 8007366:	60fb      	str	r3, [r7, #12]
   return(result);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f043 0320 	orr.w	r3, r3, #32
 800736e:	673b      	str	r3, [r7, #112]	; 0x70
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	461a      	mov	r2, r3
 8007376:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007378:	61fb      	str	r3, [r7, #28]
 800737a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737c:	69b9      	ldr	r1, [r7, #24]
 800737e:	69fa      	ldr	r2, [r7, #28]
 8007380:	e841 2300 	strex	r3, r2, [r1]
 8007384:	617b      	str	r3, [r7, #20]
   return(result);
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d1e6      	bne.n	800735a <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800738c:	e007      	b.n	800739e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	699a      	ldr	r2, [r3, #24]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f042 0208 	orr.w	r2, r2, #8
 800739c:	619a      	str	r2, [r3, #24]
}
 800739e:	bf00      	nop
 80073a0:	37a0      	adds	r7, #160	; 0xa0
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	08006c53 	.word	0x08006c53

080073ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80073c8:	bf00      	nop
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b085      	sub	sp, #20
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d101      	bne.n	80073fe <HAL_UARTEx_DisableFifoMode+0x16>
 80073fa:	2302      	movs	r3, #2
 80073fc:	e027      	b.n	800744e <HAL_UARTEx_DisableFifoMode+0x66>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2224      	movs	r2, #36	; 0x24
 800740a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f022 0201 	bic.w	r2, r2, #1
 8007424:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800742c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68fa      	ldr	r2, [r7, #12]
 800743a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2220      	movs	r2, #32
 8007440:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
 8007462:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800746a:	2b01      	cmp	r3, #1
 800746c:	d101      	bne.n	8007472 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800746e:	2302      	movs	r3, #2
 8007470:	e02d      	b.n	80074ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2224      	movs	r2, #36	; 0x24
 800747e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f022 0201 	bic.w	r2, r2, #1
 8007498:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	683a      	ldr	r2, [r7, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f850 	bl	8007554 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2220      	movs	r2, #32
 80074c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b084      	sub	sp, #16
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
 80074de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e02d      	b.n	800754a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2224      	movs	r2, #36	; 0x24
 80074fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f022 0201 	bic.w	r2, r2, #1
 8007514:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	683a      	ldr	r2, [r7, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f812 	bl	8007554 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2220      	movs	r2, #32
 800753c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3710      	adds	r7, #16
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
	...

08007554 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007560:	2b00      	cmp	r3, #0
 8007562:	d108      	bne.n	8007576 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007574:	e031      	b.n	80075da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007576:	2308      	movs	r3, #8
 8007578:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800757a:	2308      	movs	r3, #8
 800757c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	0e5b      	lsrs	r3, r3, #25
 8007586:	b2db      	uxtb	r3, r3
 8007588:	f003 0307 	and.w	r3, r3, #7
 800758c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	0f5b      	lsrs	r3, r3, #29
 8007596:	b2db      	uxtb	r3, r3
 8007598:	f003 0307 	and.w	r3, r3, #7
 800759c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800759e:	7bbb      	ldrb	r3, [r7, #14]
 80075a0:	7b3a      	ldrb	r2, [r7, #12]
 80075a2:	4911      	ldr	r1, [pc, #68]	; (80075e8 <UARTEx_SetNbDataToProcess+0x94>)
 80075a4:	5c8a      	ldrb	r2, [r1, r2]
 80075a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80075aa:	7b3a      	ldrb	r2, [r7, #12]
 80075ac:	490f      	ldr	r1, [pc, #60]	; (80075ec <UARTEx_SetNbDataToProcess+0x98>)
 80075ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80075b4:	b29a      	uxth	r2, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075bc:	7bfb      	ldrb	r3, [r7, #15]
 80075be:	7b7a      	ldrb	r2, [r7, #13]
 80075c0:	4909      	ldr	r1, [pc, #36]	; (80075e8 <UARTEx_SetNbDataToProcess+0x94>)
 80075c2:	5c8a      	ldrb	r2, [r1, r2]
 80075c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80075c8:	7b7a      	ldrb	r2, [r7, #13]
 80075ca:	4908      	ldr	r1, [pc, #32]	; (80075ec <UARTEx_SetNbDataToProcess+0x98>)
 80075cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80075da:	bf00      	nop
 80075dc:	3714      	adds	r7, #20
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	08008030 	.word	0x08008030
 80075ec:	08008038 	.word	0x08008038

080075f0 <sniprintf>:
 80075f0:	b40c      	push	{r2, r3}
 80075f2:	b530      	push	{r4, r5, lr}
 80075f4:	4b17      	ldr	r3, [pc, #92]	; (8007654 <sniprintf+0x64>)
 80075f6:	1e0c      	subs	r4, r1, #0
 80075f8:	681d      	ldr	r5, [r3, #0]
 80075fa:	b09d      	sub	sp, #116	; 0x74
 80075fc:	da08      	bge.n	8007610 <sniprintf+0x20>
 80075fe:	238b      	movs	r3, #139	; 0x8b
 8007600:	602b      	str	r3, [r5, #0]
 8007602:	f04f 30ff 	mov.w	r0, #4294967295
 8007606:	b01d      	add	sp, #116	; 0x74
 8007608:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800760c:	b002      	add	sp, #8
 800760e:	4770      	bx	lr
 8007610:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007614:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007618:	bf14      	ite	ne
 800761a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800761e:	4623      	moveq	r3, r4
 8007620:	9304      	str	r3, [sp, #16]
 8007622:	9307      	str	r3, [sp, #28]
 8007624:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007628:	9002      	str	r0, [sp, #8]
 800762a:	9006      	str	r0, [sp, #24]
 800762c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007630:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007632:	ab21      	add	r3, sp, #132	; 0x84
 8007634:	a902      	add	r1, sp, #8
 8007636:	4628      	mov	r0, r5
 8007638:	9301      	str	r3, [sp, #4]
 800763a:	f000 f993 	bl	8007964 <_svfiprintf_r>
 800763e:	1c43      	adds	r3, r0, #1
 8007640:	bfbc      	itt	lt
 8007642:	238b      	movlt	r3, #139	; 0x8b
 8007644:	602b      	strlt	r3, [r5, #0]
 8007646:	2c00      	cmp	r4, #0
 8007648:	d0dd      	beq.n	8007606 <sniprintf+0x16>
 800764a:	9b02      	ldr	r3, [sp, #8]
 800764c:	2200      	movs	r2, #0
 800764e:	701a      	strb	r2, [r3, #0]
 8007650:	e7d9      	b.n	8007606 <sniprintf+0x16>
 8007652:	bf00      	nop
 8007654:	200000d0 	.word	0x200000d0

08007658 <memset>:
 8007658:	4402      	add	r2, r0
 800765a:	4603      	mov	r3, r0
 800765c:	4293      	cmp	r3, r2
 800765e:	d100      	bne.n	8007662 <memset+0xa>
 8007660:	4770      	bx	lr
 8007662:	f803 1b01 	strb.w	r1, [r3], #1
 8007666:	e7f9      	b.n	800765c <memset+0x4>

08007668 <__errno>:
 8007668:	4b01      	ldr	r3, [pc, #4]	; (8007670 <__errno+0x8>)
 800766a:	6818      	ldr	r0, [r3, #0]
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop
 8007670:	200000d0 	.word	0x200000d0

08007674 <__libc_init_array>:
 8007674:	b570      	push	{r4, r5, r6, lr}
 8007676:	4d0d      	ldr	r5, [pc, #52]	; (80076ac <__libc_init_array+0x38>)
 8007678:	4c0d      	ldr	r4, [pc, #52]	; (80076b0 <__libc_init_array+0x3c>)
 800767a:	1b64      	subs	r4, r4, r5
 800767c:	10a4      	asrs	r4, r4, #2
 800767e:	2600      	movs	r6, #0
 8007680:	42a6      	cmp	r6, r4
 8007682:	d109      	bne.n	8007698 <__libc_init_array+0x24>
 8007684:	4d0b      	ldr	r5, [pc, #44]	; (80076b4 <__libc_init_array+0x40>)
 8007686:	4c0c      	ldr	r4, [pc, #48]	; (80076b8 <__libc_init_array+0x44>)
 8007688:	f000 fc6a 	bl	8007f60 <_init>
 800768c:	1b64      	subs	r4, r4, r5
 800768e:	10a4      	asrs	r4, r4, #2
 8007690:	2600      	movs	r6, #0
 8007692:	42a6      	cmp	r6, r4
 8007694:	d105      	bne.n	80076a2 <__libc_init_array+0x2e>
 8007696:	bd70      	pop	{r4, r5, r6, pc}
 8007698:	f855 3b04 	ldr.w	r3, [r5], #4
 800769c:	4798      	blx	r3
 800769e:	3601      	adds	r6, #1
 80076a0:	e7ee      	b.n	8007680 <__libc_init_array+0xc>
 80076a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80076a6:	4798      	blx	r3
 80076a8:	3601      	adds	r6, #1
 80076aa:	e7f2      	b.n	8007692 <__libc_init_array+0x1e>
 80076ac:	0800807c 	.word	0x0800807c
 80076b0:	0800807c 	.word	0x0800807c
 80076b4:	0800807c 	.word	0x0800807c
 80076b8:	08008080 	.word	0x08008080

080076bc <__retarget_lock_acquire_recursive>:
 80076bc:	4770      	bx	lr

080076be <__retarget_lock_release_recursive>:
 80076be:	4770      	bx	lr

080076c0 <_free_r>:
 80076c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80076c2:	2900      	cmp	r1, #0
 80076c4:	d044      	beq.n	8007750 <_free_r+0x90>
 80076c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076ca:	9001      	str	r0, [sp, #4]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f1a1 0404 	sub.w	r4, r1, #4
 80076d2:	bfb8      	it	lt
 80076d4:	18e4      	addlt	r4, r4, r3
 80076d6:	f000 f8df 	bl	8007898 <__malloc_lock>
 80076da:	4a1e      	ldr	r2, [pc, #120]	; (8007754 <_free_r+0x94>)
 80076dc:	9801      	ldr	r0, [sp, #4]
 80076de:	6813      	ldr	r3, [r2, #0]
 80076e0:	b933      	cbnz	r3, 80076f0 <_free_r+0x30>
 80076e2:	6063      	str	r3, [r4, #4]
 80076e4:	6014      	str	r4, [r2, #0]
 80076e6:	b003      	add	sp, #12
 80076e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80076ec:	f000 b8da 	b.w	80078a4 <__malloc_unlock>
 80076f0:	42a3      	cmp	r3, r4
 80076f2:	d908      	bls.n	8007706 <_free_r+0x46>
 80076f4:	6825      	ldr	r5, [r4, #0]
 80076f6:	1961      	adds	r1, r4, r5
 80076f8:	428b      	cmp	r3, r1
 80076fa:	bf01      	itttt	eq
 80076fc:	6819      	ldreq	r1, [r3, #0]
 80076fe:	685b      	ldreq	r3, [r3, #4]
 8007700:	1949      	addeq	r1, r1, r5
 8007702:	6021      	streq	r1, [r4, #0]
 8007704:	e7ed      	b.n	80076e2 <_free_r+0x22>
 8007706:	461a      	mov	r2, r3
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	b10b      	cbz	r3, 8007710 <_free_r+0x50>
 800770c:	42a3      	cmp	r3, r4
 800770e:	d9fa      	bls.n	8007706 <_free_r+0x46>
 8007710:	6811      	ldr	r1, [r2, #0]
 8007712:	1855      	adds	r5, r2, r1
 8007714:	42a5      	cmp	r5, r4
 8007716:	d10b      	bne.n	8007730 <_free_r+0x70>
 8007718:	6824      	ldr	r4, [r4, #0]
 800771a:	4421      	add	r1, r4
 800771c:	1854      	adds	r4, r2, r1
 800771e:	42a3      	cmp	r3, r4
 8007720:	6011      	str	r1, [r2, #0]
 8007722:	d1e0      	bne.n	80076e6 <_free_r+0x26>
 8007724:	681c      	ldr	r4, [r3, #0]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	6053      	str	r3, [r2, #4]
 800772a:	440c      	add	r4, r1
 800772c:	6014      	str	r4, [r2, #0]
 800772e:	e7da      	b.n	80076e6 <_free_r+0x26>
 8007730:	d902      	bls.n	8007738 <_free_r+0x78>
 8007732:	230c      	movs	r3, #12
 8007734:	6003      	str	r3, [r0, #0]
 8007736:	e7d6      	b.n	80076e6 <_free_r+0x26>
 8007738:	6825      	ldr	r5, [r4, #0]
 800773a:	1961      	adds	r1, r4, r5
 800773c:	428b      	cmp	r3, r1
 800773e:	bf04      	itt	eq
 8007740:	6819      	ldreq	r1, [r3, #0]
 8007742:	685b      	ldreq	r3, [r3, #4]
 8007744:	6063      	str	r3, [r4, #4]
 8007746:	bf04      	itt	eq
 8007748:	1949      	addeq	r1, r1, r5
 800774a:	6021      	streq	r1, [r4, #0]
 800774c:	6054      	str	r4, [r2, #4]
 800774e:	e7ca      	b.n	80076e6 <_free_r+0x26>
 8007750:	b003      	add	sp, #12
 8007752:	bd30      	pop	{r4, r5, pc}
 8007754:	20000540 	.word	0x20000540

08007758 <sbrk_aligned>:
 8007758:	b570      	push	{r4, r5, r6, lr}
 800775a:	4e0e      	ldr	r6, [pc, #56]	; (8007794 <sbrk_aligned+0x3c>)
 800775c:	460c      	mov	r4, r1
 800775e:	6831      	ldr	r1, [r6, #0]
 8007760:	4605      	mov	r5, r0
 8007762:	b911      	cbnz	r1, 800776a <sbrk_aligned+0x12>
 8007764:	f000 fba6 	bl	8007eb4 <_sbrk_r>
 8007768:	6030      	str	r0, [r6, #0]
 800776a:	4621      	mov	r1, r4
 800776c:	4628      	mov	r0, r5
 800776e:	f000 fba1 	bl	8007eb4 <_sbrk_r>
 8007772:	1c43      	adds	r3, r0, #1
 8007774:	d00a      	beq.n	800778c <sbrk_aligned+0x34>
 8007776:	1cc4      	adds	r4, r0, #3
 8007778:	f024 0403 	bic.w	r4, r4, #3
 800777c:	42a0      	cmp	r0, r4
 800777e:	d007      	beq.n	8007790 <sbrk_aligned+0x38>
 8007780:	1a21      	subs	r1, r4, r0
 8007782:	4628      	mov	r0, r5
 8007784:	f000 fb96 	bl	8007eb4 <_sbrk_r>
 8007788:	3001      	adds	r0, #1
 800778a:	d101      	bne.n	8007790 <sbrk_aligned+0x38>
 800778c:	f04f 34ff 	mov.w	r4, #4294967295
 8007790:	4620      	mov	r0, r4
 8007792:	bd70      	pop	{r4, r5, r6, pc}
 8007794:	20000544 	.word	0x20000544

08007798 <_malloc_r>:
 8007798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800779c:	1ccd      	adds	r5, r1, #3
 800779e:	f025 0503 	bic.w	r5, r5, #3
 80077a2:	3508      	adds	r5, #8
 80077a4:	2d0c      	cmp	r5, #12
 80077a6:	bf38      	it	cc
 80077a8:	250c      	movcc	r5, #12
 80077aa:	2d00      	cmp	r5, #0
 80077ac:	4607      	mov	r7, r0
 80077ae:	db01      	blt.n	80077b4 <_malloc_r+0x1c>
 80077b0:	42a9      	cmp	r1, r5
 80077b2:	d905      	bls.n	80077c0 <_malloc_r+0x28>
 80077b4:	230c      	movs	r3, #12
 80077b6:	603b      	str	r3, [r7, #0]
 80077b8:	2600      	movs	r6, #0
 80077ba:	4630      	mov	r0, r6
 80077bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007894 <_malloc_r+0xfc>
 80077c4:	f000 f868 	bl	8007898 <__malloc_lock>
 80077c8:	f8d8 3000 	ldr.w	r3, [r8]
 80077cc:	461c      	mov	r4, r3
 80077ce:	bb5c      	cbnz	r4, 8007828 <_malloc_r+0x90>
 80077d0:	4629      	mov	r1, r5
 80077d2:	4638      	mov	r0, r7
 80077d4:	f7ff ffc0 	bl	8007758 <sbrk_aligned>
 80077d8:	1c43      	adds	r3, r0, #1
 80077da:	4604      	mov	r4, r0
 80077dc:	d155      	bne.n	800788a <_malloc_r+0xf2>
 80077de:	f8d8 4000 	ldr.w	r4, [r8]
 80077e2:	4626      	mov	r6, r4
 80077e4:	2e00      	cmp	r6, #0
 80077e6:	d145      	bne.n	8007874 <_malloc_r+0xdc>
 80077e8:	2c00      	cmp	r4, #0
 80077ea:	d048      	beq.n	800787e <_malloc_r+0xe6>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	4631      	mov	r1, r6
 80077f0:	4638      	mov	r0, r7
 80077f2:	eb04 0903 	add.w	r9, r4, r3
 80077f6:	f000 fb5d 	bl	8007eb4 <_sbrk_r>
 80077fa:	4581      	cmp	r9, r0
 80077fc:	d13f      	bne.n	800787e <_malloc_r+0xe6>
 80077fe:	6821      	ldr	r1, [r4, #0]
 8007800:	1a6d      	subs	r5, r5, r1
 8007802:	4629      	mov	r1, r5
 8007804:	4638      	mov	r0, r7
 8007806:	f7ff ffa7 	bl	8007758 <sbrk_aligned>
 800780a:	3001      	adds	r0, #1
 800780c:	d037      	beq.n	800787e <_malloc_r+0xe6>
 800780e:	6823      	ldr	r3, [r4, #0]
 8007810:	442b      	add	r3, r5
 8007812:	6023      	str	r3, [r4, #0]
 8007814:	f8d8 3000 	ldr.w	r3, [r8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d038      	beq.n	800788e <_malloc_r+0xf6>
 800781c:	685a      	ldr	r2, [r3, #4]
 800781e:	42a2      	cmp	r2, r4
 8007820:	d12b      	bne.n	800787a <_malloc_r+0xe2>
 8007822:	2200      	movs	r2, #0
 8007824:	605a      	str	r2, [r3, #4]
 8007826:	e00f      	b.n	8007848 <_malloc_r+0xb0>
 8007828:	6822      	ldr	r2, [r4, #0]
 800782a:	1b52      	subs	r2, r2, r5
 800782c:	d41f      	bmi.n	800786e <_malloc_r+0xd6>
 800782e:	2a0b      	cmp	r2, #11
 8007830:	d917      	bls.n	8007862 <_malloc_r+0xca>
 8007832:	1961      	adds	r1, r4, r5
 8007834:	42a3      	cmp	r3, r4
 8007836:	6025      	str	r5, [r4, #0]
 8007838:	bf18      	it	ne
 800783a:	6059      	strne	r1, [r3, #4]
 800783c:	6863      	ldr	r3, [r4, #4]
 800783e:	bf08      	it	eq
 8007840:	f8c8 1000 	streq.w	r1, [r8]
 8007844:	5162      	str	r2, [r4, r5]
 8007846:	604b      	str	r3, [r1, #4]
 8007848:	4638      	mov	r0, r7
 800784a:	f104 060b 	add.w	r6, r4, #11
 800784e:	f000 f829 	bl	80078a4 <__malloc_unlock>
 8007852:	f026 0607 	bic.w	r6, r6, #7
 8007856:	1d23      	adds	r3, r4, #4
 8007858:	1af2      	subs	r2, r6, r3
 800785a:	d0ae      	beq.n	80077ba <_malloc_r+0x22>
 800785c:	1b9b      	subs	r3, r3, r6
 800785e:	50a3      	str	r3, [r4, r2]
 8007860:	e7ab      	b.n	80077ba <_malloc_r+0x22>
 8007862:	42a3      	cmp	r3, r4
 8007864:	6862      	ldr	r2, [r4, #4]
 8007866:	d1dd      	bne.n	8007824 <_malloc_r+0x8c>
 8007868:	f8c8 2000 	str.w	r2, [r8]
 800786c:	e7ec      	b.n	8007848 <_malloc_r+0xb0>
 800786e:	4623      	mov	r3, r4
 8007870:	6864      	ldr	r4, [r4, #4]
 8007872:	e7ac      	b.n	80077ce <_malloc_r+0x36>
 8007874:	4634      	mov	r4, r6
 8007876:	6876      	ldr	r6, [r6, #4]
 8007878:	e7b4      	b.n	80077e4 <_malloc_r+0x4c>
 800787a:	4613      	mov	r3, r2
 800787c:	e7cc      	b.n	8007818 <_malloc_r+0x80>
 800787e:	230c      	movs	r3, #12
 8007880:	603b      	str	r3, [r7, #0]
 8007882:	4638      	mov	r0, r7
 8007884:	f000 f80e 	bl	80078a4 <__malloc_unlock>
 8007888:	e797      	b.n	80077ba <_malloc_r+0x22>
 800788a:	6025      	str	r5, [r4, #0]
 800788c:	e7dc      	b.n	8007848 <_malloc_r+0xb0>
 800788e:	605b      	str	r3, [r3, #4]
 8007890:	deff      	udf	#255	; 0xff
 8007892:	bf00      	nop
 8007894:	20000540 	.word	0x20000540

08007898 <__malloc_lock>:
 8007898:	4801      	ldr	r0, [pc, #4]	; (80078a0 <__malloc_lock+0x8>)
 800789a:	f7ff bf0f 	b.w	80076bc <__retarget_lock_acquire_recursive>
 800789e:	bf00      	nop
 80078a0:	2000053c 	.word	0x2000053c

080078a4 <__malloc_unlock>:
 80078a4:	4801      	ldr	r0, [pc, #4]	; (80078ac <__malloc_unlock+0x8>)
 80078a6:	f7ff bf0a 	b.w	80076be <__retarget_lock_release_recursive>
 80078aa:	bf00      	nop
 80078ac:	2000053c 	.word	0x2000053c

080078b0 <__ssputs_r>:
 80078b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078b4:	688e      	ldr	r6, [r1, #8]
 80078b6:	461f      	mov	r7, r3
 80078b8:	42be      	cmp	r6, r7
 80078ba:	680b      	ldr	r3, [r1, #0]
 80078bc:	4682      	mov	sl, r0
 80078be:	460c      	mov	r4, r1
 80078c0:	4690      	mov	r8, r2
 80078c2:	d82c      	bhi.n	800791e <__ssputs_r+0x6e>
 80078c4:	898a      	ldrh	r2, [r1, #12]
 80078c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80078ca:	d026      	beq.n	800791a <__ssputs_r+0x6a>
 80078cc:	6965      	ldr	r5, [r4, #20]
 80078ce:	6909      	ldr	r1, [r1, #16]
 80078d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078d4:	eba3 0901 	sub.w	r9, r3, r1
 80078d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078dc:	1c7b      	adds	r3, r7, #1
 80078de:	444b      	add	r3, r9
 80078e0:	106d      	asrs	r5, r5, #1
 80078e2:	429d      	cmp	r5, r3
 80078e4:	bf38      	it	cc
 80078e6:	461d      	movcc	r5, r3
 80078e8:	0553      	lsls	r3, r2, #21
 80078ea:	d527      	bpl.n	800793c <__ssputs_r+0x8c>
 80078ec:	4629      	mov	r1, r5
 80078ee:	f7ff ff53 	bl	8007798 <_malloc_r>
 80078f2:	4606      	mov	r6, r0
 80078f4:	b360      	cbz	r0, 8007950 <__ssputs_r+0xa0>
 80078f6:	6921      	ldr	r1, [r4, #16]
 80078f8:	464a      	mov	r2, r9
 80078fa:	f000 faeb 	bl	8007ed4 <memcpy>
 80078fe:	89a3      	ldrh	r3, [r4, #12]
 8007900:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007908:	81a3      	strh	r3, [r4, #12]
 800790a:	6126      	str	r6, [r4, #16]
 800790c:	6165      	str	r5, [r4, #20]
 800790e:	444e      	add	r6, r9
 8007910:	eba5 0509 	sub.w	r5, r5, r9
 8007914:	6026      	str	r6, [r4, #0]
 8007916:	60a5      	str	r5, [r4, #8]
 8007918:	463e      	mov	r6, r7
 800791a:	42be      	cmp	r6, r7
 800791c:	d900      	bls.n	8007920 <__ssputs_r+0x70>
 800791e:	463e      	mov	r6, r7
 8007920:	6820      	ldr	r0, [r4, #0]
 8007922:	4632      	mov	r2, r6
 8007924:	4641      	mov	r1, r8
 8007926:	f000 faab 	bl	8007e80 <memmove>
 800792a:	68a3      	ldr	r3, [r4, #8]
 800792c:	1b9b      	subs	r3, r3, r6
 800792e:	60a3      	str	r3, [r4, #8]
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	4433      	add	r3, r6
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	2000      	movs	r0, #0
 8007938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800793c:	462a      	mov	r2, r5
 800793e:	f000 fad7 	bl	8007ef0 <_realloc_r>
 8007942:	4606      	mov	r6, r0
 8007944:	2800      	cmp	r0, #0
 8007946:	d1e0      	bne.n	800790a <__ssputs_r+0x5a>
 8007948:	6921      	ldr	r1, [r4, #16]
 800794a:	4650      	mov	r0, sl
 800794c:	f7ff feb8 	bl	80076c0 <_free_r>
 8007950:	230c      	movs	r3, #12
 8007952:	f8ca 3000 	str.w	r3, [sl]
 8007956:	89a3      	ldrh	r3, [r4, #12]
 8007958:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800795c:	81a3      	strh	r3, [r4, #12]
 800795e:	f04f 30ff 	mov.w	r0, #4294967295
 8007962:	e7e9      	b.n	8007938 <__ssputs_r+0x88>

08007964 <_svfiprintf_r>:
 8007964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007968:	4698      	mov	r8, r3
 800796a:	898b      	ldrh	r3, [r1, #12]
 800796c:	061b      	lsls	r3, r3, #24
 800796e:	b09d      	sub	sp, #116	; 0x74
 8007970:	4607      	mov	r7, r0
 8007972:	460d      	mov	r5, r1
 8007974:	4614      	mov	r4, r2
 8007976:	d50e      	bpl.n	8007996 <_svfiprintf_r+0x32>
 8007978:	690b      	ldr	r3, [r1, #16]
 800797a:	b963      	cbnz	r3, 8007996 <_svfiprintf_r+0x32>
 800797c:	2140      	movs	r1, #64	; 0x40
 800797e:	f7ff ff0b 	bl	8007798 <_malloc_r>
 8007982:	6028      	str	r0, [r5, #0]
 8007984:	6128      	str	r0, [r5, #16]
 8007986:	b920      	cbnz	r0, 8007992 <_svfiprintf_r+0x2e>
 8007988:	230c      	movs	r3, #12
 800798a:	603b      	str	r3, [r7, #0]
 800798c:	f04f 30ff 	mov.w	r0, #4294967295
 8007990:	e0d0      	b.n	8007b34 <_svfiprintf_r+0x1d0>
 8007992:	2340      	movs	r3, #64	; 0x40
 8007994:	616b      	str	r3, [r5, #20]
 8007996:	2300      	movs	r3, #0
 8007998:	9309      	str	r3, [sp, #36]	; 0x24
 800799a:	2320      	movs	r3, #32
 800799c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80079a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80079a4:	2330      	movs	r3, #48	; 0x30
 80079a6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007b4c <_svfiprintf_r+0x1e8>
 80079aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80079ae:	f04f 0901 	mov.w	r9, #1
 80079b2:	4623      	mov	r3, r4
 80079b4:	469a      	mov	sl, r3
 80079b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079ba:	b10a      	cbz	r2, 80079c0 <_svfiprintf_r+0x5c>
 80079bc:	2a25      	cmp	r2, #37	; 0x25
 80079be:	d1f9      	bne.n	80079b4 <_svfiprintf_r+0x50>
 80079c0:	ebba 0b04 	subs.w	fp, sl, r4
 80079c4:	d00b      	beq.n	80079de <_svfiprintf_r+0x7a>
 80079c6:	465b      	mov	r3, fp
 80079c8:	4622      	mov	r2, r4
 80079ca:	4629      	mov	r1, r5
 80079cc:	4638      	mov	r0, r7
 80079ce:	f7ff ff6f 	bl	80078b0 <__ssputs_r>
 80079d2:	3001      	adds	r0, #1
 80079d4:	f000 80a9 	beq.w	8007b2a <_svfiprintf_r+0x1c6>
 80079d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079da:	445a      	add	r2, fp
 80079dc:	9209      	str	r2, [sp, #36]	; 0x24
 80079de:	f89a 3000 	ldrb.w	r3, [sl]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 80a1 	beq.w	8007b2a <_svfiprintf_r+0x1c6>
 80079e8:	2300      	movs	r3, #0
 80079ea:	f04f 32ff 	mov.w	r2, #4294967295
 80079ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079f2:	f10a 0a01 	add.w	sl, sl, #1
 80079f6:	9304      	str	r3, [sp, #16]
 80079f8:	9307      	str	r3, [sp, #28]
 80079fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079fe:	931a      	str	r3, [sp, #104]	; 0x68
 8007a00:	4654      	mov	r4, sl
 8007a02:	2205      	movs	r2, #5
 8007a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a08:	4850      	ldr	r0, [pc, #320]	; (8007b4c <_svfiprintf_r+0x1e8>)
 8007a0a:	f7f8 fc21 	bl	8000250 <memchr>
 8007a0e:	9a04      	ldr	r2, [sp, #16]
 8007a10:	b9d8      	cbnz	r0, 8007a4a <_svfiprintf_r+0xe6>
 8007a12:	06d0      	lsls	r0, r2, #27
 8007a14:	bf44      	itt	mi
 8007a16:	2320      	movmi	r3, #32
 8007a18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a1c:	0711      	lsls	r1, r2, #28
 8007a1e:	bf44      	itt	mi
 8007a20:	232b      	movmi	r3, #43	; 0x2b
 8007a22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a26:	f89a 3000 	ldrb.w	r3, [sl]
 8007a2a:	2b2a      	cmp	r3, #42	; 0x2a
 8007a2c:	d015      	beq.n	8007a5a <_svfiprintf_r+0xf6>
 8007a2e:	9a07      	ldr	r2, [sp, #28]
 8007a30:	4654      	mov	r4, sl
 8007a32:	2000      	movs	r0, #0
 8007a34:	f04f 0c0a 	mov.w	ip, #10
 8007a38:	4621      	mov	r1, r4
 8007a3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a3e:	3b30      	subs	r3, #48	; 0x30
 8007a40:	2b09      	cmp	r3, #9
 8007a42:	d94d      	bls.n	8007ae0 <_svfiprintf_r+0x17c>
 8007a44:	b1b0      	cbz	r0, 8007a74 <_svfiprintf_r+0x110>
 8007a46:	9207      	str	r2, [sp, #28]
 8007a48:	e014      	b.n	8007a74 <_svfiprintf_r+0x110>
 8007a4a:	eba0 0308 	sub.w	r3, r0, r8
 8007a4e:	fa09 f303 	lsl.w	r3, r9, r3
 8007a52:	4313      	orrs	r3, r2
 8007a54:	9304      	str	r3, [sp, #16]
 8007a56:	46a2      	mov	sl, r4
 8007a58:	e7d2      	b.n	8007a00 <_svfiprintf_r+0x9c>
 8007a5a:	9b03      	ldr	r3, [sp, #12]
 8007a5c:	1d19      	adds	r1, r3, #4
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	9103      	str	r1, [sp, #12]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	bfbb      	ittet	lt
 8007a66:	425b      	neglt	r3, r3
 8007a68:	f042 0202 	orrlt.w	r2, r2, #2
 8007a6c:	9307      	strge	r3, [sp, #28]
 8007a6e:	9307      	strlt	r3, [sp, #28]
 8007a70:	bfb8      	it	lt
 8007a72:	9204      	strlt	r2, [sp, #16]
 8007a74:	7823      	ldrb	r3, [r4, #0]
 8007a76:	2b2e      	cmp	r3, #46	; 0x2e
 8007a78:	d10c      	bne.n	8007a94 <_svfiprintf_r+0x130>
 8007a7a:	7863      	ldrb	r3, [r4, #1]
 8007a7c:	2b2a      	cmp	r3, #42	; 0x2a
 8007a7e:	d134      	bne.n	8007aea <_svfiprintf_r+0x186>
 8007a80:	9b03      	ldr	r3, [sp, #12]
 8007a82:	1d1a      	adds	r2, r3, #4
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	9203      	str	r2, [sp, #12]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	bfb8      	it	lt
 8007a8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a90:	3402      	adds	r4, #2
 8007a92:	9305      	str	r3, [sp, #20]
 8007a94:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007b5c <_svfiprintf_r+0x1f8>
 8007a98:	7821      	ldrb	r1, [r4, #0]
 8007a9a:	2203      	movs	r2, #3
 8007a9c:	4650      	mov	r0, sl
 8007a9e:	f7f8 fbd7 	bl	8000250 <memchr>
 8007aa2:	b138      	cbz	r0, 8007ab4 <_svfiprintf_r+0x150>
 8007aa4:	9b04      	ldr	r3, [sp, #16]
 8007aa6:	eba0 000a 	sub.w	r0, r0, sl
 8007aaa:	2240      	movs	r2, #64	; 0x40
 8007aac:	4082      	lsls	r2, r0
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	3401      	adds	r4, #1
 8007ab2:	9304      	str	r3, [sp, #16]
 8007ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ab8:	4825      	ldr	r0, [pc, #148]	; (8007b50 <_svfiprintf_r+0x1ec>)
 8007aba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007abe:	2206      	movs	r2, #6
 8007ac0:	f7f8 fbc6 	bl	8000250 <memchr>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	d038      	beq.n	8007b3a <_svfiprintf_r+0x1d6>
 8007ac8:	4b22      	ldr	r3, [pc, #136]	; (8007b54 <_svfiprintf_r+0x1f0>)
 8007aca:	bb1b      	cbnz	r3, 8007b14 <_svfiprintf_r+0x1b0>
 8007acc:	9b03      	ldr	r3, [sp, #12]
 8007ace:	3307      	adds	r3, #7
 8007ad0:	f023 0307 	bic.w	r3, r3, #7
 8007ad4:	3308      	adds	r3, #8
 8007ad6:	9303      	str	r3, [sp, #12]
 8007ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ada:	4433      	add	r3, r6
 8007adc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ade:	e768      	b.n	80079b2 <_svfiprintf_r+0x4e>
 8007ae0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ae4:	460c      	mov	r4, r1
 8007ae6:	2001      	movs	r0, #1
 8007ae8:	e7a6      	b.n	8007a38 <_svfiprintf_r+0xd4>
 8007aea:	2300      	movs	r3, #0
 8007aec:	3401      	adds	r4, #1
 8007aee:	9305      	str	r3, [sp, #20]
 8007af0:	4619      	mov	r1, r3
 8007af2:	f04f 0c0a 	mov.w	ip, #10
 8007af6:	4620      	mov	r0, r4
 8007af8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007afc:	3a30      	subs	r2, #48	; 0x30
 8007afe:	2a09      	cmp	r2, #9
 8007b00:	d903      	bls.n	8007b0a <_svfiprintf_r+0x1a6>
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d0c6      	beq.n	8007a94 <_svfiprintf_r+0x130>
 8007b06:	9105      	str	r1, [sp, #20]
 8007b08:	e7c4      	b.n	8007a94 <_svfiprintf_r+0x130>
 8007b0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b0e:	4604      	mov	r4, r0
 8007b10:	2301      	movs	r3, #1
 8007b12:	e7f0      	b.n	8007af6 <_svfiprintf_r+0x192>
 8007b14:	ab03      	add	r3, sp, #12
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	462a      	mov	r2, r5
 8007b1a:	4b0f      	ldr	r3, [pc, #60]	; (8007b58 <_svfiprintf_r+0x1f4>)
 8007b1c:	a904      	add	r1, sp, #16
 8007b1e:	4638      	mov	r0, r7
 8007b20:	f3af 8000 	nop.w
 8007b24:	1c42      	adds	r2, r0, #1
 8007b26:	4606      	mov	r6, r0
 8007b28:	d1d6      	bne.n	8007ad8 <_svfiprintf_r+0x174>
 8007b2a:	89ab      	ldrh	r3, [r5, #12]
 8007b2c:	065b      	lsls	r3, r3, #25
 8007b2e:	f53f af2d 	bmi.w	800798c <_svfiprintf_r+0x28>
 8007b32:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b34:	b01d      	add	sp, #116	; 0x74
 8007b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b3a:	ab03      	add	r3, sp, #12
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	462a      	mov	r2, r5
 8007b40:	4b05      	ldr	r3, [pc, #20]	; (8007b58 <_svfiprintf_r+0x1f4>)
 8007b42:	a904      	add	r1, sp, #16
 8007b44:	4638      	mov	r0, r7
 8007b46:	f000 f879 	bl	8007c3c <_printf_i>
 8007b4a:	e7eb      	b.n	8007b24 <_svfiprintf_r+0x1c0>
 8007b4c:	08008040 	.word	0x08008040
 8007b50:	0800804a 	.word	0x0800804a
 8007b54:	00000000 	.word	0x00000000
 8007b58:	080078b1 	.word	0x080078b1
 8007b5c:	08008046 	.word	0x08008046

08007b60 <_printf_common>:
 8007b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b64:	4616      	mov	r6, r2
 8007b66:	4699      	mov	r9, r3
 8007b68:	688a      	ldr	r2, [r1, #8]
 8007b6a:	690b      	ldr	r3, [r1, #16]
 8007b6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b70:	4293      	cmp	r3, r2
 8007b72:	bfb8      	it	lt
 8007b74:	4613      	movlt	r3, r2
 8007b76:	6033      	str	r3, [r6, #0]
 8007b78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	b10a      	cbz	r2, 8007b86 <_printf_common+0x26>
 8007b82:	3301      	adds	r3, #1
 8007b84:	6033      	str	r3, [r6, #0]
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	0699      	lsls	r1, r3, #26
 8007b8a:	bf42      	ittt	mi
 8007b8c:	6833      	ldrmi	r3, [r6, #0]
 8007b8e:	3302      	addmi	r3, #2
 8007b90:	6033      	strmi	r3, [r6, #0]
 8007b92:	6825      	ldr	r5, [r4, #0]
 8007b94:	f015 0506 	ands.w	r5, r5, #6
 8007b98:	d106      	bne.n	8007ba8 <_printf_common+0x48>
 8007b9a:	f104 0a19 	add.w	sl, r4, #25
 8007b9e:	68e3      	ldr	r3, [r4, #12]
 8007ba0:	6832      	ldr	r2, [r6, #0]
 8007ba2:	1a9b      	subs	r3, r3, r2
 8007ba4:	42ab      	cmp	r3, r5
 8007ba6:	dc26      	bgt.n	8007bf6 <_printf_common+0x96>
 8007ba8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007bac:	1e13      	subs	r3, r2, #0
 8007bae:	6822      	ldr	r2, [r4, #0]
 8007bb0:	bf18      	it	ne
 8007bb2:	2301      	movne	r3, #1
 8007bb4:	0692      	lsls	r2, r2, #26
 8007bb6:	d42b      	bmi.n	8007c10 <_printf_common+0xb0>
 8007bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	47c0      	blx	r8
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d01e      	beq.n	8007c04 <_printf_common+0xa4>
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	6922      	ldr	r2, [r4, #16]
 8007bca:	f003 0306 	and.w	r3, r3, #6
 8007bce:	2b04      	cmp	r3, #4
 8007bd0:	bf02      	ittt	eq
 8007bd2:	68e5      	ldreq	r5, [r4, #12]
 8007bd4:	6833      	ldreq	r3, [r6, #0]
 8007bd6:	1aed      	subeq	r5, r5, r3
 8007bd8:	68a3      	ldr	r3, [r4, #8]
 8007bda:	bf0c      	ite	eq
 8007bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007be0:	2500      	movne	r5, #0
 8007be2:	4293      	cmp	r3, r2
 8007be4:	bfc4      	itt	gt
 8007be6:	1a9b      	subgt	r3, r3, r2
 8007be8:	18ed      	addgt	r5, r5, r3
 8007bea:	2600      	movs	r6, #0
 8007bec:	341a      	adds	r4, #26
 8007bee:	42b5      	cmp	r5, r6
 8007bf0:	d11a      	bne.n	8007c28 <_printf_common+0xc8>
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	e008      	b.n	8007c08 <_printf_common+0xa8>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	4652      	mov	r2, sl
 8007bfa:	4649      	mov	r1, r9
 8007bfc:	4638      	mov	r0, r7
 8007bfe:	47c0      	blx	r8
 8007c00:	3001      	adds	r0, #1
 8007c02:	d103      	bne.n	8007c0c <_printf_common+0xac>
 8007c04:	f04f 30ff 	mov.w	r0, #4294967295
 8007c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0c:	3501      	adds	r5, #1
 8007c0e:	e7c6      	b.n	8007b9e <_printf_common+0x3e>
 8007c10:	18e1      	adds	r1, r4, r3
 8007c12:	1c5a      	adds	r2, r3, #1
 8007c14:	2030      	movs	r0, #48	; 0x30
 8007c16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c1a:	4422      	add	r2, r4
 8007c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c24:	3302      	adds	r3, #2
 8007c26:	e7c7      	b.n	8007bb8 <_printf_common+0x58>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	4622      	mov	r2, r4
 8007c2c:	4649      	mov	r1, r9
 8007c2e:	4638      	mov	r0, r7
 8007c30:	47c0      	blx	r8
 8007c32:	3001      	adds	r0, #1
 8007c34:	d0e6      	beq.n	8007c04 <_printf_common+0xa4>
 8007c36:	3601      	adds	r6, #1
 8007c38:	e7d9      	b.n	8007bee <_printf_common+0x8e>
	...

08007c3c <_printf_i>:
 8007c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c40:	7e0f      	ldrb	r7, [r1, #24]
 8007c42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c44:	2f78      	cmp	r7, #120	; 0x78
 8007c46:	4691      	mov	r9, r2
 8007c48:	4680      	mov	r8, r0
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	469a      	mov	sl, r3
 8007c4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c52:	d807      	bhi.n	8007c64 <_printf_i+0x28>
 8007c54:	2f62      	cmp	r7, #98	; 0x62
 8007c56:	d80a      	bhi.n	8007c6e <_printf_i+0x32>
 8007c58:	2f00      	cmp	r7, #0
 8007c5a:	f000 80d4 	beq.w	8007e06 <_printf_i+0x1ca>
 8007c5e:	2f58      	cmp	r7, #88	; 0x58
 8007c60:	f000 80c0 	beq.w	8007de4 <_printf_i+0x1a8>
 8007c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c6c:	e03a      	b.n	8007ce4 <_printf_i+0xa8>
 8007c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c72:	2b15      	cmp	r3, #21
 8007c74:	d8f6      	bhi.n	8007c64 <_printf_i+0x28>
 8007c76:	a101      	add	r1, pc, #4	; (adr r1, 8007c7c <_printf_i+0x40>)
 8007c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c7c:	08007cd5 	.word	0x08007cd5
 8007c80:	08007ce9 	.word	0x08007ce9
 8007c84:	08007c65 	.word	0x08007c65
 8007c88:	08007c65 	.word	0x08007c65
 8007c8c:	08007c65 	.word	0x08007c65
 8007c90:	08007c65 	.word	0x08007c65
 8007c94:	08007ce9 	.word	0x08007ce9
 8007c98:	08007c65 	.word	0x08007c65
 8007c9c:	08007c65 	.word	0x08007c65
 8007ca0:	08007c65 	.word	0x08007c65
 8007ca4:	08007c65 	.word	0x08007c65
 8007ca8:	08007ded 	.word	0x08007ded
 8007cac:	08007d15 	.word	0x08007d15
 8007cb0:	08007da7 	.word	0x08007da7
 8007cb4:	08007c65 	.word	0x08007c65
 8007cb8:	08007c65 	.word	0x08007c65
 8007cbc:	08007e0f 	.word	0x08007e0f
 8007cc0:	08007c65 	.word	0x08007c65
 8007cc4:	08007d15 	.word	0x08007d15
 8007cc8:	08007c65 	.word	0x08007c65
 8007ccc:	08007c65 	.word	0x08007c65
 8007cd0:	08007daf 	.word	0x08007daf
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	1d1a      	adds	r2, r3, #4
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	602a      	str	r2, [r5, #0]
 8007cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e09f      	b.n	8007e28 <_printf_i+0x1ec>
 8007ce8:	6820      	ldr	r0, [r4, #0]
 8007cea:	682b      	ldr	r3, [r5, #0]
 8007cec:	0607      	lsls	r7, r0, #24
 8007cee:	f103 0104 	add.w	r1, r3, #4
 8007cf2:	6029      	str	r1, [r5, #0]
 8007cf4:	d501      	bpl.n	8007cfa <_printf_i+0xbe>
 8007cf6:	681e      	ldr	r6, [r3, #0]
 8007cf8:	e003      	b.n	8007d02 <_printf_i+0xc6>
 8007cfa:	0646      	lsls	r6, r0, #25
 8007cfc:	d5fb      	bpl.n	8007cf6 <_printf_i+0xba>
 8007cfe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007d02:	2e00      	cmp	r6, #0
 8007d04:	da03      	bge.n	8007d0e <_printf_i+0xd2>
 8007d06:	232d      	movs	r3, #45	; 0x2d
 8007d08:	4276      	negs	r6, r6
 8007d0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d0e:	485a      	ldr	r0, [pc, #360]	; (8007e78 <_printf_i+0x23c>)
 8007d10:	230a      	movs	r3, #10
 8007d12:	e012      	b.n	8007d3a <_printf_i+0xfe>
 8007d14:	682b      	ldr	r3, [r5, #0]
 8007d16:	6820      	ldr	r0, [r4, #0]
 8007d18:	1d19      	adds	r1, r3, #4
 8007d1a:	6029      	str	r1, [r5, #0]
 8007d1c:	0605      	lsls	r5, r0, #24
 8007d1e:	d501      	bpl.n	8007d24 <_printf_i+0xe8>
 8007d20:	681e      	ldr	r6, [r3, #0]
 8007d22:	e002      	b.n	8007d2a <_printf_i+0xee>
 8007d24:	0641      	lsls	r1, r0, #25
 8007d26:	d5fb      	bpl.n	8007d20 <_printf_i+0xe4>
 8007d28:	881e      	ldrh	r6, [r3, #0]
 8007d2a:	4853      	ldr	r0, [pc, #332]	; (8007e78 <_printf_i+0x23c>)
 8007d2c:	2f6f      	cmp	r7, #111	; 0x6f
 8007d2e:	bf0c      	ite	eq
 8007d30:	2308      	moveq	r3, #8
 8007d32:	230a      	movne	r3, #10
 8007d34:	2100      	movs	r1, #0
 8007d36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d3a:	6865      	ldr	r5, [r4, #4]
 8007d3c:	60a5      	str	r5, [r4, #8]
 8007d3e:	2d00      	cmp	r5, #0
 8007d40:	bfa2      	ittt	ge
 8007d42:	6821      	ldrge	r1, [r4, #0]
 8007d44:	f021 0104 	bicge.w	r1, r1, #4
 8007d48:	6021      	strge	r1, [r4, #0]
 8007d4a:	b90e      	cbnz	r6, 8007d50 <_printf_i+0x114>
 8007d4c:	2d00      	cmp	r5, #0
 8007d4e:	d04b      	beq.n	8007de8 <_printf_i+0x1ac>
 8007d50:	4615      	mov	r5, r2
 8007d52:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d56:	fb03 6711 	mls	r7, r3, r1, r6
 8007d5a:	5dc7      	ldrb	r7, [r0, r7]
 8007d5c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d60:	4637      	mov	r7, r6
 8007d62:	42bb      	cmp	r3, r7
 8007d64:	460e      	mov	r6, r1
 8007d66:	d9f4      	bls.n	8007d52 <_printf_i+0x116>
 8007d68:	2b08      	cmp	r3, #8
 8007d6a:	d10b      	bne.n	8007d84 <_printf_i+0x148>
 8007d6c:	6823      	ldr	r3, [r4, #0]
 8007d6e:	07de      	lsls	r6, r3, #31
 8007d70:	d508      	bpl.n	8007d84 <_printf_i+0x148>
 8007d72:	6923      	ldr	r3, [r4, #16]
 8007d74:	6861      	ldr	r1, [r4, #4]
 8007d76:	4299      	cmp	r1, r3
 8007d78:	bfde      	ittt	le
 8007d7a:	2330      	movle	r3, #48	; 0x30
 8007d7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d80:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d84:	1b52      	subs	r2, r2, r5
 8007d86:	6122      	str	r2, [r4, #16]
 8007d88:	f8cd a000 	str.w	sl, [sp]
 8007d8c:	464b      	mov	r3, r9
 8007d8e:	aa03      	add	r2, sp, #12
 8007d90:	4621      	mov	r1, r4
 8007d92:	4640      	mov	r0, r8
 8007d94:	f7ff fee4 	bl	8007b60 <_printf_common>
 8007d98:	3001      	adds	r0, #1
 8007d9a:	d14a      	bne.n	8007e32 <_printf_i+0x1f6>
 8007d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007da0:	b004      	add	sp, #16
 8007da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007da6:	6823      	ldr	r3, [r4, #0]
 8007da8:	f043 0320 	orr.w	r3, r3, #32
 8007dac:	6023      	str	r3, [r4, #0]
 8007dae:	4833      	ldr	r0, [pc, #204]	; (8007e7c <_printf_i+0x240>)
 8007db0:	2778      	movs	r7, #120	; 0x78
 8007db2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007db6:	6823      	ldr	r3, [r4, #0]
 8007db8:	6829      	ldr	r1, [r5, #0]
 8007dba:	061f      	lsls	r7, r3, #24
 8007dbc:	f851 6b04 	ldr.w	r6, [r1], #4
 8007dc0:	d402      	bmi.n	8007dc8 <_printf_i+0x18c>
 8007dc2:	065f      	lsls	r7, r3, #25
 8007dc4:	bf48      	it	mi
 8007dc6:	b2b6      	uxthmi	r6, r6
 8007dc8:	07df      	lsls	r7, r3, #31
 8007dca:	bf48      	it	mi
 8007dcc:	f043 0320 	orrmi.w	r3, r3, #32
 8007dd0:	6029      	str	r1, [r5, #0]
 8007dd2:	bf48      	it	mi
 8007dd4:	6023      	strmi	r3, [r4, #0]
 8007dd6:	b91e      	cbnz	r6, 8007de0 <_printf_i+0x1a4>
 8007dd8:	6823      	ldr	r3, [r4, #0]
 8007dda:	f023 0320 	bic.w	r3, r3, #32
 8007dde:	6023      	str	r3, [r4, #0]
 8007de0:	2310      	movs	r3, #16
 8007de2:	e7a7      	b.n	8007d34 <_printf_i+0xf8>
 8007de4:	4824      	ldr	r0, [pc, #144]	; (8007e78 <_printf_i+0x23c>)
 8007de6:	e7e4      	b.n	8007db2 <_printf_i+0x176>
 8007de8:	4615      	mov	r5, r2
 8007dea:	e7bd      	b.n	8007d68 <_printf_i+0x12c>
 8007dec:	682b      	ldr	r3, [r5, #0]
 8007dee:	6826      	ldr	r6, [r4, #0]
 8007df0:	6961      	ldr	r1, [r4, #20]
 8007df2:	1d18      	adds	r0, r3, #4
 8007df4:	6028      	str	r0, [r5, #0]
 8007df6:	0635      	lsls	r5, r6, #24
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	d501      	bpl.n	8007e00 <_printf_i+0x1c4>
 8007dfc:	6019      	str	r1, [r3, #0]
 8007dfe:	e002      	b.n	8007e06 <_printf_i+0x1ca>
 8007e00:	0670      	lsls	r0, r6, #25
 8007e02:	d5fb      	bpl.n	8007dfc <_printf_i+0x1c0>
 8007e04:	8019      	strh	r1, [r3, #0]
 8007e06:	2300      	movs	r3, #0
 8007e08:	6123      	str	r3, [r4, #16]
 8007e0a:	4615      	mov	r5, r2
 8007e0c:	e7bc      	b.n	8007d88 <_printf_i+0x14c>
 8007e0e:	682b      	ldr	r3, [r5, #0]
 8007e10:	1d1a      	adds	r2, r3, #4
 8007e12:	602a      	str	r2, [r5, #0]
 8007e14:	681d      	ldr	r5, [r3, #0]
 8007e16:	6862      	ldr	r2, [r4, #4]
 8007e18:	2100      	movs	r1, #0
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	f7f8 fa18 	bl	8000250 <memchr>
 8007e20:	b108      	cbz	r0, 8007e26 <_printf_i+0x1ea>
 8007e22:	1b40      	subs	r0, r0, r5
 8007e24:	6060      	str	r0, [r4, #4]
 8007e26:	6863      	ldr	r3, [r4, #4]
 8007e28:	6123      	str	r3, [r4, #16]
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e30:	e7aa      	b.n	8007d88 <_printf_i+0x14c>
 8007e32:	6923      	ldr	r3, [r4, #16]
 8007e34:	462a      	mov	r2, r5
 8007e36:	4649      	mov	r1, r9
 8007e38:	4640      	mov	r0, r8
 8007e3a:	47d0      	blx	sl
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	d0ad      	beq.n	8007d9c <_printf_i+0x160>
 8007e40:	6823      	ldr	r3, [r4, #0]
 8007e42:	079b      	lsls	r3, r3, #30
 8007e44:	d413      	bmi.n	8007e6e <_printf_i+0x232>
 8007e46:	68e0      	ldr	r0, [r4, #12]
 8007e48:	9b03      	ldr	r3, [sp, #12]
 8007e4a:	4298      	cmp	r0, r3
 8007e4c:	bfb8      	it	lt
 8007e4e:	4618      	movlt	r0, r3
 8007e50:	e7a6      	b.n	8007da0 <_printf_i+0x164>
 8007e52:	2301      	movs	r3, #1
 8007e54:	4632      	mov	r2, r6
 8007e56:	4649      	mov	r1, r9
 8007e58:	4640      	mov	r0, r8
 8007e5a:	47d0      	blx	sl
 8007e5c:	3001      	adds	r0, #1
 8007e5e:	d09d      	beq.n	8007d9c <_printf_i+0x160>
 8007e60:	3501      	adds	r5, #1
 8007e62:	68e3      	ldr	r3, [r4, #12]
 8007e64:	9903      	ldr	r1, [sp, #12]
 8007e66:	1a5b      	subs	r3, r3, r1
 8007e68:	42ab      	cmp	r3, r5
 8007e6a:	dcf2      	bgt.n	8007e52 <_printf_i+0x216>
 8007e6c:	e7eb      	b.n	8007e46 <_printf_i+0x20a>
 8007e6e:	2500      	movs	r5, #0
 8007e70:	f104 0619 	add.w	r6, r4, #25
 8007e74:	e7f5      	b.n	8007e62 <_printf_i+0x226>
 8007e76:	bf00      	nop
 8007e78:	08008051 	.word	0x08008051
 8007e7c:	08008062 	.word	0x08008062

08007e80 <memmove>:
 8007e80:	4288      	cmp	r0, r1
 8007e82:	b510      	push	{r4, lr}
 8007e84:	eb01 0402 	add.w	r4, r1, r2
 8007e88:	d902      	bls.n	8007e90 <memmove+0x10>
 8007e8a:	4284      	cmp	r4, r0
 8007e8c:	4623      	mov	r3, r4
 8007e8e:	d807      	bhi.n	8007ea0 <memmove+0x20>
 8007e90:	1e43      	subs	r3, r0, #1
 8007e92:	42a1      	cmp	r1, r4
 8007e94:	d008      	beq.n	8007ea8 <memmove+0x28>
 8007e96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e9e:	e7f8      	b.n	8007e92 <memmove+0x12>
 8007ea0:	4402      	add	r2, r0
 8007ea2:	4601      	mov	r1, r0
 8007ea4:	428a      	cmp	r2, r1
 8007ea6:	d100      	bne.n	8007eaa <memmove+0x2a>
 8007ea8:	bd10      	pop	{r4, pc}
 8007eaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007eae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007eb2:	e7f7      	b.n	8007ea4 <memmove+0x24>

08007eb4 <_sbrk_r>:
 8007eb4:	b538      	push	{r3, r4, r5, lr}
 8007eb6:	4d06      	ldr	r5, [pc, #24]	; (8007ed0 <_sbrk_r+0x1c>)
 8007eb8:	2300      	movs	r3, #0
 8007eba:	4604      	mov	r4, r0
 8007ebc:	4608      	mov	r0, r1
 8007ebe:	602b      	str	r3, [r5, #0]
 8007ec0:	f7f9 f81e 	bl	8000f00 <_sbrk>
 8007ec4:	1c43      	adds	r3, r0, #1
 8007ec6:	d102      	bne.n	8007ece <_sbrk_r+0x1a>
 8007ec8:	682b      	ldr	r3, [r5, #0]
 8007eca:	b103      	cbz	r3, 8007ece <_sbrk_r+0x1a>
 8007ecc:	6023      	str	r3, [r4, #0]
 8007ece:	bd38      	pop	{r3, r4, r5, pc}
 8007ed0:	20000538 	.word	0x20000538

08007ed4 <memcpy>:
 8007ed4:	440a      	add	r2, r1
 8007ed6:	4291      	cmp	r1, r2
 8007ed8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007edc:	d100      	bne.n	8007ee0 <memcpy+0xc>
 8007ede:	4770      	bx	lr
 8007ee0:	b510      	push	{r4, lr}
 8007ee2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ee6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007eea:	4291      	cmp	r1, r2
 8007eec:	d1f9      	bne.n	8007ee2 <memcpy+0xe>
 8007eee:	bd10      	pop	{r4, pc}

08007ef0 <_realloc_r>:
 8007ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef4:	4680      	mov	r8, r0
 8007ef6:	4614      	mov	r4, r2
 8007ef8:	460e      	mov	r6, r1
 8007efa:	b921      	cbnz	r1, 8007f06 <_realloc_r+0x16>
 8007efc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f00:	4611      	mov	r1, r2
 8007f02:	f7ff bc49 	b.w	8007798 <_malloc_r>
 8007f06:	b92a      	cbnz	r2, 8007f14 <_realloc_r+0x24>
 8007f08:	f7ff fbda 	bl	80076c0 <_free_r>
 8007f0c:	4625      	mov	r5, r4
 8007f0e:	4628      	mov	r0, r5
 8007f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f14:	f000 f81b 	bl	8007f4e <_malloc_usable_size_r>
 8007f18:	4284      	cmp	r4, r0
 8007f1a:	4607      	mov	r7, r0
 8007f1c:	d802      	bhi.n	8007f24 <_realloc_r+0x34>
 8007f1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f22:	d812      	bhi.n	8007f4a <_realloc_r+0x5a>
 8007f24:	4621      	mov	r1, r4
 8007f26:	4640      	mov	r0, r8
 8007f28:	f7ff fc36 	bl	8007798 <_malloc_r>
 8007f2c:	4605      	mov	r5, r0
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	d0ed      	beq.n	8007f0e <_realloc_r+0x1e>
 8007f32:	42bc      	cmp	r4, r7
 8007f34:	4622      	mov	r2, r4
 8007f36:	4631      	mov	r1, r6
 8007f38:	bf28      	it	cs
 8007f3a:	463a      	movcs	r2, r7
 8007f3c:	f7ff ffca 	bl	8007ed4 <memcpy>
 8007f40:	4631      	mov	r1, r6
 8007f42:	4640      	mov	r0, r8
 8007f44:	f7ff fbbc 	bl	80076c0 <_free_r>
 8007f48:	e7e1      	b.n	8007f0e <_realloc_r+0x1e>
 8007f4a:	4635      	mov	r5, r6
 8007f4c:	e7df      	b.n	8007f0e <_realloc_r+0x1e>

08007f4e <_malloc_usable_size_r>:
 8007f4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f52:	1f18      	subs	r0, r3, #4
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	bfbc      	itt	lt
 8007f58:	580b      	ldrlt	r3, [r1, r0]
 8007f5a:	18c0      	addlt	r0, r0, r3
 8007f5c:	4770      	bx	lr
	...

08007f60 <_init>:
 8007f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f62:	bf00      	nop
 8007f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f66:	bc08      	pop	{r3}
 8007f68:	469e      	mov	lr, r3
 8007f6a:	4770      	bx	lr

08007f6c <_fini>:
 8007f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6e:	bf00      	nop
 8007f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f72:	bc08      	pop	{r3}
 8007f74:	469e      	mov	lr, r3
 8007f76:	4770      	bx	lr
