
mpu6050_i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c20  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08009ce0  08009ce0  0000ace0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a194  0800a194  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a194  0800a194  0000b194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a19c  0800a19c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a19c  0800a19c  0000b19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1a0  0800a1a0  0000b1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a1a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  200001d4  0800a378  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  0800a378  0000c49c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011997  00000000  00000000  0000c1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b4  00000000  00000000  0001db93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  00020548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c59  00000000  00000000  00021528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b85  00000000  00000000  00022181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148ef  00000000  00000000  00038d06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000880db  00000000  00000000  0004d5f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d56d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049bc  00000000  00000000  000d5714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000da0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009cc8 	.word	0x08009cc8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	08009cc8 	.word	0x08009cc8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f901 	bl	8001644 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f845 	bl	80014dc <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8f3 	bl	8001644 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f8e9 	bl	8001644 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f86f 	bl	8001564 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f865 	bl	8001564 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f002 f910 	bl	800272c <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f002 f90b 	bl	800272c <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	d434      	bmi.n	8000588 <__udivmoddi4+0xa0>
 800051e:	469b      	mov	fp, r3
 8000520:	4653      	mov	r3, sl
 8000522:	465a      	mov	r2, fp
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83b      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e079      	b.n	800062e <__udivmoddi4+0x146>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e076      	b.n	8000634 <__udivmoddi4+0x14c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e029      	b.n	80005b4 <__udivmoddi4+0xcc>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	469b      	mov	fp, r3
 800058c:	2320      	movs	r3, #32
 800058e:	1a9b      	subs	r3, r3, r2
 8000590:	4652      	mov	r2, sl
 8000592:	40da      	lsrs	r2, r3
 8000594:	4641      	mov	r1, r8
 8000596:	0013      	movs	r3, r2
 8000598:	464a      	mov	r2, r9
 800059a:	408a      	lsls	r2, r1
 800059c:	0017      	movs	r7, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	431f      	orrs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d9c3      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	9200      	str	r2, [sp, #0]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4643      	mov	r3, r8
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0d8      	beq.n	800056c <__udivmoddi4+0x84>
 80005ba:	07fb      	lsls	r3, r7, #31
 80005bc:	0872      	lsrs	r2, r6, #1
 80005be:	431a      	orrs	r2, r3
 80005c0:	4646      	mov	r6, r8
 80005c2:	087b      	lsrs	r3, r7, #1
 80005c4:	e00e      	b.n	80005e4 <__udivmoddi4+0xfc>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d101      	bne.n	80005ce <__udivmoddi4+0xe6>
 80005ca:	42a2      	cmp	r2, r4
 80005cc:	d80c      	bhi.n	80005e8 <__udivmoddi4+0x100>
 80005ce:	1aa4      	subs	r4, r4, r2
 80005d0:	419d      	sbcs	r5, r3
 80005d2:	2001      	movs	r0, #1
 80005d4:	1924      	adds	r4, r4, r4
 80005d6:	416d      	adcs	r5, r5
 80005d8:	2100      	movs	r1, #0
 80005da:	3e01      	subs	r6, #1
 80005dc:	1824      	adds	r4, r4, r0
 80005de:	414d      	adcs	r5, r1
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d006      	beq.n	80005f2 <__udivmoddi4+0x10a>
 80005e4:	42ab      	cmp	r3, r5
 80005e6:	d9ee      	bls.n	80005c6 <__udivmoddi4+0xde>
 80005e8:	3e01      	subs	r6, #1
 80005ea:	1924      	adds	r4, r4, r4
 80005ec:	416d      	adcs	r5, r5
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d1f8      	bne.n	80005e4 <__udivmoddi4+0xfc>
 80005f2:	9800      	ldr	r0, [sp, #0]
 80005f4:	9901      	ldr	r1, [sp, #4]
 80005f6:	465b      	mov	r3, fp
 80005f8:	1900      	adds	r0, r0, r4
 80005fa:	4169      	adcs	r1, r5
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db24      	blt.n	800064a <__udivmoddi4+0x162>
 8000600:	002b      	movs	r3, r5
 8000602:	465a      	mov	r2, fp
 8000604:	4644      	mov	r4, r8
 8000606:	40d3      	lsrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	db2a      	blt.n	800066c <__udivmoddi4+0x184>
 8000616:	0026      	movs	r6, r4
 8000618:	409e      	lsls	r6, r3
 800061a:	0033      	movs	r3, r6
 800061c:	0026      	movs	r6, r4
 800061e:	4647      	mov	r7, r8
 8000620:	40be      	lsls	r6, r7
 8000622:	0032      	movs	r2, r6
 8000624:	1a80      	subs	r0, r0, r2
 8000626:	4199      	sbcs	r1, r3
 8000628:	9000      	str	r0, [sp, #0]
 800062a:	9101      	str	r1, [sp, #4]
 800062c:	e79e      	b.n	800056c <__udivmoddi4+0x84>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d8bc      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000632:	e782      	b.n	800053a <__udivmoddi4+0x52>
 8000634:	4642      	mov	r2, r8
 8000636:	2320      	movs	r3, #32
 8000638:	2100      	movs	r1, #0
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	2200      	movs	r2, #0
 800063e:	9100      	str	r1, [sp, #0]
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	40da      	lsrs	r2, r3
 8000646:	9201      	str	r2, [sp, #4]
 8000648:	e785      	b.n	8000556 <__udivmoddi4+0x6e>
 800064a:	4642      	mov	r2, r8
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	002a      	movs	r2, r5
 8000652:	4646      	mov	r6, r8
 8000654:	409a      	lsls	r2, r3
 8000656:	0023      	movs	r3, r4
 8000658:	40f3      	lsrs	r3, r6
 800065a:	4644      	mov	r4, r8
 800065c:	4313      	orrs	r3, r2
 800065e:	002a      	movs	r2, r5
 8000660:	40e2      	lsrs	r2, r4
 8000662:	001c      	movs	r4, r3
 8000664:	465b      	mov	r3, fp
 8000666:	0015      	movs	r5, r2
 8000668:	2b00      	cmp	r3, #0
 800066a:	dad4      	bge.n	8000616 <__udivmoddi4+0x12e>
 800066c:	4642      	mov	r2, r8
 800066e:	002f      	movs	r7, r5
 8000670:	2320      	movs	r3, #32
 8000672:	0026      	movs	r6, r4
 8000674:	4097      	lsls	r7, r2
 8000676:	1a9b      	subs	r3, r3, r2
 8000678:	40de      	lsrs	r6, r3
 800067a:	003b      	movs	r3, r7
 800067c:	4333      	orrs	r3, r6
 800067e:	e7cd      	b.n	800061c <__udivmoddi4+0x134>

08000680 <__aeabi_i2f>:
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	2800      	cmp	r0, #0
 8000684:	d012      	beq.n	80006ac <__aeabi_i2f+0x2c>
 8000686:	17c3      	asrs	r3, r0, #31
 8000688:	18c5      	adds	r5, r0, r3
 800068a:	405d      	eors	r5, r3
 800068c:	0fc4      	lsrs	r4, r0, #31
 800068e:	0028      	movs	r0, r5
 8000690:	f002 f82e 	bl	80026f0 <__clzsi2>
 8000694:	239e      	movs	r3, #158	@ 0x9e
 8000696:	1a1b      	subs	r3, r3, r0
 8000698:	2b96      	cmp	r3, #150	@ 0x96
 800069a:	dc0f      	bgt.n	80006bc <__aeabi_i2f+0x3c>
 800069c:	2808      	cmp	r0, #8
 800069e:	d038      	beq.n	8000712 <__aeabi_i2f+0x92>
 80006a0:	3808      	subs	r0, #8
 80006a2:	4085      	lsls	r5, r0
 80006a4:	026d      	lsls	r5, r5, #9
 80006a6:	0a6d      	lsrs	r5, r5, #9
 80006a8:	b2d8      	uxtb	r0, r3
 80006aa:	e002      	b.n	80006b2 <__aeabi_i2f+0x32>
 80006ac:	2400      	movs	r4, #0
 80006ae:	2000      	movs	r0, #0
 80006b0:	2500      	movs	r5, #0
 80006b2:	05c0      	lsls	r0, r0, #23
 80006b4:	4328      	orrs	r0, r5
 80006b6:	07e4      	lsls	r4, r4, #31
 80006b8:	4320      	orrs	r0, r4
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	2b99      	cmp	r3, #153	@ 0x99
 80006be:	dc14      	bgt.n	80006ea <__aeabi_i2f+0x6a>
 80006c0:	1f42      	subs	r2, r0, #5
 80006c2:	4095      	lsls	r5, r2
 80006c4:	002a      	movs	r2, r5
 80006c6:	4915      	ldr	r1, [pc, #84]	@ (800071c <__aeabi_i2f+0x9c>)
 80006c8:	4011      	ands	r1, r2
 80006ca:	0755      	lsls	r5, r2, #29
 80006cc:	d01c      	beq.n	8000708 <__aeabi_i2f+0x88>
 80006ce:	250f      	movs	r5, #15
 80006d0:	402a      	ands	r2, r5
 80006d2:	2a04      	cmp	r2, #4
 80006d4:	d018      	beq.n	8000708 <__aeabi_i2f+0x88>
 80006d6:	3104      	adds	r1, #4
 80006d8:	08ca      	lsrs	r2, r1, #3
 80006da:	0149      	lsls	r1, r1, #5
 80006dc:	d515      	bpl.n	800070a <__aeabi_i2f+0x8a>
 80006de:	239f      	movs	r3, #159	@ 0x9f
 80006e0:	0252      	lsls	r2, r2, #9
 80006e2:	1a18      	subs	r0, r3, r0
 80006e4:	0a55      	lsrs	r5, r2, #9
 80006e6:	b2c0      	uxtb	r0, r0
 80006e8:	e7e3      	b.n	80006b2 <__aeabi_i2f+0x32>
 80006ea:	2205      	movs	r2, #5
 80006ec:	0029      	movs	r1, r5
 80006ee:	1a12      	subs	r2, r2, r0
 80006f0:	40d1      	lsrs	r1, r2
 80006f2:	0002      	movs	r2, r0
 80006f4:	321b      	adds	r2, #27
 80006f6:	4095      	lsls	r5, r2
 80006f8:	002a      	movs	r2, r5
 80006fa:	1e55      	subs	r5, r2, #1
 80006fc:	41aa      	sbcs	r2, r5
 80006fe:	430a      	orrs	r2, r1
 8000700:	4906      	ldr	r1, [pc, #24]	@ (800071c <__aeabi_i2f+0x9c>)
 8000702:	4011      	ands	r1, r2
 8000704:	0755      	lsls	r5, r2, #29
 8000706:	d1e2      	bne.n	80006ce <__aeabi_i2f+0x4e>
 8000708:	08ca      	lsrs	r2, r1, #3
 800070a:	0252      	lsls	r2, r2, #9
 800070c:	0a55      	lsrs	r5, r2, #9
 800070e:	b2d8      	uxtb	r0, r3
 8000710:	e7cf      	b.n	80006b2 <__aeabi_i2f+0x32>
 8000712:	026d      	lsls	r5, r5, #9
 8000714:	0a6d      	lsrs	r5, r5, #9
 8000716:	308e      	adds	r0, #142	@ 0x8e
 8000718:	e7cb      	b.n	80006b2 <__aeabi_i2f+0x32>
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	fbffffff 	.word	0xfbffffff

08000720 <__aeabi_dadd>:
 8000720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000722:	464f      	mov	r7, r9
 8000724:	4646      	mov	r6, r8
 8000726:	46d6      	mov	lr, sl
 8000728:	b5c0      	push	{r6, r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	9000      	str	r0, [sp, #0]
 800072e:	9101      	str	r1, [sp, #4]
 8000730:	030e      	lsls	r6, r1, #12
 8000732:	004c      	lsls	r4, r1, #1
 8000734:	0fcd      	lsrs	r5, r1, #31
 8000736:	0a71      	lsrs	r1, r6, #9
 8000738:	9e00      	ldr	r6, [sp, #0]
 800073a:	005f      	lsls	r7, r3, #1
 800073c:	0f76      	lsrs	r6, r6, #29
 800073e:	430e      	orrs	r6, r1
 8000740:	9900      	ldr	r1, [sp, #0]
 8000742:	9200      	str	r2, [sp, #0]
 8000744:	9301      	str	r3, [sp, #4]
 8000746:	00c9      	lsls	r1, r1, #3
 8000748:	4689      	mov	r9, r1
 800074a:	0319      	lsls	r1, r3, #12
 800074c:	0d7b      	lsrs	r3, r7, #21
 800074e:	4698      	mov	r8, r3
 8000750:	9b01      	ldr	r3, [sp, #4]
 8000752:	0a49      	lsrs	r1, r1, #9
 8000754:	0fdb      	lsrs	r3, r3, #31
 8000756:	469c      	mov	ip, r3
 8000758:	9b00      	ldr	r3, [sp, #0]
 800075a:	9a00      	ldr	r2, [sp, #0]
 800075c:	0f5b      	lsrs	r3, r3, #29
 800075e:	430b      	orrs	r3, r1
 8000760:	4641      	mov	r1, r8
 8000762:	0d64      	lsrs	r4, r4, #21
 8000764:	00d2      	lsls	r2, r2, #3
 8000766:	1a61      	subs	r1, r4, r1
 8000768:	4565      	cmp	r5, ip
 800076a:	d100      	bne.n	800076e <__aeabi_dadd+0x4e>
 800076c:	e0a6      	b.n	80008bc <__aeabi_dadd+0x19c>
 800076e:	2900      	cmp	r1, #0
 8000770:	dd72      	ble.n	8000858 <__aeabi_dadd+0x138>
 8000772:	4647      	mov	r7, r8
 8000774:	2f00      	cmp	r7, #0
 8000776:	d100      	bne.n	800077a <__aeabi_dadd+0x5a>
 8000778:	e0dd      	b.n	8000936 <__aeabi_dadd+0x216>
 800077a:	4fcc      	ldr	r7, [pc, #816]	@ (8000aac <__aeabi_dadd+0x38c>)
 800077c:	42bc      	cmp	r4, r7
 800077e:	d100      	bne.n	8000782 <__aeabi_dadd+0x62>
 8000780:	e19a      	b.n	8000ab8 <__aeabi_dadd+0x398>
 8000782:	2701      	movs	r7, #1
 8000784:	2938      	cmp	r1, #56	@ 0x38
 8000786:	dc17      	bgt.n	80007b8 <__aeabi_dadd+0x98>
 8000788:	2780      	movs	r7, #128	@ 0x80
 800078a:	043f      	lsls	r7, r7, #16
 800078c:	433b      	orrs	r3, r7
 800078e:	291f      	cmp	r1, #31
 8000790:	dd00      	ble.n	8000794 <__aeabi_dadd+0x74>
 8000792:	e1dd      	b.n	8000b50 <__aeabi_dadd+0x430>
 8000794:	2720      	movs	r7, #32
 8000796:	1a78      	subs	r0, r7, r1
 8000798:	001f      	movs	r7, r3
 800079a:	4087      	lsls	r7, r0
 800079c:	46ba      	mov	sl, r7
 800079e:	0017      	movs	r7, r2
 80007a0:	40cf      	lsrs	r7, r1
 80007a2:	4684      	mov	ip, r0
 80007a4:	0038      	movs	r0, r7
 80007a6:	4657      	mov	r7, sl
 80007a8:	4307      	orrs	r7, r0
 80007aa:	4660      	mov	r0, ip
 80007ac:	4082      	lsls	r2, r0
 80007ae:	40cb      	lsrs	r3, r1
 80007b0:	1e50      	subs	r0, r2, #1
 80007b2:	4182      	sbcs	r2, r0
 80007b4:	1af6      	subs	r6, r6, r3
 80007b6:	4317      	orrs	r7, r2
 80007b8:	464b      	mov	r3, r9
 80007ba:	1bdf      	subs	r7, r3, r7
 80007bc:	45b9      	cmp	r9, r7
 80007be:	4180      	sbcs	r0, r0
 80007c0:	4240      	negs	r0, r0
 80007c2:	1a36      	subs	r6, r6, r0
 80007c4:	0233      	lsls	r3, r6, #8
 80007c6:	d400      	bmi.n	80007ca <__aeabi_dadd+0xaa>
 80007c8:	e0ff      	b.n	80009ca <__aeabi_dadd+0x2aa>
 80007ca:	0276      	lsls	r6, r6, #9
 80007cc:	0a76      	lsrs	r6, r6, #9
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d100      	bne.n	80007d4 <__aeabi_dadd+0xb4>
 80007d2:	e13c      	b.n	8000a4e <__aeabi_dadd+0x32e>
 80007d4:	0030      	movs	r0, r6
 80007d6:	f001 ff8b 	bl	80026f0 <__clzsi2>
 80007da:	0003      	movs	r3, r0
 80007dc:	3b08      	subs	r3, #8
 80007de:	2120      	movs	r1, #32
 80007e0:	0038      	movs	r0, r7
 80007e2:	1aca      	subs	r2, r1, r3
 80007e4:	40d0      	lsrs	r0, r2
 80007e6:	409e      	lsls	r6, r3
 80007e8:	0002      	movs	r2, r0
 80007ea:	409f      	lsls	r7, r3
 80007ec:	4332      	orrs	r2, r6
 80007ee:	429c      	cmp	r4, r3
 80007f0:	dd00      	ble.n	80007f4 <__aeabi_dadd+0xd4>
 80007f2:	e1a6      	b.n	8000b42 <__aeabi_dadd+0x422>
 80007f4:	1b18      	subs	r0, r3, r4
 80007f6:	3001      	adds	r0, #1
 80007f8:	1a09      	subs	r1, r1, r0
 80007fa:	003e      	movs	r6, r7
 80007fc:	408f      	lsls	r7, r1
 80007fe:	40c6      	lsrs	r6, r0
 8000800:	1e7b      	subs	r3, r7, #1
 8000802:	419f      	sbcs	r7, r3
 8000804:	0013      	movs	r3, r2
 8000806:	408b      	lsls	r3, r1
 8000808:	4337      	orrs	r7, r6
 800080a:	431f      	orrs	r7, r3
 800080c:	40c2      	lsrs	r2, r0
 800080e:	003b      	movs	r3, r7
 8000810:	0016      	movs	r6, r2
 8000812:	2400      	movs	r4, #0
 8000814:	4313      	orrs	r3, r2
 8000816:	d100      	bne.n	800081a <__aeabi_dadd+0xfa>
 8000818:	e1df      	b.n	8000bda <__aeabi_dadd+0x4ba>
 800081a:	077b      	lsls	r3, r7, #29
 800081c:	d100      	bne.n	8000820 <__aeabi_dadd+0x100>
 800081e:	e332      	b.n	8000e86 <__aeabi_dadd+0x766>
 8000820:	230f      	movs	r3, #15
 8000822:	003a      	movs	r2, r7
 8000824:	403b      	ands	r3, r7
 8000826:	2b04      	cmp	r3, #4
 8000828:	d004      	beq.n	8000834 <__aeabi_dadd+0x114>
 800082a:	1d3a      	adds	r2, r7, #4
 800082c:	42ba      	cmp	r2, r7
 800082e:	41bf      	sbcs	r7, r7
 8000830:	427f      	negs	r7, r7
 8000832:	19f6      	adds	r6, r6, r7
 8000834:	0233      	lsls	r3, r6, #8
 8000836:	d400      	bmi.n	800083a <__aeabi_dadd+0x11a>
 8000838:	e323      	b.n	8000e82 <__aeabi_dadd+0x762>
 800083a:	4b9c      	ldr	r3, [pc, #624]	@ (8000aac <__aeabi_dadd+0x38c>)
 800083c:	3401      	adds	r4, #1
 800083e:	429c      	cmp	r4, r3
 8000840:	d100      	bne.n	8000844 <__aeabi_dadd+0x124>
 8000842:	e0b4      	b.n	80009ae <__aeabi_dadd+0x28e>
 8000844:	4b9a      	ldr	r3, [pc, #616]	@ (8000ab0 <__aeabi_dadd+0x390>)
 8000846:	0564      	lsls	r4, r4, #21
 8000848:	401e      	ands	r6, r3
 800084a:	0d64      	lsrs	r4, r4, #21
 800084c:	0777      	lsls	r7, r6, #29
 800084e:	08d2      	lsrs	r2, r2, #3
 8000850:	0276      	lsls	r6, r6, #9
 8000852:	4317      	orrs	r7, r2
 8000854:	0b36      	lsrs	r6, r6, #12
 8000856:	e0ac      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000858:	2900      	cmp	r1, #0
 800085a:	d100      	bne.n	800085e <__aeabi_dadd+0x13e>
 800085c:	e07e      	b.n	800095c <__aeabi_dadd+0x23c>
 800085e:	4641      	mov	r1, r8
 8000860:	1b09      	subs	r1, r1, r4
 8000862:	2c00      	cmp	r4, #0
 8000864:	d000      	beq.n	8000868 <__aeabi_dadd+0x148>
 8000866:	e160      	b.n	8000b2a <__aeabi_dadd+0x40a>
 8000868:	0034      	movs	r4, r6
 800086a:	4648      	mov	r0, r9
 800086c:	4304      	orrs	r4, r0
 800086e:	d100      	bne.n	8000872 <__aeabi_dadd+0x152>
 8000870:	e1c9      	b.n	8000c06 <__aeabi_dadd+0x4e6>
 8000872:	1e4c      	subs	r4, r1, #1
 8000874:	2901      	cmp	r1, #1
 8000876:	d100      	bne.n	800087a <__aeabi_dadd+0x15a>
 8000878:	e22e      	b.n	8000cd8 <__aeabi_dadd+0x5b8>
 800087a:	4d8c      	ldr	r5, [pc, #560]	@ (8000aac <__aeabi_dadd+0x38c>)
 800087c:	42a9      	cmp	r1, r5
 800087e:	d100      	bne.n	8000882 <__aeabi_dadd+0x162>
 8000880:	e224      	b.n	8000ccc <__aeabi_dadd+0x5ac>
 8000882:	2701      	movs	r7, #1
 8000884:	2c38      	cmp	r4, #56	@ 0x38
 8000886:	dc11      	bgt.n	80008ac <__aeabi_dadd+0x18c>
 8000888:	0021      	movs	r1, r4
 800088a:	291f      	cmp	r1, #31
 800088c:	dd00      	ble.n	8000890 <__aeabi_dadd+0x170>
 800088e:	e20b      	b.n	8000ca8 <__aeabi_dadd+0x588>
 8000890:	2420      	movs	r4, #32
 8000892:	0037      	movs	r7, r6
 8000894:	4648      	mov	r0, r9
 8000896:	1a64      	subs	r4, r4, r1
 8000898:	40a7      	lsls	r7, r4
 800089a:	40c8      	lsrs	r0, r1
 800089c:	4307      	orrs	r7, r0
 800089e:	4648      	mov	r0, r9
 80008a0:	40a0      	lsls	r0, r4
 80008a2:	40ce      	lsrs	r6, r1
 80008a4:	1e44      	subs	r4, r0, #1
 80008a6:	41a0      	sbcs	r0, r4
 80008a8:	1b9b      	subs	r3, r3, r6
 80008aa:	4307      	orrs	r7, r0
 80008ac:	1bd7      	subs	r7, r2, r7
 80008ae:	42ba      	cmp	r2, r7
 80008b0:	4192      	sbcs	r2, r2
 80008b2:	4252      	negs	r2, r2
 80008b4:	4665      	mov	r5, ip
 80008b6:	4644      	mov	r4, r8
 80008b8:	1a9e      	subs	r6, r3, r2
 80008ba:	e783      	b.n	80007c4 <__aeabi_dadd+0xa4>
 80008bc:	2900      	cmp	r1, #0
 80008be:	dc00      	bgt.n	80008c2 <__aeabi_dadd+0x1a2>
 80008c0:	e09c      	b.n	80009fc <__aeabi_dadd+0x2dc>
 80008c2:	4647      	mov	r7, r8
 80008c4:	2f00      	cmp	r7, #0
 80008c6:	d167      	bne.n	8000998 <__aeabi_dadd+0x278>
 80008c8:	001f      	movs	r7, r3
 80008ca:	4317      	orrs	r7, r2
 80008cc:	d100      	bne.n	80008d0 <__aeabi_dadd+0x1b0>
 80008ce:	e0e4      	b.n	8000a9a <__aeabi_dadd+0x37a>
 80008d0:	1e48      	subs	r0, r1, #1
 80008d2:	2901      	cmp	r1, #1
 80008d4:	d100      	bne.n	80008d8 <__aeabi_dadd+0x1b8>
 80008d6:	e19b      	b.n	8000c10 <__aeabi_dadd+0x4f0>
 80008d8:	4f74      	ldr	r7, [pc, #464]	@ (8000aac <__aeabi_dadd+0x38c>)
 80008da:	42b9      	cmp	r1, r7
 80008dc:	d100      	bne.n	80008e0 <__aeabi_dadd+0x1c0>
 80008de:	e0eb      	b.n	8000ab8 <__aeabi_dadd+0x398>
 80008e0:	2701      	movs	r7, #1
 80008e2:	0001      	movs	r1, r0
 80008e4:	2838      	cmp	r0, #56	@ 0x38
 80008e6:	dc11      	bgt.n	800090c <__aeabi_dadd+0x1ec>
 80008e8:	291f      	cmp	r1, #31
 80008ea:	dd00      	ble.n	80008ee <__aeabi_dadd+0x1ce>
 80008ec:	e1c7      	b.n	8000c7e <__aeabi_dadd+0x55e>
 80008ee:	2720      	movs	r7, #32
 80008f0:	1a78      	subs	r0, r7, r1
 80008f2:	001f      	movs	r7, r3
 80008f4:	4684      	mov	ip, r0
 80008f6:	4087      	lsls	r7, r0
 80008f8:	0010      	movs	r0, r2
 80008fa:	40c8      	lsrs	r0, r1
 80008fc:	4307      	orrs	r7, r0
 80008fe:	4660      	mov	r0, ip
 8000900:	4082      	lsls	r2, r0
 8000902:	40cb      	lsrs	r3, r1
 8000904:	1e50      	subs	r0, r2, #1
 8000906:	4182      	sbcs	r2, r0
 8000908:	18f6      	adds	r6, r6, r3
 800090a:	4317      	orrs	r7, r2
 800090c:	444f      	add	r7, r9
 800090e:	454f      	cmp	r7, r9
 8000910:	4180      	sbcs	r0, r0
 8000912:	4240      	negs	r0, r0
 8000914:	1836      	adds	r6, r6, r0
 8000916:	0233      	lsls	r3, r6, #8
 8000918:	d557      	bpl.n	80009ca <__aeabi_dadd+0x2aa>
 800091a:	4b64      	ldr	r3, [pc, #400]	@ (8000aac <__aeabi_dadd+0x38c>)
 800091c:	3401      	adds	r4, #1
 800091e:	429c      	cmp	r4, r3
 8000920:	d045      	beq.n	80009ae <__aeabi_dadd+0x28e>
 8000922:	2101      	movs	r1, #1
 8000924:	4b62      	ldr	r3, [pc, #392]	@ (8000ab0 <__aeabi_dadd+0x390>)
 8000926:	087a      	lsrs	r2, r7, #1
 8000928:	401e      	ands	r6, r3
 800092a:	4039      	ands	r1, r7
 800092c:	430a      	orrs	r2, r1
 800092e:	07f7      	lsls	r7, r6, #31
 8000930:	4317      	orrs	r7, r2
 8000932:	0876      	lsrs	r6, r6, #1
 8000934:	e771      	b.n	800081a <__aeabi_dadd+0xfa>
 8000936:	001f      	movs	r7, r3
 8000938:	4317      	orrs	r7, r2
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x21e>
 800093c:	e0ad      	b.n	8000a9a <__aeabi_dadd+0x37a>
 800093e:	1e4f      	subs	r7, r1, #1
 8000940:	46bc      	mov	ip, r7
 8000942:	2901      	cmp	r1, #1
 8000944:	d100      	bne.n	8000948 <__aeabi_dadd+0x228>
 8000946:	e182      	b.n	8000c4e <__aeabi_dadd+0x52e>
 8000948:	4f58      	ldr	r7, [pc, #352]	@ (8000aac <__aeabi_dadd+0x38c>)
 800094a:	42b9      	cmp	r1, r7
 800094c:	d100      	bne.n	8000950 <__aeabi_dadd+0x230>
 800094e:	e190      	b.n	8000c72 <__aeabi_dadd+0x552>
 8000950:	4661      	mov	r1, ip
 8000952:	2701      	movs	r7, #1
 8000954:	2938      	cmp	r1, #56	@ 0x38
 8000956:	dd00      	ble.n	800095a <__aeabi_dadd+0x23a>
 8000958:	e72e      	b.n	80007b8 <__aeabi_dadd+0x98>
 800095a:	e718      	b.n	800078e <__aeabi_dadd+0x6e>
 800095c:	4f55      	ldr	r7, [pc, #340]	@ (8000ab4 <__aeabi_dadd+0x394>)
 800095e:	1c61      	adds	r1, r4, #1
 8000960:	4239      	tst	r1, r7
 8000962:	d000      	beq.n	8000966 <__aeabi_dadd+0x246>
 8000964:	e0d0      	b.n	8000b08 <__aeabi_dadd+0x3e8>
 8000966:	0031      	movs	r1, r6
 8000968:	4648      	mov	r0, r9
 800096a:	001f      	movs	r7, r3
 800096c:	4301      	orrs	r1, r0
 800096e:	4317      	orrs	r7, r2
 8000970:	2c00      	cmp	r4, #0
 8000972:	d000      	beq.n	8000976 <__aeabi_dadd+0x256>
 8000974:	e13d      	b.n	8000bf2 <__aeabi_dadd+0x4d2>
 8000976:	2900      	cmp	r1, #0
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x25c>
 800097a:	e1bc      	b.n	8000cf6 <__aeabi_dadd+0x5d6>
 800097c:	2f00      	cmp	r7, #0
 800097e:	d000      	beq.n	8000982 <__aeabi_dadd+0x262>
 8000980:	e1bf      	b.n	8000d02 <__aeabi_dadd+0x5e2>
 8000982:	464b      	mov	r3, r9
 8000984:	2100      	movs	r1, #0
 8000986:	08d8      	lsrs	r0, r3, #3
 8000988:	0777      	lsls	r7, r6, #29
 800098a:	4307      	orrs	r7, r0
 800098c:	08f0      	lsrs	r0, r6, #3
 800098e:	0306      	lsls	r6, r0, #12
 8000990:	054c      	lsls	r4, r1, #21
 8000992:	0b36      	lsrs	r6, r6, #12
 8000994:	0d64      	lsrs	r4, r4, #21
 8000996:	e00c      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000998:	4f44      	ldr	r7, [pc, #272]	@ (8000aac <__aeabi_dadd+0x38c>)
 800099a:	42bc      	cmp	r4, r7
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x280>
 800099e:	e08b      	b.n	8000ab8 <__aeabi_dadd+0x398>
 80009a0:	2701      	movs	r7, #1
 80009a2:	2938      	cmp	r1, #56	@ 0x38
 80009a4:	dcb2      	bgt.n	800090c <__aeabi_dadd+0x1ec>
 80009a6:	2780      	movs	r7, #128	@ 0x80
 80009a8:	043f      	lsls	r7, r7, #16
 80009aa:	433b      	orrs	r3, r7
 80009ac:	e79c      	b.n	80008e8 <__aeabi_dadd+0x1c8>
 80009ae:	2600      	movs	r6, #0
 80009b0:	2700      	movs	r7, #0
 80009b2:	0524      	lsls	r4, r4, #20
 80009b4:	4334      	orrs	r4, r6
 80009b6:	07ed      	lsls	r5, r5, #31
 80009b8:	432c      	orrs	r4, r5
 80009ba:	0038      	movs	r0, r7
 80009bc:	0021      	movs	r1, r4
 80009be:	b002      	add	sp, #8
 80009c0:	bce0      	pop	{r5, r6, r7}
 80009c2:	46ba      	mov	sl, r7
 80009c4:	46b1      	mov	r9, r6
 80009c6:	46a8      	mov	r8, r5
 80009c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ca:	077b      	lsls	r3, r7, #29
 80009cc:	d004      	beq.n	80009d8 <__aeabi_dadd+0x2b8>
 80009ce:	230f      	movs	r3, #15
 80009d0:	403b      	ands	r3, r7
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	d000      	beq.n	80009d8 <__aeabi_dadd+0x2b8>
 80009d6:	e728      	b.n	800082a <__aeabi_dadd+0x10a>
 80009d8:	08f8      	lsrs	r0, r7, #3
 80009da:	4b34      	ldr	r3, [pc, #208]	@ (8000aac <__aeabi_dadd+0x38c>)
 80009dc:	0777      	lsls	r7, r6, #29
 80009de:	4307      	orrs	r7, r0
 80009e0:	08f0      	lsrs	r0, r6, #3
 80009e2:	429c      	cmp	r4, r3
 80009e4:	d000      	beq.n	80009e8 <__aeabi_dadd+0x2c8>
 80009e6:	e24a      	b.n	8000e7e <__aeabi_dadd+0x75e>
 80009e8:	003b      	movs	r3, r7
 80009ea:	4303      	orrs	r3, r0
 80009ec:	d059      	beq.n	8000aa2 <__aeabi_dadd+0x382>
 80009ee:	2680      	movs	r6, #128	@ 0x80
 80009f0:	0336      	lsls	r6, r6, #12
 80009f2:	4306      	orrs	r6, r0
 80009f4:	0336      	lsls	r6, r6, #12
 80009f6:	4c2d      	ldr	r4, [pc, #180]	@ (8000aac <__aeabi_dadd+0x38c>)
 80009f8:	0b36      	lsrs	r6, r6, #12
 80009fa:	e7da      	b.n	80009b2 <__aeabi_dadd+0x292>
 80009fc:	2900      	cmp	r1, #0
 80009fe:	d061      	beq.n	8000ac4 <__aeabi_dadd+0x3a4>
 8000a00:	4641      	mov	r1, r8
 8000a02:	1b09      	subs	r1, r1, r4
 8000a04:	2c00      	cmp	r4, #0
 8000a06:	d100      	bne.n	8000a0a <__aeabi_dadd+0x2ea>
 8000a08:	e0b9      	b.n	8000b7e <__aeabi_dadd+0x45e>
 8000a0a:	4c28      	ldr	r4, [pc, #160]	@ (8000aac <__aeabi_dadd+0x38c>)
 8000a0c:	45a0      	cmp	r8, r4
 8000a0e:	d100      	bne.n	8000a12 <__aeabi_dadd+0x2f2>
 8000a10:	e1a5      	b.n	8000d5e <__aeabi_dadd+0x63e>
 8000a12:	2701      	movs	r7, #1
 8000a14:	2938      	cmp	r1, #56	@ 0x38
 8000a16:	dc13      	bgt.n	8000a40 <__aeabi_dadd+0x320>
 8000a18:	2480      	movs	r4, #128	@ 0x80
 8000a1a:	0424      	lsls	r4, r4, #16
 8000a1c:	4326      	orrs	r6, r4
 8000a1e:	291f      	cmp	r1, #31
 8000a20:	dd00      	ble.n	8000a24 <__aeabi_dadd+0x304>
 8000a22:	e1c8      	b.n	8000db6 <__aeabi_dadd+0x696>
 8000a24:	2420      	movs	r4, #32
 8000a26:	0037      	movs	r7, r6
 8000a28:	4648      	mov	r0, r9
 8000a2a:	1a64      	subs	r4, r4, r1
 8000a2c:	40a7      	lsls	r7, r4
 8000a2e:	40c8      	lsrs	r0, r1
 8000a30:	4307      	orrs	r7, r0
 8000a32:	4648      	mov	r0, r9
 8000a34:	40a0      	lsls	r0, r4
 8000a36:	40ce      	lsrs	r6, r1
 8000a38:	1e44      	subs	r4, r0, #1
 8000a3a:	41a0      	sbcs	r0, r4
 8000a3c:	199b      	adds	r3, r3, r6
 8000a3e:	4307      	orrs	r7, r0
 8000a40:	18bf      	adds	r7, r7, r2
 8000a42:	4297      	cmp	r7, r2
 8000a44:	4192      	sbcs	r2, r2
 8000a46:	4252      	negs	r2, r2
 8000a48:	4644      	mov	r4, r8
 8000a4a:	18d6      	adds	r6, r2, r3
 8000a4c:	e763      	b.n	8000916 <__aeabi_dadd+0x1f6>
 8000a4e:	0038      	movs	r0, r7
 8000a50:	f001 fe4e 	bl	80026f0 <__clzsi2>
 8000a54:	0003      	movs	r3, r0
 8000a56:	3318      	adds	r3, #24
 8000a58:	2b1f      	cmp	r3, #31
 8000a5a:	dc00      	bgt.n	8000a5e <__aeabi_dadd+0x33e>
 8000a5c:	e6bf      	b.n	80007de <__aeabi_dadd+0xbe>
 8000a5e:	003a      	movs	r2, r7
 8000a60:	3808      	subs	r0, #8
 8000a62:	4082      	lsls	r2, r0
 8000a64:	429c      	cmp	r4, r3
 8000a66:	dd00      	ble.n	8000a6a <__aeabi_dadd+0x34a>
 8000a68:	e083      	b.n	8000b72 <__aeabi_dadd+0x452>
 8000a6a:	1b1b      	subs	r3, r3, r4
 8000a6c:	1c58      	adds	r0, r3, #1
 8000a6e:	281f      	cmp	r0, #31
 8000a70:	dc00      	bgt.n	8000a74 <__aeabi_dadd+0x354>
 8000a72:	e1b4      	b.n	8000dde <__aeabi_dadd+0x6be>
 8000a74:	0017      	movs	r7, r2
 8000a76:	3b1f      	subs	r3, #31
 8000a78:	40df      	lsrs	r7, r3
 8000a7a:	2820      	cmp	r0, #32
 8000a7c:	d005      	beq.n	8000a8a <__aeabi_dadd+0x36a>
 8000a7e:	2340      	movs	r3, #64	@ 0x40
 8000a80:	1a1b      	subs	r3, r3, r0
 8000a82:	409a      	lsls	r2, r3
 8000a84:	1e53      	subs	r3, r2, #1
 8000a86:	419a      	sbcs	r2, r3
 8000a88:	4317      	orrs	r7, r2
 8000a8a:	2400      	movs	r4, #0
 8000a8c:	2f00      	cmp	r7, #0
 8000a8e:	d00a      	beq.n	8000aa6 <__aeabi_dadd+0x386>
 8000a90:	077b      	lsls	r3, r7, #29
 8000a92:	d000      	beq.n	8000a96 <__aeabi_dadd+0x376>
 8000a94:	e6c4      	b.n	8000820 <__aeabi_dadd+0x100>
 8000a96:	0026      	movs	r6, r4
 8000a98:	e79e      	b.n	80009d8 <__aeabi_dadd+0x2b8>
 8000a9a:	464b      	mov	r3, r9
 8000a9c:	000c      	movs	r4, r1
 8000a9e:	08d8      	lsrs	r0, r3, #3
 8000aa0:	e79b      	b.n	80009da <__aeabi_dadd+0x2ba>
 8000aa2:	2700      	movs	r7, #0
 8000aa4:	4c01      	ldr	r4, [pc, #4]	@ (8000aac <__aeabi_dadd+0x38c>)
 8000aa6:	2600      	movs	r6, #0
 8000aa8:	e783      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	000007ff 	.word	0x000007ff
 8000ab0:	ff7fffff 	.word	0xff7fffff
 8000ab4:	000007fe 	.word	0x000007fe
 8000ab8:	464b      	mov	r3, r9
 8000aba:	0777      	lsls	r7, r6, #29
 8000abc:	08d8      	lsrs	r0, r3, #3
 8000abe:	4307      	orrs	r7, r0
 8000ac0:	08f0      	lsrs	r0, r6, #3
 8000ac2:	e791      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000ac4:	4fcd      	ldr	r7, [pc, #820]	@ (8000dfc <__aeabi_dadd+0x6dc>)
 8000ac6:	1c61      	adds	r1, r4, #1
 8000ac8:	4239      	tst	r1, r7
 8000aca:	d16b      	bne.n	8000ba4 <__aeabi_dadd+0x484>
 8000acc:	0031      	movs	r1, r6
 8000ace:	4648      	mov	r0, r9
 8000ad0:	4301      	orrs	r1, r0
 8000ad2:	2c00      	cmp	r4, #0
 8000ad4:	d000      	beq.n	8000ad8 <__aeabi_dadd+0x3b8>
 8000ad6:	e14b      	b.n	8000d70 <__aeabi_dadd+0x650>
 8000ad8:	001f      	movs	r7, r3
 8000ada:	4317      	orrs	r7, r2
 8000adc:	2900      	cmp	r1, #0
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_dadd+0x3c2>
 8000ae0:	e181      	b.n	8000de6 <__aeabi_dadd+0x6c6>
 8000ae2:	2f00      	cmp	r7, #0
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_dadd+0x3c8>
 8000ae6:	e74c      	b.n	8000982 <__aeabi_dadd+0x262>
 8000ae8:	444a      	add	r2, r9
 8000aea:	454a      	cmp	r2, r9
 8000aec:	4180      	sbcs	r0, r0
 8000aee:	18f6      	adds	r6, r6, r3
 8000af0:	4240      	negs	r0, r0
 8000af2:	1836      	adds	r6, r6, r0
 8000af4:	0233      	lsls	r3, r6, #8
 8000af6:	d500      	bpl.n	8000afa <__aeabi_dadd+0x3da>
 8000af8:	e1b0      	b.n	8000e5c <__aeabi_dadd+0x73c>
 8000afa:	0017      	movs	r7, r2
 8000afc:	4691      	mov	r9, r2
 8000afe:	4337      	orrs	r7, r6
 8000b00:	d000      	beq.n	8000b04 <__aeabi_dadd+0x3e4>
 8000b02:	e73e      	b.n	8000982 <__aeabi_dadd+0x262>
 8000b04:	2600      	movs	r6, #0
 8000b06:	e754      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000b08:	4649      	mov	r1, r9
 8000b0a:	1a89      	subs	r1, r1, r2
 8000b0c:	4688      	mov	r8, r1
 8000b0e:	45c1      	cmp	r9, r8
 8000b10:	41bf      	sbcs	r7, r7
 8000b12:	1af1      	subs	r1, r6, r3
 8000b14:	427f      	negs	r7, r7
 8000b16:	1bc9      	subs	r1, r1, r7
 8000b18:	020f      	lsls	r7, r1, #8
 8000b1a:	d461      	bmi.n	8000be0 <__aeabi_dadd+0x4c0>
 8000b1c:	4647      	mov	r7, r8
 8000b1e:	430f      	orrs	r7, r1
 8000b20:	d100      	bne.n	8000b24 <__aeabi_dadd+0x404>
 8000b22:	e0bd      	b.n	8000ca0 <__aeabi_dadd+0x580>
 8000b24:	000e      	movs	r6, r1
 8000b26:	4647      	mov	r7, r8
 8000b28:	e651      	b.n	80007ce <__aeabi_dadd+0xae>
 8000b2a:	4cb5      	ldr	r4, [pc, #724]	@ (8000e00 <__aeabi_dadd+0x6e0>)
 8000b2c:	45a0      	cmp	r8, r4
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_dadd+0x412>
 8000b30:	e100      	b.n	8000d34 <__aeabi_dadd+0x614>
 8000b32:	2701      	movs	r7, #1
 8000b34:	2938      	cmp	r1, #56	@ 0x38
 8000b36:	dd00      	ble.n	8000b3a <__aeabi_dadd+0x41a>
 8000b38:	e6b8      	b.n	80008ac <__aeabi_dadd+0x18c>
 8000b3a:	2480      	movs	r4, #128	@ 0x80
 8000b3c:	0424      	lsls	r4, r4, #16
 8000b3e:	4326      	orrs	r6, r4
 8000b40:	e6a3      	b.n	800088a <__aeabi_dadd+0x16a>
 8000b42:	4eb0      	ldr	r6, [pc, #704]	@ (8000e04 <__aeabi_dadd+0x6e4>)
 8000b44:	1ae4      	subs	r4, r4, r3
 8000b46:	4016      	ands	r6, r2
 8000b48:	077b      	lsls	r3, r7, #29
 8000b4a:	d000      	beq.n	8000b4e <__aeabi_dadd+0x42e>
 8000b4c:	e73f      	b.n	80009ce <__aeabi_dadd+0x2ae>
 8000b4e:	e743      	b.n	80009d8 <__aeabi_dadd+0x2b8>
 8000b50:	000f      	movs	r7, r1
 8000b52:	0018      	movs	r0, r3
 8000b54:	3f20      	subs	r7, #32
 8000b56:	40f8      	lsrs	r0, r7
 8000b58:	4684      	mov	ip, r0
 8000b5a:	2920      	cmp	r1, #32
 8000b5c:	d003      	beq.n	8000b66 <__aeabi_dadd+0x446>
 8000b5e:	2740      	movs	r7, #64	@ 0x40
 8000b60:	1a79      	subs	r1, r7, r1
 8000b62:	408b      	lsls	r3, r1
 8000b64:	431a      	orrs	r2, r3
 8000b66:	1e53      	subs	r3, r2, #1
 8000b68:	419a      	sbcs	r2, r3
 8000b6a:	4663      	mov	r3, ip
 8000b6c:	0017      	movs	r7, r2
 8000b6e:	431f      	orrs	r7, r3
 8000b70:	e622      	b.n	80007b8 <__aeabi_dadd+0x98>
 8000b72:	48a4      	ldr	r0, [pc, #656]	@ (8000e04 <__aeabi_dadd+0x6e4>)
 8000b74:	1ae1      	subs	r1, r4, r3
 8000b76:	4010      	ands	r0, r2
 8000b78:	0747      	lsls	r7, r0, #29
 8000b7a:	08c0      	lsrs	r0, r0, #3
 8000b7c:	e707      	b.n	800098e <__aeabi_dadd+0x26e>
 8000b7e:	0034      	movs	r4, r6
 8000b80:	4648      	mov	r0, r9
 8000b82:	4304      	orrs	r4, r0
 8000b84:	d100      	bne.n	8000b88 <__aeabi_dadd+0x468>
 8000b86:	e0fa      	b.n	8000d7e <__aeabi_dadd+0x65e>
 8000b88:	1e4c      	subs	r4, r1, #1
 8000b8a:	2901      	cmp	r1, #1
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_dadd+0x470>
 8000b8e:	e0d7      	b.n	8000d40 <__aeabi_dadd+0x620>
 8000b90:	4f9b      	ldr	r7, [pc, #620]	@ (8000e00 <__aeabi_dadd+0x6e0>)
 8000b92:	42b9      	cmp	r1, r7
 8000b94:	d100      	bne.n	8000b98 <__aeabi_dadd+0x478>
 8000b96:	e0e2      	b.n	8000d5e <__aeabi_dadd+0x63e>
 8000b98:	2701      	movs	r7, #1
 8000b9a:	2c38      	cmp	r4, #56	@ 0x38
 8000b9c:	dd00      	ble.n	8000ba0 <__aeabi_dadd+0x480>
 8000b9e:	e74f      	b.n	8000a40 <__aeabi_dadd+0x320>
 8000ba0:	0021      	movs	r1, r4
 8000ba2:	e73c      	b.n	8000a1e <__aeabi_dadd+0x2fe>
 8000ba4:	4c96      	ldr	r4, [pc, #600]	@ (8000e00 <__aeabi_dadd+0x6e0>)
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d100      	bne.n	8000bac <__aeabi_dadd+0x48c>
 8000baa:	e0dd      	b.n	8000d68 <__aeabi_dadd+0x648>
 8000bac:	444a      	add	r2, r9
 8000bae:	454a      	cmp	r2, r9
 8000bb0:	4180      	sbcs	r0, r0
 8000bb2:	18f3      	adds	r3, r6, r3
 8000bb4:	4240      	negs	r0, r0
 8000bb6:	1818      	adds	r0, r3, r0
 8000bb8:	07c7      	lsls	r7, r0, #31
 8000bba:	0852      	lsrs	r2, r2, #1
 8000bbc:	4317      	orrs	r7, r2
 8000bbe:	0846      	lsrs	r6, r0, #1
 8000bc0:	0752      	lsls	r2, r2, #29
 8000bc2:	d005      	beq.n	8000bd0 <__aeabi_dadd+0x4b0>
 8000bc4:	220f      	movs	r2, #15
 8000bc6:	000c      	movs	r4, r1
 8000bc8:	403a      	ands	r2, r7
 8000bca:	2a04      	cmp	r2, #4
 8000bcc:	d000      	beq.n	8000bd0 <__aeabi_dadd+0x4b0>
 8000bce:	e62c      	b.n	800082a <__aeabi_dadd+0x10a>
 8000bd0:	0776      	lsls	r6, r6, #29
 8000bd2:	08ff      	lsrs	r7, r7, #3
 8000bd4:	4337      	orrs	r7, r6
 8000bd6:	0900      	lsrs	r0, r0, #4
 8000bd8:	e6d9      	b.n	800098e <__aeabi_dadd+0x26e>
 8000bda:	2700      	movs	r7, #0
 8000bdc:	2600      	movs	r6, #0
 8000bde:	e6e8      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000be0:	4649      	mov	r1, r9
 8000be2:	1a57      	subs	r7, r2, r1
 8000be4:	42ba      	cmp	r2, r7
 8000be6:	4192      	sbcs	r2, r2
 8000be8:	1b9e      	subs	r6, r3, r6
 8000bea:	4252      	negs	r2, r2
 8000bec:	4665      	mov	r5, ip
 8000bee:	1ab6      	subs	r6, r6, r2
 8000bf0:	e5ed      	b.n	80007ce <__aeabi_dadd+0xae>
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	d000      	beq.n	8000bf8 <__aeabi_dadd+0x4d8>
 8000bf6:	e0c6      	b.n	8000d86 <__aeabi_dadd+0x666>
 8000bf8:	2f00      	cmp	r7, #0
 8000bfa:	d167      	bne.n	8000ccc <__aeabi_dadd+0x5ac>
 8000bfc:	2680      	movs	r6, #128	@ 0x80
 8000bfe:	2500      	movs	r5, #0
 8000c00:	4c7f      	ldr	r4, [pc, #508]	@ (8000e00 <__aeabi_dadd+0x6e0>)
 8000c02:	0336      	lsls	r6, r6, #12
 8000c04:	e6d5      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000c06:	4665      	mov	r5, ip
 8000c08:	000c      	movs	r4, r1
 8000c0a:	001e      	movs	r6, r3
 8000c0c:	08d0      	lsrs	r0, r2, #3
 8000c0e:	e6e4      	b.n	80009da <__aeabi_dadd+0x2ba>
 8000c10:	444a      	add	r2, r9
 8000c12:	454a      	cmp	r2, r9
 8000c14:	4180      	sbcs	r0, r0
 8000c16:	18f3      	adds	r3, r6, r3
 8000c18:	4240      	negs	r0, r0
 8000c1a:	1818      	adds	r0, r3, r0
 8000c1c:	0011      	movs	r1, r2
 8000c1e:	0203      	lsls	r3, r0, #8
 8000c20:	d400      	bmi.n	8000c24 <__aeabi_dadd+0x504>
 8000c22:	e096      	b.n	8000d52 <__aeabi_dadd+0x632>
 8000c24:	4b77      	ldr	r3, [pc, #476]	@ (8000e04 <__aeabi_dadd+0x6e4>)
 8000c26:	0849      	lsrs	r1, r1, #1
 8000c28:	4018      	ands	r0, r3
 8000c2a:	07c3      	lsls	r3, r0, #31
 8000c2c:	430b      	orrs	r3, r1
 8000c2e:	0844      	lsrs	r4, r0, #1
 8000c30:	0749      	lsls	r1, r1, #29
 8000c32:	d100      	bne.n	8000c36 <__aeabi_dadd+0x516>
 8000c34:	e129      	b.n	8000e8a <__aeabi_dadd+0x76a>
 8000c36:	220f      	movs	r2, #15
 8000c38:	401a      	ands	r2, r3
 8000c3a:	2a04      	cmp	r2, #4
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_dadd+0x520>
 8000c3e:	e0ea      	b.n	8000e16 <__aeabi_dadd+0x6f6>
 8000c40:	1d1f      	adds	r7, r3, #4
 8000c42:	429f      	cmp	r7, r3
 8000c44:	41b6      	sbcs	r6, r6
 8000c46:	4276      	negs	r6, r6
 8000c48:	1936      	adds	r6, r6, r4
 8000c4a:	2402      	movs	r4, #2
 8000c4c:	e6c4      	b.n	80009d8 <__aeabi_dadd+0x2b8>
 8000c4e:	4649      	mov	r1, r9
 8000c50:	1a8f      	subs	r7, r1, r2
 8000c52:	45b9      	cmp	r9, r7
 8000c54:	4180      	sbcs	r0, r0
 8000c56:	1af6      	subs	r6, r6, r3
 8000c58:	4240      	negs	r0, r0
 8000c5a:	1a36      	subs	r6, r6, r0
 8000c5c:	0233      	lsls	r3, r6, #8
 8000c5e:	d406      	bmi.n	8000c6e <__aeabi_dadd+0x54e>
 8000c60:	0773      	lsls	r3, r6, #29
 8000c62:	08ff      	lsrs	r7, r7, #3
 8000c64:	2101      	movs	r1, #1
 8000c66:	431f      	orrs	r7, r3
 8000c68:	08f0      	lsrs	r0, r6, #3
 8000c6a:	e690      	b.n	800098e <__aeabi_dadd+0x26e>
 8000c6c:	4665      	mov	r5, ip
 8000c6e:	2401      	movs	r4, #1
 8000c70:	e5ab      	b.n	80007ca <__aeabi_dadd+0xaa>
 8000c72:	464b      	mov	r3, r9
 8000c74:	0777      	lsls	r7, r6, #29
 8000c76:	08d8      	lsrs	r0, r3, #3
 8000c78:	4307      	orrs	r7, r0
 8000c7a:	08f0      	lsrs	r0, r6, #3
 8000c7c:	e6b4      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000c7e:	000f      	movs	r7, r1
 8000c80:	0018      	movs	r0, r3
 8000c82:	3f20      	subs	r7, #32
 8000c84:	40f8      	lsrs	r0, r7
 8000c86:	4684      	mov	ip, r0
 8000c88:	2920      	cmp	r1, #32
 8000c8a:	d003      	beq.n	8000c94 <__aeabi_dadd+0x574>
 8000c8c:	2740      	movs	r7, #64	@ 0x40
 8000c8e:	1a79      	subs	r1, r7, r1
 8000c90:	408b      	lsls	r3, r1
 8000c92:	431a      	orrs	r2, r3
 8000c94:	1e53      	subs	r3, r2, #1
 8000c96:	419a      	sbcs	r2, r3
 8000c98:	4663      	mov	r3, ip
 8000c9a:	0017      	movs	r7, r2
 8000c9c:	431f      	orrs	r7, r3
 8000c9e:	e635      	b.n	800090c <__aeabi_dadd+0x1ec>
 8000ca0:	2500      	movs	r5, #0
 8000ca2:	2400      	movs	r4, #0
 8000ca4:	2600      	movs	r6, #0
 8000ca6:	e684      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000ca8:	000c      	movs	r4, r1
 8000caa:	0035      	movs	r5, r6
 8000cac:	3c20      	subs	r4, #32
 8000cae:	40e5      	lsrs	r5, r4
 8000cb0:	2920      	cmp	r1, #32
 8000cb2:	d005      	beq.n	8000cc0 <__aeabi_dadd+0x5a0>
 8000cb4:	2440      	movs	r4, #64	@ 0x40
 8000cb6:	1a61      	subs	r1, r4, r1
 8000cb8:	408e      	lsls	r6, r1
 8000cba:	4649      	mov	r1, r9
 8000cbc:	4331      	orrs	r1, r6
 8000cbe:	4689      	mov	r9, r1
 8000cc0:	4648      	mov	r0, r9
 8000cc2:	1e41      	subs	r1, r0, #1
 8000cc4:	4188      	sbcs	r0, r1
 8000cc6:	0007      	movs	r7, r0
 8000cc8:	432f      	orrs	r7, r5
 8000cca:	e5ef      	b.n	80008ac <__aeabi_dadd+0x18c>
 8000ccc:	08d2      	lsrs	r2, r2, #3
 8000cce:	075f      	lsls	r7, r3, #29
 8000cd0:	4665      	mov	r5, ip
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	08d8      	lsrs	r0, r3, #3
 8000cd6:	e687      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000cd8:	1a17      	subs	r7, r2, r0
 8000cda:	42ba      	cmp	r2, r7
 8000cdc:	4192      	sbcs	r2, r2
 8000cde:	1b9e      	subs	r6, r3, r6
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	1ab6      	subs	r6, r6, r2
 8000ce4:	0233      	lsls	r3, r6, #8
 8000ce6:	d4c1      	bmi.n	8000c6c <__aeabi_dadd+0x54c>
 8000ce8:	0773      	lsls	r3, r6, #29
 8000cea:	08ff      	lsrs	r7, r7, #3
 8000cec:	4665      	mov	r5, ip
 8000cee:	2101      	movs	r1, #1
 8000cf0:	431f      	orrs	r7, r3
 8000cf2:	08f0      	lsrs	r0, r6, #3
 8000cf4:	e64b      	b.n	800098e <__aeabi_dadd+0x26e>
 8000cf6:	2f00      	cmp	r7, #0
 8000cf8:	d07b      	beq.n	8000df2 <__aeabi_dadd+0x6d2>
 8000cfa:	4665      	mov	r5, ip
 8000cfc:	001e      	movs	r6, r3
 8000cfe:	4691      	mov	r9, r2
 8000d00:	e63f      	b.n	8000982 <__aeabi_dadd+0x262>
 8000d02:	1a81      	subs	r1, r0, r2
 8000d04:	4688      	mov	r8, r1
 8000d06:	45c1      	cmp	r9, r8
 8000d08:	41a4      	sbcs	r4, r4
 8000d0a:	1af1      	subs	r1, r6, r3
 8000d0c:	4264      	negs	r4, r4
 8000d0e:	1b09      	subs	r1, r1, r4
 8000d10:	2480      	movs	r4, #128	@ 0x80
 8000d12:	0424      	lsls	r4, r4, #16
 8000d14:	4221      	tst	r1, r4
 8000d16:	d077      	beq.n	8000e08 <__aeabi_dadd+0x6e8>
 8000d18:	1a10      	subs	r0, r2, r0
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	4192      	sbcs	r2, r2
 8000d1e:	0007      	movs	r7, r0
 8000d20:	1b9e      	subs	r6, r3, r6
 8000d22:	4252      	negs	r2, r2
 8000d24:	1ab6      	subs	r6, r6, r2
 8000d26:	4337      	orrs	r7, r6
 8000d28:	d000      	beq.n	8000d2c <__aeabi_dadd+0x60c>
 8000d2a:	e0a0      	b.n	8000e6e <__aeabi_dadd+0x74e>
 8000d2c:	4665      	mov	r5, ip
 8000d2e:	2400      	movs	r4, #0
 8000d30:	2600      	movs	r6, #0
 8000d32:	e63e      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000d34:	075f      	lsls	r7, r3, #29
 8000d36:	08d2      	lsrs	r2, r2, #3
 8000d38:	4665      	mov	r5, ip
 8000d3a:	4317      	orrs	r7, r2
 8000d3c:	08d8      	lsrs	r0, r3, #3
 8000d3e:	e653      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000d40:	1881      	adds	r1, r0, r2
 8000d42:	4291      	cmp	r1, r2
 8000d44:	4192      	sbcs	r2, r2
 8000d46:	18f0      	adds	r0, r6, r3
 8000d48:	4252      	negs	r2, r2
 8000d4a:	1880      	adds	r0, r0, r2
 8000d4c:	0203      	lsls	r3, r0, #8
 8000d4e:	d500      	bpl.n	8000d52 <__aeabi_dadd+0x632>
 8000d50:	e768      	b.n	8000c24 <__aeabi_dadd+0x504>
 8000d52:	0747      	lsls	r7, r0, #29
 8000d54:	08c9      	lsrs	r1, r1, #3
 8000d56:	430f      	orrs	r7, r1
 8000d58:	08c0      	lsrs	r0, r0, #3
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	e617      	b.n	800098e <__aeabi_dadd+0x26e>
 8000d5e:	08d2      	lsrs	r2, r2, #3
 8000d60:	075f      	lsls	r7, r3, #29
 8000d62:	4317      	orrs	r7, r2
 8000d64:	08d8      	lsrs	r0, r3, #3
 8000d66:	e63f      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000d68:	000c      	movs	r4, r1
 8000d6a:	2600      	movs	r6, #0
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	e620      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000d70:	2900      	cmp	r1, #0
 8000d72:	d156      	bne.n	8000e22 <__aeabi_dadd+0x702>
 8000d74:	075f      	lsls	r7, r3, #29
 8000d76:	08d2      	lsrs	r2, r2, #3
 8000d78:	4317      	orrs	r7, r2
 8000d7a:	08d8      	lsrs	r0, r3, #3
 8000d7c:	e634      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000d7e:	000c      	movs	r4, r1
 8000d80:	001e      	movs	r6, r3
 8000d82:	08d0      	lsrs	r0, r2, #3
 8000d84:	e629      	b.n	80009da <__aeabi_dadd+0x2ba>
 8000d86:	08c1      	lsrs	r1, r0, #3
 8000d88:	0770      	lsls	r0, r6, #29
 8000d8a:	4301      	orrs	r1, r0
 8000d8c:	08f0      	lsrs	r0, r6, #3
 8000d8e:	2f00      	cmp	r7, #0
 8000d90:	d062      	beq.n	8000e58 <__aeabi_dadd+0x738>
 8000d92:	2480      	movs	r4, #128	@ 0x80
 8000d94:	0324      	lsls	r4, r4, #12
 8000d96:	4220      	tst	r0, r4
 8000d98:	d007      	beq.n	8000daa <__aeabi_dadd+0x68a>
 8000d9a:	08de      	lsrs	r6, r3, #3
 8000d9c:	4226      	tst	r6, r4
 8000d9e:	d104      	bne.n	8000daa <__aeabi_dadd+0x68a>
 8000da0:	4665      	mov	r5, ip
 8000da2:	0030      	movs	r0, r6
 8000da4:	08d1      	lsrs	r1, r2, #3
 8000da6:	075b      	lsls	r3, r3, #29
 8000da8:	4319      	orrs	r1, r3
 8000daa:	0f4f      	lsrs	r7, r1, #29
 8000dac:	00c9      	lsls	r1, r1, #3
 8000dae:	08c9      	lsrs	r1, r1, #3
 8000db0:	077f      	lsls	r7, r7, #29
 8000db2:	430f      	orrs	r7, r1
 8000db4:	e618      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000db6:	000c      	movs	r4, r1
 8000db8:	0030      	movs	r0, r6
 8000dba:	3c20      	subs	r4, #32
 8000dbc:	40e0      	lsrs	r0, r4
 8000dbe:	4684      	mov	ip, r0
 8000dc0:	2920      	cmp	r1, #32
 8000dc2:	d005      	beq.n	8000dd0 <__aeabi_dadd+0x6b0>
 8000dc4:	2440      	movs	r4, #64	@ 0x40
 8000dc6:	1a61      	subs	r1, r4, r1
 8000dc8:	408e      	lsls	r6, r1
 8000dca:	4649      	mov	r1, r9
 8000dcc:	4331      	orrs	r1, r6
 8000dce:	4689      	mov	r9, r1
 8000dd0:	4648      	mov	r0, r9
 8000dd2:	1e41      	subs	r1, r0, #1
 8000dd4:	4188      	sbcs	r0, r1
 8000dd6:	4661      	mov	r1, ip
 8000dd8:	0007      	movs	r7, r0
 8000dda:	430f      	orrs	r7, r1
 8000ddc:	e630      	b.n	8000a40 <__aeabi_dadd+0x320>
 8000dde:	2120      	movs	r1, #32
 8000de0:	2700      	movs	r7, #0
 8000de2:	1a09      	subs	r1, r1, r0
 8000de4:	e50e      	b.n	8000804 <__aeabi_dadd+0xe4>
 8000de6:	001e      	movs	r6, r3
 8000de8:	2f00      	cmp	r7, #0
 8000dea:	d000      	beq.n	8000dee <__aeabi_dadd+0x6ce>
 8000dec:	e522      	b.n	8000834 <__aeabi_dadd+0x114>
 8000dee:	2400      	movs	r4, #0
 8000df0:	e758      	b.n	8000ca4 <__aeabi_dadd+0x584>
 8000df2:	2500      	movs	r5, #0
 8000df4:	2400      	movs	r4, #0
 8000df6:	2600      	movs	r6, #0
 8000df8:	e5db      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	000007fe 	.word	0x000007fe
 8000e00:	000007ff 	.word	0x000007ff
 8000e04:	ff7fffff 	.word	0xff7fffff
 8000e08:	4647      	mov	r7, r8
 8000e0a:	430f      	orrs	r7, r1
 8000e0c:	d100      	bne.n	8000e10 <__aeabi_dadd+0x6f0>
 8000e0e:	e747      	b.n	8000ca0 <__aeabi_dadd+0x580>
 8000e10:	000e      	movs	r6, r1
 8000e12:	46c1      	mov	r9, r8
 8000e14:	e5b5      	b.n	8000982 <__aeabi_dadd+0x262>
 8000e16:	08df      	lsrs	r7, r3, #3
 8000e18:	0764      	lsls	r4, r4, #29
 8000e1a:	2102      	movs	r1, #2
 8000e1c:	4327      	orrs	r7, r4
 8000e1e:	0900      	lsrs	r0, r0, #4
 8000e20:	e5b5      	b.n	800098e <__aeabi_dadd+0x26e>
 8000e22:	0019      	movs	r1, r3
 8000e24:	08c0      	lsrs	r0, r0, #3
 8000e26:	0777      	lsls	r7, r6, #29
 8000e28:	4307      	orrs	r7, r0
 8000e2a:	4311      	orrs	r1, r2
 8000e2c:	08f0      	lsrs	r0, r6, #3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d100      	bne.n	8000e34 <__aeabi_dadd+0x714>
 8000e32:	e5d9      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000e34:	2180      	movs	r1, #128	@ 0x80
 8000e36:	0309      	lsls	r1, r1, #12
 8000e38:	4208      	tst	r0, r1
 8000e3a:	d007      	beq.n	8000e4c <__aeabi_dadd+0x72c>
 8000e3c:	08dc      	lsrs	r4, r3, #3
 8000e3e:	420c      	tst	r4, r1
 8000e40:	d104      	bne.n	8000e4c <__aeabi_dadd+0x72c>
 8000e42:	08d2      	lsrs	r2, r2, #3
 8000e44:	075b      	lsls	r3, r3, #29
 8000e46:	431a      	orrs	r2, r3
 8000e48:	0017      	movs	r7, r2
 8000e4a:	0020      	movs	r0, r4
 8000e4c:	0f7b      	lsrs	r3, r7, #29
 8000e4e:	00ff      	lsls	r7, r7, #3
 8000e50:	08ff      	lsrs	r7, r7, #3
 8000e52:	075b      	lsls	r3, r3, #29
 8000e54:	431f      	orrs	r7, r3
 8000e56:	e5c7      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000e58:	000f      	movs	r7, r1
 8000e5a:	e5c5      	b.n	80009e8 <__aeabi_dadd+0x2c8>
 8000e5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <__aeabi_dadd+0x788>)
 8000e5e:	08d2      	lsrs	r2, r2, #3
 8000e60:	4033      	ands	r3, r6
 8000e62:	075f      	lsls	r7, r3, #29
 8000e64:	025b      	lsls	r3, r3, #9
 8000e66:	2401      	movs	r4, #1
 8000e68:	4317      	orrs	r7, r2
 8000e6a:	0b1e      	lsrs	r6, r3, #12
 8000e6c:	e5a1      	b.n	80009b2 <__aeabi_dadd+0x292>
 8000e6e:	4226      	tst	r6, r4
 8000e70:	d012      	beq.n	8000e98 <__aeabi_dadd+0x778>
 8000e72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea8 <__aeabi_dadd+0x788>)
 8000e74:	4665      	mov	r5, ip
 8000e76:	0002      	movs	r2, r0
 8000e78:	2401      	movs	r4, #1
 8000e7a:	401e      	ands	r6, r3
 8000e7c:	e4e6      	b.n	800084c <__aeabi_dadd+0x12c>
 8000e7e:	0021      	movs	r1, r4
 8000e80:	e585      	b.n	800098e <__aeabi_dadd+0x26e>
 8000e82:	0017      	movs	r7, r2
 8000e84:	e5a8      	b.n	80009d8 <__aeabi_dadd+0x2b8>
 8000e86:	003a      	movs	r2, r7
 8000e88:	e4d4      	b.n	8000834 <__aeabi_dadd+0x114>
 8000e8a:	08db      	lsrs	r3, r3, #3
 8000e8c:	0764      	lsls	r4, r4, #29
 8000e8e:	431c      	orrs	r4, r3
 8000e90:	0027      	movs	r7, r4
 8000e92:	2102      	movs	r1, #2
 8000e94:	0900      	lsrs	r0, r0, #4
 8000e96:	e57a      	b.n	800098e <__aeabi_dadd+0x26e>
 8000e98:	08c0      	lsrs	r0, r0, #3
 8000e9a:	0777      	lsls	r7, r6, #29
 8000e9c:	4307      	orrs	r7, r0
 8000e9e:	4665      	mov	r5, ip
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	08f0      	lsrs	r0, r6, #3
 8000ea4:	e573      	b.n	800098e <__aeabi_dadd+0x26e>
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	ff7fffff 	.word	0xff7fffff

08000eac <__aeabi_ddiv>:
 8000eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eae:	46de      	mov	lr, fp
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	4657      	mov	r7, sl
 8000eb4:	464e      	mov	r6, r9
 8000eb6:	b5e0      	push	{r5, r6, r7, lr}
 8000eb8:	b087      	sub	sp, #28
 8000eba:	9200      	str	r2, [sp, #0]
 8000ebc:	9301      	str	r3, [sp, #4]
 8000ebe:	030b      	lsls	r3, r1, #12
 8000ec0:	0b1b      	lsrs	r3, r3, #12
 8000ec2:	469b      	mov	fp, r3
 8000ec4:	0fca      	lsrs	r2, r1, #31
 8000ec6:	004b      	lsls	r3, r1, #1
 8000ec8:	0004      	movs	r4, r0
 8000eca:	4680      	mov	r8, r0
 8000ecc:	0d5b      	lsrs	r3, r3, #21
 8000ece:	9202      	str	r2, [sp, #8]
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x28>
 8000ed2:	e098      	b.n	8001006 <__aeabi_ddiv+0x15a>
 8000ed4:	4a7c      	ldr	r2, [pc, #496]	@ (80010c8 <__aeabi_ddiv+0x21c>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d037      	beq.n	8000f4a <__aeabi_ddiv+0x9e>
 8000eda:	4659      	mov	r1, fp
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00c9      	lsls	r1, r1, #3
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	2180      	movs	r1, #128	@ 0x80
 8000ee4:	0409      	lsls	r1, r1, #16
 8000ee6:	4311      	orrs	r1, r2
 8000ee8:	00c2      	lsls	r2, r0, #3
 8000eea:	4690      	mov	r8, r2
 8000eec:	4a77      	ldr	r2, [pc, #476]	@ (80010cc <__aeabi_ddiv+0x220>)
 8000eee:	4689      	mov	r9, r1
 8000ef0:	4692      	mov	sl, r2
 8000ef2:	449a      	add	sl, r3
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	2400      	movs	r4, #0
 8000ef8:	9303      	str	r3, [sp, #12]
 8000efa:	9e00      	ldr	r6, [sp, #0]
 8000efc:	9f01      	ldr	r7, [sp, #4]
 8000efe:	033b      	lsls	r3, r7, #12
 8000f00:	0b1b      	lsrs	r3, r3, #12
 8000f02:	469b      	mov	fp, r3
 8000f04:	007b      	lsls	r3, r7, #1
 8000f06:	0030      	movs	r0, r6
 8000f08:	0d5b      	lsrs	r3, r3, #21
 8000f0a:	0ffd      	lsrs	r5, r7, #31
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d059      	beq.n	8000fc4 <__aeabi_ddiv+0x118>
 8000f10:	4a6d      	ldr	r2, [pc, #436]	@ (80010c8 <__aeabi_ddiv+0x21c>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d048      	beq.n	8000fa8 <__aeabi_ddiv+0xfc>
 8000f16:	4659      	mov	r1, fp
 8000f18:	0f72      	lsrs	r2, r6, #29
 8000f1a:	00c9      	lsls	r1, r1, #3
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	2180      	movs	r1, #128	@ 0x80
 8000f20:	0409      	lsls	r1, r1, #16
 8000f22:	4311      	orrs	r1, r2
 8000f24:	468b      	mov	fp, r1
 8000f26:	4969      	ldr	r1, [pc, #420]	@ (80010cc <__aeabi_ddiv+0x220>)
 8000f28:	00f2      	lsls	r2, r6, #3
 8000f2a:	468c      	mov	ip, r1
 8000f2c:	4651      	mov	r1, sl
 8000f2e:	4463      	add	r3, ip
 8000f30:	1acb      	subs	r3, r1, r3
 8000f32:	469a      	mov	sl, r3
 8000f34:	2100      	movs	r1, #0
 8000f36:	9e02      	ldr	r6, [sp, #8]
 8000f38:	406e      	eors	r6, r5
 8000f3a:	b2f6      	uxtb	r6, r6
 8000f3c:	2c0f      	cmp	r4, #15
 8000f3e:	d900      	bls.n	8000f42 <__aeabi_ddiv+0x96>
 8000f40:	e0ce      	b.n	80010e0 <__aeabi_ddiv+0x234>
 8000f42:	4b63      	ldr	r3, [pc, #396]	@ (80010d0 <__aeabi_ddiv+0x224>)
 8000f44:	00a4      	lsls	r4, r4, #2
 8000f46:	591b      	ldr	r3, [r3, r4]
 8000f48:	469f      	mov	pc, r3
 8000f4a:	465a      	mov	r2, fp
 8000f4c:	4302      	orrs	r2, r0
 8000f4e:	4691      	mov	r9, r2
 8000f50:	d000      	beq.n	8000f54 <__aeabi_ddiv+0xa8>
 8000f52:	e090      	b.n	8001076 <__aeabi_ddiv+0x1ca>
 8000f54:	469a      	mov	sl, r3
 8000f56:	2302      	movs	r3, #2
 8000f58:	4690      	mov	r8, r2
 8000f5a:	2408      	movs	r4, #8
 8000f5c:	9303      	str	r3, [sp, #12]
 8000f5e:	e7cc      	b.n	8000efa <__aeabi_ddiv+0x4e>
 8000f60:	46cb      	mov	fp, r9
 8000f62:	4642      	mov	r2, r8
 8000f64:	9d02      	ldr	r5, [sp, #8]
 8000f66:	9903      	ldr	r1, [sp, #12]
 8000f68:	2902      	cmp	r1, #2
 8000f6a:	d100      	bne.n	8000f6e <__aeabi_ddiv+0xc2>
 8000f6c:	e1de      	b.n	800132c <__aeabi_ddiv+0x480>
 8000f6e:	2903      	cmp	r1, #3
 8000f70:	d100      	bne.n	8000f74 <__aeabi_ddiv+0xc8>
 8000f72:	e08d      	b.n	8001090 <__aeabi_ddiv+0x1e4>
 8000f74:	2901      	cmp	r1, #1
 8000f76:	d000      	beq.n	8000f7a <__aeabi_ddiv+0xce>
 8000f78:	e179      	b.n	800126e <__aeabi_ddiv+0x3c2>
 8000f7a:	002e      	movs	r6, r5
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2300      	movs	r3, #0
 8000f80:	2400      	movs	r4, #0
 8000f82:	4690      	mov	r8, r2
 8000f84:	051b      	lsls	r3, r3, #20
 8000f86:	4323      	orrs	r3, r4
 8000f88:	07f6      	lsls	r6, r6, #31
 8000f8a:	4333      	orrs	r3, r6
 8000f8c:	4640      	mov	r0, r8
 8000f8e:	0019      	movs	r1, r3
 8000f90:	b007      	add	sp, #28
 8000f92:	bcf0      	pop	{r4, r5, r6, r7}
 8000f94:	46bb      	mov	fp, r7
 8000f96:	46b2      	mov	sl, r6
 8000f98:	46a9      	mov	r9, r5
 8000f9a:	46a0      	mov	r8, r4
 8000f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2400      	movs	r4, #0
 8000fa2:	4690      	mov	r8, r2
 8000fa4:	4b48      	ldr	r3, [pc, #288]	@ (80010c8 <__aeabi_ddiv+0x21c>)
 8000fa6:	e7ed      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 8000fa8:	465a      	mov	r2, fp
 8000faa:	9b00      	ldr	r3, [sp, #0]
 8000fac:	431a      	orrs	r2, r3
 8000fae:	4b49      	ldr	r3, [pc, #292]	@ (80010d4 <__aeabi_ddiv+0x228>)
 8000fb0:	469c      	mov	ip, r3
 8000fb2:	44e2      	add	sl, ip
 8000fb4:	2a00      	cmp	r2, #0
 8000fb6:	d159      	bne.n	800106c <__aeabi_ddiv+0x1c0>
 8000fb8:	2302      	movs	r3, #2
 8000fba:	431c      	orrs	r4, r3
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	2102      	movs	r1, #2
 8000fc0:	469b      	mov	fp, r3
 8000fc2:	e7b8      	b.n	8000f36 <__aeabi_ddiv+0x8a>
 8000fc4:	465a      	mov	r2, fp
 8000fc6:	9b00      	ldr	r3, [sp, #0]
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	d049      	beq.n	8001060 <__aeabi_ddiv+0x1b4>
 8000fcc:	465b      	mov	r3, fp
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_ddiv+0x128>
 8000fd2:	e19c      	b.n	800130e <__aeabi_ddiv+0x462>
 8000fd4:	4658      	mov	r0, fp
 8000fd6:	f001 fb8b 	bl	80026f0 <__clzsi2>
 8000fda:	0002      	movs	r2, r0
 8000fdc:	0003      	movs	r3, r0
 8000fde:	3a0b      	subs	r2, #11
 8000fe0:	271d      	movs	r7, #29
 8000fe2:	9e00      	ldr	r6, [sp, #0]
 8000fe4:	1aba      	subs	r2, r7, r2
 8000fe6:	0019      	movs	r1, r3
 8000fe8:	4658      	mov	r0, fp
 8000fea:	40d6      	lsrs	r6, r2
 8000fec:	3908      	subs	r1, #8
 8000fee:	4088      	lsls	r0, r1
 8000ff0:	0032      	movs	r2, r6
 8000ff2:	4302      	orrs	r2, r0
 8000ff4:	4693      	mov	fp, r2
 8000ff6:	9a00      	ldr	r2, [sp, #0]
 8000ff8:	408a      	lsls	r2, r1
 8000ffa:	4937      	ldr	r1, [pc, #220]	@ (80010d8 <__aeabi_ddiv+0x22c>)
 8000ffc:	4453      	add	r3, sl
 8000ffe:	468a      	mov	sl, r1
 8001000:	2100      	movs	r1, #0
 8001002:	449a      	add	sl, r3
 8001004:	e797      	b.n	8000f36 <__aeabi_ddiv+0x8a>
 8001006:	465b      	mov	r3, fp
 8001008:	4303      	orrs	r3, r0
 800100a:	4699      	mov	r9, r3
 800100c:	d021      	beq.n	8001052 <__aeabi_ddiv+0x1a6>
 800100e:	465b      	mov	r3, fp
 8001010:	2b00      	cmp	r3, #0
 8001012:	d100      	bne.n	8001016 <__aeabi_ddiv+0x16a>
 8001014:	e169      	b.n	80012ea <__aeabi_ddiv+0x43e>
 8001016:	4658      	mov	r0, fp
 8001018:	f001 fb6a 	bl	80026f0 <__clzsi2>
 800101c:	230b      	movs	r3, #11
 800101e:	425b      	negs	r3, r3
 8001020:	469c      	mov	ip, r3
 8001022:	0002      	movs	r2, r0
 8001024:	4484      	add	ip, r0
 8001026:	4666      	mov	r6, ip
 8001028:	231d      	movs	r3, #29
 800102a:	1b9b      	subs	r3, r3, r6
 800102c:	0026      	movs	r6, r4
 800102e:	0011      	movs	r1, r2
 8001030:	4658      	mov	r0, fp
 8001032:	40de      	lsrs	r6, r3
 8001034:	3908      	subs	r1, #8
 8001036:	4088      	lsls	r0, r1
 8001038:	0033      	movs	r3, r6
 800103a:	4303      	orrs	r3, r0
 800103c:	4699      	mov	r9, r3
 800103e:	0023      	movs	r3, r4
 8001040:	408b      	lsls	r3, r1
 8001042:	4698      	mov	r8, r3
 8001044:	4b25      	ldr	r3, [pc, #148]	@ (80010dc <__aeabi_ddiv+0x230>)
 8001046:	2400      	movs	r4, #0
 8001048:	1a9b      	subs	r3, r3, r2
 800104a:	469a      	mov	sl, r3
 800104c:	2300      	movs	r3, #0
 800104e:	9303      	str	r3, [sp, #12]
 8001050:	e753      	b.n	8000efa <__aeabi_ddiv+0x4e>
 8001052:	2300      	movs	r3, #0
 8001054:	4698      	mov	r8, r3
 8001056:	469a      	mov	sl, r3
 8001058:	3301      	adds	r3, #1
 800105a:	2404      	movs	r4, #4
 800105c:	9303      	str	r3, [sp, #12]
 800105e:	e74c      	b.n	8000efa <__aeabi_ddiv+0x4e>
 8001060:	2301      	movs	r3, #1
 8001062:	431c      	orrs	r4, r3
 8001064:	2300      	movs	r3, #0
 8001066:	2101      	movs	r1, #1
 8001068:	469b      	mov	fp, r3
 800106a:	e764      	b.n	8000f36 <__aeabi_ddiv+0x8a>
 800106c:	2303      	movs	r3, #3
 800106e:	0032      	movs	r2, r6
 8001070:	2103      	movs	r1, #3
 8001072:	431c      	orrs	r4, r3
 8001074:	e75f      	b.n	8000f36 <__aeabi_ddiv+0x8a>
 8001076:	469a      	mov	sl, r3
 8001078:	2303      	movs	r3, #3
 800107a:	46d9      	mov	r9, fp
 800107c:	240c      	movs	r4, #12
 800107e:	9303      	str	r3, [sp, #12]
 8001080:	e73b      	b.n	8000efa <__aeabi_ddiv+0x4e>
 8001082:	2300      	movs	r3, #0
 8001084:	2480      	movs	r4, #128	@ 0x80
 8001086:	4698      	mov	r8, r3
 8001088:	2600      	movs	r6, #0
 800108a:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <__aeabi_ddiv+0x21c>)
 800108c:	0324      	lsls	r4, r4, #12
 800108e:	e779      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 8001090:	2480      	movs	r4, #128	@ 0x80
 8001092:	465b      	mov	r3, fp
 8001094:	0324      	lsls	r4, r4, #12
 8001096:	431c      	orrs	r4, r3
 8001098:	0324      	lsls	r4, r4, #12
 800109a:	002e      	movs	r6, r5
 800109c:	4690      	mov	r8, r2
 800109e:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <__aeabi_ddiv+0x21c>)
 80010a0:	0b24      	lsrs	r4, r4, #12
 80010a2:	e76f      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 80010a4:	2480      	movs	r4, #128	@ 0x80
 80010a6:	464b      	mov	r3, r9
 80010a8:	0324      	lsls	r4, r4, #12
 80010aa:	4223      	tst	r3, r4
 80010ac:	d002      	beq.n	80010b4 <__aeabi_ddiv+0x208>
 80010ae:	465b      	mov	r3, fp
 80010b0:	4223      	tst	r3, r4
 80010b2:	d0f0      	beq.n	8001096 <__aeabi_ddiv+0x1ea>
 80010b4:	2480      	movs	r4, #128	@ 0x80
 80010b6:	464b      	mov	r3, r9
 80010b8:	0324      	lsls	r4, r4, #12
 80010ba:	431c      	orrs	r4, r3
 80010bc:	0324      	lsls	r4, r4, #12
 80010be:	9e02      	ldr	r6, [sp, #8]
 80010c0:	4b01      	ldr	r3, [pc, #4]	@ (80010c8 <__aeabi_ddiv+0x21c>)
 80010c2:	0b24      	lsrs	r4, r4, #12
 80010c4:	e75e      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 80010c6:	46c0      	nop			@ (mov r8, r8)
 80010c8:	000007ff 	.word	0x000007ff
 80010cc:	fffffc01 	.word	0xfffffc01
 80010d0:	08009d74 	.word	0x08009d74
 80010d4:	fffff801 	.word	0xfffff801
 80010d8:	000003f3 	.word	0x000003f3
 80010dc:	fffffc0d 	.word	0xfffffc0d
 80010e0:	45cb      	cmp	fp, r9
 80010e2:	d200      	bcs.n	80010e6 <__aeabi_ddiv+0x23a>
 80010e4:	e0f8      	b.n	80012d8 <__aeabi_ddiv+0x42c>
 80010e6:	d100      	bne.n	80010ea <__aeabi_ddiv+0x23e>
 80010e8:	e0f3      	b.n	80012d2 <__aeabi_ddiv+0x426>
 80010ea:	2301      	movs	r3, #1
 80010ec:	425b      	negs	r3, r3
 80010ee:	469c      	mov	ip, r3
 80010f0:	4644      	mov	r4, r8
 80010f2:	4648      	mov	r0, r9
 80010f4:	2500      	movs	r5, #0
 80010f6:	44e2      	add	sl, ip
 80010f8:	465b      	mov	r3, fp
 80010fa:	0e17      	lsrs	r7, r2, #24
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	431f      	orrs	r7, r3
 8001100:	0c19      	lsrs	r1, r3, #16
 8001102:	043b      	lsls	r3, r7, #16
 8001104:	0212      	lsls	r2, r2, #8
 8001106:	9700      	str	r7, [sp, #0]
 8001108:	0c1f      	lsrs	r7, r3, #16
 800110a:	4691      	mov	r9, r2
 800110c:	9102      	str	r1, [sp, #8]
 800110e:	9703      	str	r7, [sp, #12]
 8001110:	f7ff f89c 	bl	800024c <__aeabi_uidivmod>
 8001114:	0002      	movs	r2, r0
 8001116:	437a      	muls	r2, r7
 8001118:	040b      	lsls	r3, r1, #16
 800111a:	0c21      	lsrs	r1, r4, #16
 800111c:	4680      	mov	r8, r0
 800111e:	4319      	orrs	r1, r3
 8001120:	428a      	cmp	r2, r1
 8001122:	d909      	bls.n	8001138 <__aeabi_ddiv+0x28c>
 8001124:	9f00      	ldr	r7, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	46bc      	mov	ip, r7
 800112a:	425b      	negs	r3, r3
 800112c:	4461      	add	r1, ip
 800112e:	469c      	mov	ip, r3
 8001130:	44e0      	add	r8, ip
 8001132:	428f      	cmp	r7, r1
 8001134:	d800      	bhi.n	8001138 <__aeabi_ddiv+0x28c>
 8001136:	e15c      	b.n	80013f2 <__aeabi_ddiv+0x546>
 8001138:	1a88      	subs	r0, r1, r2
 800113a:	9902      	ldr	r1, [sp, #8]
 800113c:	f7ff f886 	bl	800024c <__aeabi_uidivmod>
 8001140:	9a03      	ldr	r2, [sp, #12]
 8001142:	0424      	lsls	r4, r4, #16
 8001144:	4342      	muls	r2, r0
 8001146:	0409      	lsls	r1, r1, #16
 8001148:	0c24      	lsrs	r4, r4, #16
 800114a:	0003      	movs	r3, r0
 800114c:	430c      	orrs	r4, r1
 800114e:	42a2      	cmp	r2, r4
 8001150:	d906      	bls.n	8001160 <__aeabi_ddiv+0x2b4>
 8001152:	9900      	ldr	r1, [sp, #0]
 8001154:	3b01      	subs	r3, #1
 8001156:	468c      	mov	ip, r1
 8001158:	4464      	add	r4, ip
 800115a:	42a1      	cmp	r1, r4
 800115c:	d800      	bhi.n	8001160 <__aeabi_ddiv+0x2b4>
 800115e:	e142      	b.n	80013e6 <__aeabi_ddiv+0x53a>
 8001160:	1aa0      	subs	r0, r4, r2
 8001162:	4642      	mov	r2, r8
 8001164:	0412      	lsls	r2, r2, #16
 8001166:	431a      	orrs	r2, r3
 8001168:	4693      	mov	fp, r2
 800116a:	464b      	mov	r3, r9
 800116c:	4659      	mov	r1, fp
 800116e:	0c1b      	lsrs	r3, r3, #16
 8001170:	001f      	movs	r7, r3
 8001172:	9304      	str	r3, [sp, #16]
 8001174:	040b      	lsls	r3, r1, #16
 8001176:	4649      	mov	r1, r9
 8001178:	0409      	lsls	r1, r1, #16
 800117a:	0c09      	lsrs	r1, r1, #16
 800117c:	000c      	movs	r4, r1
 800117e:	0c1b      	lsrs	r3, r3, #16
 8001180:	435c      	muls	r4, r3
 8001182:	0c12      	lsrs	r2, r2, #16
 8001184:	437b      	muls	r3, r7
 8001186:	4688      	mov	r8, r1
 8001188:	4351      	muls	r1, r2
 800118a:	437a      	muls	r2, r7
 800118c:	0c27      	lsrs	r7, r4, #16
 800118e:	46bc      	mov	ip, r7
 8001190:	185b      	adds	r3, r3, r1
 8001192:	4463      	add	r3, ip
 8001194:	4299      	cmp	r1, r3
 8001196:	d903      	bls.n	80011a0 <__aeabi_ddiv+0x2f4>
 8001198:	2180      	movs	r1, #128	@ 0x80
 800119a:	0249      	lsls	r1, r1, #9
 800119c:	468c      	mov	ip, r1
 800119e:	4462      	add	r2, ip
 80011a0:	0c19      	lsrs	r1, r3, #16
 80011a2:	0424      	lsls	r4, r4, #16
 80011a4:	041b      	lsls	r3, r3, #16
 80011a6:	0c24      	lsrs	r4, r4, #16
 80011a8:	188a      	adds	r2, r1, r2
 80011aa:	191c      	adds	r4, r3, r4
 80011ac:	4290      	cmp	r0, r2
 80011ae:	d302      	bcc.n	80011b6 <__aeabi_ddiv+0x30a>
 80011b0:	d116      	bne.n	80011e0 <__aeabi_ddiv+0x334>
 80011b2:	42a5      	cmp	r5, r4
 80011b4:	d214      	bcs.n	80011e0 <__aeabi_ddiv+0x334>
 80011b6:	465b      	mov	r3, fp
 80011b8:	9f00      	ldr	r7, [sp, #0]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	444d      	add	r5, r9
 80011be:	9305      	str	r3, [sp, #20]
 80011c0:	454d      	cmp	r5, r9
 80011c2:	419b      	sbcs	r3, r3
 80011c4:	46bc      	mov	ip, r7
 80011c6:	425b      	negs	r3, r3
 80011c8:	4463      	add	r3, ip
 80011ca:	18c0      	adds	r0, r0, r3
 80011cc:	4287      	cmp	r7, r0
 80011ce:	d300      	bcc.n	80011d2 <__aeabi_ddiv+0x326>
 80011d0:	e102      	b.n	80013d8 <__aeabi_ddiv+0x52c>
 80011d2:	4282      	cmp	r2, r0
 80011d4:	d900      	bls.n	80011d8 <__aeabi_ddiv+0x32c>
 80011d6:	e129      	b.n	800142c <__aeabi_ddiv+0x580>
 80011d8:	d100      	bne.n	80011dc <__aeabi_ddiv+0x330>
 80011da:	e124      	b.n	8001426 <__aeabi_ddiv+0x57a>
 80011dc:	9b05      	ldr	r3, [sp, #20]
 80011de:	469b      	mov	fp, r3
 80011e0:	1b2c      	subs	r4, r5, r4
 80011e2:	42a5      	cmp	r5, r4
 80011e4:	41ad      	sbcs	r5, r5
 80011e6:	9b00      	ldr	r3, [sp, #0]
 80011e8:	1a80      	subs	r0, r0, r2
 80011ea:	426d      	negs	r5, r5
 80011ec:	1b40      	subs	r0, r0, r5
 80011ee:	4283      	cmp	r3, r0
 80011f0:	d100      	bne.n	80011f4 <__aeabi_ddiv+0x348>
 80011f2:	e10f      	b.n	8001414 <__aeabi_ddiv+0x568>
 80011f4:	9902      	ldr	r1, [sp, #8]
 80011f6:	f7ff f829 	bl	800024c <__aeabi_uidivmod>
 80011fa:	9a03      	ldr	r2, [sp, #12]
 80011fc:	040b      	lsls	r3, r1, #16
 80011fe:	4342      	muls	r2, r0
 8001200:	0c21      	lsrs	r1, r4, #16
 8001202:	0005      	movs	r5, r0
 8001204:	4319      	orrs	r1, r3
 8001206:	428a      	cmp	r2, r1
 8001208:	d900      	bls.n	800120c <__aeabi_ddiv+0x360>
 800120a:	e0cb      	b.n	80013a4 <__aeabi_ddiv+0x4f8>
 800120c:	1a88      	subs	r0, r1, r2
 800120e:	9902      	ldr	r1, [sp, #8]
 8001210:	f7ff f81c 	bl	800024c <__aeabi_uidivmod>
 8001214:	9a03      	ldr	r2, [sp, #12]
 8001216:	0424      	lsls	r4, r4, #16
 8001218:	4342      	muls	r2, r0
 800121a:	0409      	lsls	r1, r1, #16
 800121c:	0c24      	lsrs	r4, r4, #16
 800121e:	0003      	movs	r3, r0
 8001220:	430c      	orrs	r4, r1
 8001222:	42a2      	cmp	r2, r4
 8001224:	d900      	bls.n	8001228 <__aeabi_ddiv+0x37c>
 8001226:	e0ca      	b.n	80013be <__aeabi_ddiv+0x512>
 8001228:	4641      	mov	r1, r8
 800122a:	1aa4      	subs	r4, r4, r2
 800122c:	042a      	lsls	r2, r5, #16
 800122e:	431a      	orrs	r2, r3
 8001230:	9f04      	ldr	r7, [sp, #16]
 8001232:	0413      	lsls	r3, r2, #16
 8001234:	0c1b      	lsrs	r3, r3, #16
 8001236:	4359      	muls	r1, r3
 8001238:	4640      	mov	r0, r8
 800123a:	437b      	muls	r3, r7
 800123c:	469c      	mov	ip, r3
 800123e:	0c15      	lsrs	r5, r2, #16
 8001240:	4368      	muls	r0, r5
 8001242:	0c0b      	lsrs	r3, r1, #16
 8001244:	4484      	add	ip, r0
 8001246:	4463      	add	r3, ip
 8001248:	437d      	muls	r5, r7
 800124a:	4298      	cmp	r0, r3
 800124c:	d903      	bls.n	8001256 <__aeabi_ddiv+0x3aa>
 800124e:	2080      	movs	r0, #128	@ 0x80
 8001250:	0240      	lsls	r0, r0, #9
 8001252:	4684      	mov	ip, r0
 8001254:	4465      	add	r5, ip
 8001256:	0c18      	lsrs	r0, r3, #16
 8001258:	0409      	lsls	r1, r1, #16
 800125a:	041b      	lsls	r3, r3, #16
 800125c:	0c09      	lsrs	r1, r1, #16
 800125e:	1940      	adds	r0, r0, r5
 8001260:	185b      	adds	r3, r3, r1
 8001262:	4284      	cmp	r4, r0
 8001264:	d327      	bcc.n	80012b6 <__aeabi_ddiv+0x40a>
 8001266:	d023      	beq.n	80012b0 <__aeabi_ddiv+0x404>
 8001268:	2301      	movs	r3, #1
 800126a:	0035      	movs	r5, r6
 800126c:	431a      	orrs	r2, r3
 800126e:	4b94      	ldr	r3, [pc, #592]	@ (80014c0 <__aeabi_ddiv+0x614>)
 8001270:	4453      	add	r3, sl
 8001272:	2b00      	cmp	r3, #0
 8001274:	dd60      	ble.n	8001338 <__aeabi_ddiv+0x48c>
 8001276:	0751      	lsls	r1, r2, #29
 8001278:	d000      	beq.n	800127c <__aeabi_ddiv+0x3d0>
 800127a:	e086      	b.n	800138a <__aeabi_ddiv+0x4de>
 800127c:	002e      	movs	r6, r5
 800127e:	08d1      	lsrs	r1, r2, #3
 8001280:	465a      	mov	r2, fp
 8001282:	01d2      	lsls	r2, r2, #7
 8001284:	d506      	bpl.n	8001294 <__aeabi_ddiv+0x3e8>
 8001286:	465a      	mov	r2, fp
 8001288:	4b8e      	ldr	r3, [pc, #568]	@ (80014c4 <__aeabi_ddiv+0x618>)
 800128a:	401a      	ands	r2, r3
 800128c:	2380      	movs	r3, #128	@ 0x80
 800128e:	4693      	mov	fp, r2
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	4453      	add	r3, sl
 8001294:	4a8c      	ldr	r2, [pc, #560]	@ (80014c8 <__aeabi_ddiv+0x61c>)
 8001296:	4293      	cmp	r3, r2
 8001298:	dd00      	ble.n	800129c <__aeabi_ddiv+0x3f0>
 800129a:	e680      	b.n	8000f9e <__aeabi_ddiv+0xf2>
 800129c:	465a      	mov	r2, fp
 800129e:	0752      	lsls	r2, r2, #29
 80012a0:	430a      	orrs	r2, r1
 80012a2:	4690      	mov	r8, r2
 80012a4:	465a      	mov	r2, fp
 80012a6:	055b      	lsls	r3, r3, #21
 80012a8:	0254      	lsls	r4, r2, #9
 80012aa:	0b24      	lsrs	r4, r4, #12
 80012ac:	0d5b      	lsrs	r3, r3, #21
 80012ae:	e669      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 80012b0:	0035      	movs	r5, r6
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0db      	beq.n	800126e <__aeabi_ddiv+0x3c2>
 80012b6:	9d00      	ldr	r5, [sp, #0]
 80012b8:	1e51      	subs	r1, r2, #1
 80012ba:	46ac      	mov	ip, r5
 80012bc:	4464      	add	r4, ip
 80012be:	42ac      	cmp	r4, r5
 80012c0:	d200      	bcs.n	80012c4 <__aeabi_ddiv+0x418>
 80012c2:	e09e      	b.n	8001402 <__aeabi_ddiv+0x556>
 80012c4:	4284      	cmp	r4, r0
 80012c6:	d200      	bcs.n	80012ca <__aeabi_ddiv+0x41e>
 80012c8:	e0e1      	b.n	800148e <__aeabi_ddiv+0x5e2>
 80012ca:	d100      	bne.n	80012ce <__aeabi_ddiv+0x422>
 80012cc:	e0ee      	b.n	80014ac <__aeabi_ddiv+0x600>
 80012ce:	000a      	movs	r2, r1
 80012d0:	e7ca      	b.n	8001268 <__aeabi_ddiv+0x3bc>
 80012d2:	4542      	cmp	r2, r8
 80012d4:	d900      	bls.n	80012d8 <__aeabi_ddiv+0x42c>
 80012d6:	e708      	b.n	80010ea <__aeabi_ddiv+0x23e>
 80012d8:	464b      	mov	r3, r9
 80012da:	07dc      	lsls	r4, r3, #31
 80012dc:	0858      	lsrs	r0, r3, #1
 80012de:	4643      	mov	r3, r8
 80012e0:	085b      	lsrs	r3, r3, #1
 80012e2:	431c      	orrs	r4, r3
 80012e4:	4643      	mov	r3, r8
 80012e6:	07dd      	lsls	r5, r3, #31
 80012e8:	e706      	b.n	80010f8 <__aeabi_ddiv+0x24c>
 80012ea:	f001 fa01 	bl	80026f0 <__clzsi2>
 80012ee:	2315      	movs	r3, #21
 80012f0:	469c      	mov	ip, r3
 80012f2:	4484      	add	ip, r0
 80012f4:	0002      	movs	r2, r0
 80012f6:	4663      	mov	r3, ip
 80012f8:	3220      	adds	r2, #32
 80012fa:	2b1c      	cmp	r3, #28
 80012fc:	dc00      	bgt.n	8001300 <__aeabi_ddiv+0x454>
 80012fe:	e692      	b.n	8001026 <__aeabi_ddiv+0x17a>
 8001300:	0023      	movs	r3, r4
 8001302:	3808      	subs	r0, #8
 8001304:	4083      	lsls	r3, r0
 8001306:	4699      	mov	r9, r3
 8001308:	2300      	movs	r3, #0
 800130a:	4698      	mov	r8, r3
 800130c:	e69a      	b.n	8001044 <__aeabi_ddiv+0x198>
 800130e:	f001 f9ef 	bl	80026f0 <__clzsi2>
 8001312:	0002      	movs	r2, r0
 8001314:	0003      	movs	r3, r0
 8001316:	3215      	adds	r2, #21
 8001318:	3320      	adds	r3, #32
 800131a:	2a1c      	cmp	r2, #28
 800131c:	dc00      	bgt.n	8001320 <__aeabi_ddiv+0x474>
 800131e:	e65f      	b.n	8000fe0 <__aeabi_ddiv+0x134>
 8001320:	9900      	ldr	r1, [sp, #0]
 8001322:	3808      	subs	r0, #8
 8001324:	4081      	lsls	r1, r0
 8001326:	2200      	movs	r2, #0
 8001328:	468b      	mov	fp, r1
 800132a:	e666      	b.n	8000ffa <__aeabi_ddiv+0x14e>
 800132c:	2200      	movs	r2, #0
 800132e:	002e      	movs	r6, r5
 8001330:	2400      	movs	r4, #0
 8001332:	4690      	mov	r8, r2
 8001334:	4b65      	ldr	r3, [pc, #404]	@ (80014cc <__aeabi_ddiv+0x620>)
 8001336:	e625      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 8001338:	002e      	movs	r6, r5
 800133a:	2101      	movs	r1, #1
 800133c:	1ac9      	subs	r1, r1, r3
 800133e:	2938      	cmp	r1, #56	@ 0x38
 8001340:	dd00      	ble.n	8001344 <__aeabi_ddiv+0x498>
 8001342:	e61b      	b.n	8000f7c <__aeabi_ddiv+0xd0>
 8001344:	291f      	cmp	r1, #31
 8001346:	dc7e      	bgt.n	8001446 <__aeabi_ddiv+0x59a>
 8001348:	4861      	ldr	r0, [pc, #388]	@ (80014d0 <__aeabi_ddiv+0x624>)
 800134a:	0014      	movs	r4, r2
 800134c:	4450      	add	r0, sl
 800134e:	465b      	mov	r3, fp
 8001350:	4082      	lsls	r2, r0
 8001352:	4083      	lsls	r3, r0
 8001354:	40cc      	lsrs	r4, r1
 8001356:	1e50      	subs	r0, r2, #1
 8001358:	4182      	sbcs	r2, r0
 800135a:	4323      	orrs	r3, r4
 800135c:	431a      	orrs	r2, r3
 800135e:	465b      	mov	r3, fp
 8001360:	40cb      	lsrs	r3, r1
 8001362:	0751      	lsls	r1, r2, #29
 8001364:	d009      	beq.n	800137a <__aeabi_ddiv+0x4ce>
 8001366:	210f      	movs	r1, #15
 8001368:	4011      	ands	r1, r2
 800136a:	2904      	cmp	r1, #4
 800136c:	d005      	beq.n	800137a <__aeabi_ddiv+0x4ce>
 800136e:	1d11      	adds	r1, r2, #4
 8001370:	4291      	cmp	r1, r2
 8001372:	4192      	sbcs	r2, r2
 8001374:	4252      	negs	r2, r2
 8001376:	189b      	adds	r3, r3, r2
 8001378:	000a      	movs	r2, r1
 800137a:	0219      	lsls	r1, r3, #8
 800137c:	d400      	bmi.n	8001380 <__aeabi_ddiv+0x4d4>
 800137e:	e09b      	b.n	80014b8 <__aeabi_ddiv+0x60c>
 8001380:	2200      	movs	r2, #0
 8001382:	2301      	movs	r3, #1
 8001384:	2400      	movs	r4, #0
 8001386:	4690      	mov	r8, r2
 8001388:	e5fc      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 800138a:	210f      	movs	r1, #15
 800138c:	4011      	ands	r1, r2
 800138e:	2904      	cmp	r1, #4
 8001390:	d100      	bne.n	8001394 <__aeabi_ddiv+0x4e8>
 8001392:	e773      	b.n	800127c <__aeabi_ddiv+0x3d0>
 8001394:	1d11      	adds	r1, r2, #4
 8001396:	4291      	cmp	r1, r2
 8001398:	4192      	sbcs	r2, r2
 800139a:	4252      	negs	r2, r2
 800139c:	002e      	movs	r6, r5
 800139e:	08c9      	lsrs	r1, r1, #3
 80013a0:	4493      	add	fp, r2
 80013a2:	e76d      	b.n	8001280 <__aeabi_ddiv+0x3d4>
 80013a4:	9b00      	ldr	r3, [sp, #0]
 80013a6:	3d01      	subs	r5, #1
 80013a8:	469c      	mov	ip, r3
 80013aa:	4461      	add	r1, ip
 80013ac:	428b      	cmp	r3, r1
 80013ae:	d900      	bls.n	80013b2 <__aeabi_ddiv+0x506>
 80013b0:	e72c      	b.n	800120c <__aeabi_ddiv+0x360>
 80013b2:	428a      	cmp	r2, r1
 80013b4:	d800      	bhi.n	80013b8 <__aeabi_ddiv+0x50c>
 80013b6:	e729      	b.n	800120c <__aeabi_ddiv+0x360>
 80013b8:	1e85      	subs	r5, r0, #2
 80013ba:	4461      	add	r1, ip
 80013bc:	e726      	b.n	800120c <__aeabi_ddiv+0x360>
 80013be:	9900      	ldr	r1, [sp, #0]
 80013c0:	3b01      	subs	r3, #1
 80013c2:	468c      	mov	ip, r1
 80013c4:	4464      	add	r4, ip
 80013c6:	42a1      	cmp	r1, r4
 80013c8:	d900      	bls.n	80013cc <__aeabi_ddiv+0x520>
 80013ca:	e72d      	b.n	8001228 <__aeabi_ddiv+0x37c>
 80013cc:	42a2      	cmp	r2, r4
 80013ce:	d800      	bhi.n	80013d2 <__aeabi_ddiv+0x526>
 80013d0:	e72a      	b.n	8001228 <__aeabi_ddiv+0x37c>
 80013d2:	1e83      	subs	r3, r0, #2
 80013d4:	4464      	add	r4, ip
 80013d6:	e727      	b.n	8001228 <__aeabi_ddiv+0x37c>
 80013d8:	4287      	cmp	r7, r0
 80013da:	d000      	beq.n	80013de <__aeabi_ddiv+0x532>
 80013dc:	e6fe      	b.n	80011dc <__aeabi_ddiv+0x330>
 80013de:	45a9      	cmp	r9, r5
 80013e0:	d900      	bls.n	80013e4 <__aeabi_ddiv+0x538>
 80013e2:	e6fb      	b.n	80011dc <__aeabi_ddiv+0x330>
 80013e4:	e6f5      	b.n	80011d2 <__aeabi_ddiv+0x326>
 80013e6:	42a2      	cmp	r2, r4
 80013e8:	d800      	bhi.n	80013ec <__aeabi_ddiv+0x540>
 80013ea:	e6b9      	b.n	8001160 <__aeabi_ddiv+0x2b4>
 80013ec:	1e83      	subs	r3, r0, #2
 80013ee:	4464      	add	r4, ip
 80013f0:	e6b6      	b.n	8001160 <__aeabi_ddiv+0x2b4>
 80013f2:	428a      	cmp	r2, r1
 80013f4:	d800      	bhi.n	80013f8 <__aeabi_ddiv+0x54c>
 80013f6:	e69f      	b.n	8001138 <__aeabi_ddiv+0x28c>
 80013f8:	46bc      	mov	ip, r7
 80013fa:	1e83      	subs	r3, r0, #2
 80013fc:	4698      	mov	r8, r3
 80013fe:	4461      	add	r1, ip
 8001400:	e69a      	b.n	8001138 <__aeabi_ddiv+0x28c>
 8001402:	000a      	movs	r2, r1
 8001404:	4284      	cmp	r4, r0
 8001406:	d000      	beq.n	800140a <__aeabi_ddiv+0x55e>
 8001408:	e72e      	b.n	8001268 <__aeabi_ddiv+0x3bc>
 800140a:	454b      	cmp	r3, r9
 800140c:	d000      	beq.n	8001410 <__aeabi_ddiv+0x564>
 800140e:	e72b      	b.n	8001268 <__aeabi_ddiv+0x3bc>
 8001410:	0035      	movs	r5, r6
 8001412:	e72c      	b.n	800126e <__aeabi_ddiv+0x3c2>
 8001414:	4b2a      	ldr	r3, [pc, #168]	@ (80014c0 <__aeabi_ddiv+0x614>)
 8001416:	4a2f      	ldr	r2, [pc, #188]	@ (80014d4 <__aeabi_ddiv+0x628>)
 8001418:	4453      	add	r3, sl
 800141a:	4592      	cmp	sl, r2
 800141c:	db43      	blt.n	80014a6 <__aeabi_ddiv+0x5fa>
 800141e:	2201      	movs	r2, #1
 8001420:	2100      	movs	r1, #0
 8001422:	4493      	add	fp, r2
 8001424:	e72c      	b.n	8001280 <__aeabi_ddiv+0x3d4>
 8001426:	42ac      	cmp	r4, r5
 8001428:	d800      	bhi.n	800142c <__aeabi_ddiv+0x580>
 800142a:	e6d7      	b.n	80011dc <__aeabi_ddiv+0x330>
 800142c:	2302      	movs	r3, #2
 800142e:	425b      	negs	r3, r3
 8001430:	469c      	mov	ip, r3
 8001432:	9900      	ldr	r1, [sp, #0]
 8001434:	444d      	add	r5, r9
 8001436:	454d      	cmp	r5, r9
 8001438:	419b      	sbcs	r3, r3
 800143a:	44e3      	add	fp, ip
 800143c:	468c      	mov	ip, r1
 800143e:	425b      	negs	r3, r3
 8001440:	4463      	add	r3, ip
 8001442:	18c0      	adds	r0, r0, r3
 8001444:	e6cc      	b.n	80011e0 <__aeabi_ddiv+0x334>
 8001446:	201f      	movs	r0, #31
 8001448:	4240      	negs	r0, r0
 800144a:	1ac3      	subs	r3, r0, r3
 800144c:	4658      	mov	r0, fp
 800144e:	40d8      	lsrs	r0, r3
 8001450:	2920      	cmp	r1, #32
 8001452:	d004      	beq.n	800145e <__aeabi_ddiv+0x5b2>
 8001454:	4659      	mov	r1, fp
 8001456:	4b20      	ldr	r3, [pc, #128]	@ (80014d8 <__aeabi_ddiv+0x62c>)
 8001458:	4453      	add	r3, sl
 800145a:	4099      	lsls	r1, r3
 800145c:	430a      	orrs	r2, r1
 800145e:	1e53      	subs	r3, r2, #1
 8001460:	419a      	sbcs	r2, r3
 8001462:	2307      	movs	r3, #7
 8001464:	0019      	movs	r1, r3
 8001466:	4302      	orrs	r2, r0
 8001468:	2400      	movs	r4, #0
 800146a:	4011      	ands	r1, r2
 800146c:	4213      	tst	r3, r2
 800146e:	d009      	beq.n	8001484 <__aeabi_ddiv+0x5d8>
 8001470:	3308      	adds	r3, #8
 8001472:	4013      	ands	r3, r2
 8001474:	2b04      	cmp	r3, #4
 8001476:	d01d      	beq.n	80014b4 <__aeabi_ddiv+0x608>
 8001478:	1d13      	adds	r3, r2, #4
 800147a:	4293      	cmp	r3, r2
 800147c:	4189      	sbcs	r1, r1
 800147e:	001a      	movs	r2, r3
 8001480:	4249      	negs	r1, r1
 8001482:	0749      	lsls	r1, r1, #29
 8001484:	08d2      	lsrs	r2, r2, #3
 8001486:	430a      	orrs	r2, r1
 8001488:	4690      	mov	r8, r2
 800148a:	2300      	movs	r3, #0
 800148c:	e57a      	b.n	8000f84 <__aeabi_ddiv+0xd8>
 800148e:	4649      	mov	r1, r9
 8001490:	9f00      	ldr	r7, [sp, #0]
 8001492:	004d      	lsls	r5, r1, #1
 8001494:	454d      	cmp	r5, r9
 8001496:	4189      	sbcs	r1, r1
 8001498:	46bc      	mov	ip, r7
 800149a:	4249      	negs	r1, r1
 800149c:	4461      	add	r1, ip
 800149e:	46a9      	mov	r9, r5
 80014a0:	3a02      	subs	r2, #2
 80014a2:	1864      	adds	r4, r4, r1
 80014a4:	e7ae      	b.n	8001404 <__aeabi_ddiv+0x558>
 80014a6:	2201      	movs	r2, #1
 80014a8:	4252      	negs	r2, r2
 80014aa:	e746      	b.n	800133a <__aeabi_ddiv+0x48e>
 80014ac:	4599      	cmp	r9, r3
 80014ae:	d3ee      	bcc.n	800148e <__aeabi_ddiv+0x5e2>
 80014b0:	000a      	movs	r2, r1
 80014b2:	e7aa      	b.n	800140a <__aeabi_ddiv+0x55e>
 80014b4:	2100      	movs	r1, #0
 80014b6:	e7e5      	b.n	8001484 <__aeabi_ddiv+0x5d8>
 80014b8:	0759      	lsls	r1, r3, #29
 80014ba:	025b      	lsls	r3, r3, #9
 80014bc:	0b1c      	lsrs	r4, r3, #12
 80014be:	e7e1      	b.n	8001484 <__aeabi_ddiv+0x5d8>
 80014c0:	000003ff 	.word	0x000003ff
 80014c4:	feffffff 	.word	0xfeffffff
 80014c8:	000007fe 	.word	0x000007fe
 80014cc:	000007ff 	.word	0x000007ff
 80014d0:	0000041e 	.word	0x0000041e
 80014d4:	fffffc02 	.word	0xfffffc02
 80014d8:	0000043e 	.word	0x0000043e

080014dc <__eqdf2>:
 80014dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014de:	4657      	mov	r7, sl
 80014e0:	46de      	mov	lr, fp
 80014e2:	464e      	mov	r6, r9
 80014e4:	4645      	mov	r5, r8
 80014e6:	b5e0      	push	{r5, r6, r7, lr}
 80014e8:	000d      	movs	r5, r1
 80014ea:	0004      	movs	r4, r0
 80014ec:	0fe8      	lsrs	r0, r5, #31
 80014ee:	4683      	mov	fp, r0
 80014f0:	0309      	lsls	r1, r1, #12
 80014f2:	0fd8      	lsrs	r0, r3, #31
 80014f4:	0b09      	lsrs	r1, r1, #12
 80014f6:	4682      	mov	sl, r0
 80014f8:	4819      	ldr	r0, [pc, #100]	@ (8001560 <__eqdf2+0x84>)
 80014fa:	468c      	mov	ip, r1
 80014fc:	031f      	lsls	r7, r3, #12
 80014fe:	0069      	lsls	r1, r5, #1
 8001500:	005e      	lsls	r6, r3, #1
 8001502:	0d49      	lsrs	r1, r1, #21
 8001504:	0b3f      	lsrs	r7, r7, #12
 8001506:	0d76      	lsrs	r6, r6, #21
 8001508:	4281      	cmp	r1, r0
 800150a:	d018      	beq.n	800153e <__eqdf2+0x62>
 800150c:	4286      	cmp	r6, r0
 800150e:	d00f      	beq.n	8001530 <__eqdf2+0x54>
 8001510:	2001      	movs	r0, #1
 8001512:	42b1      	cmp	r1, r6
 8001514:	d10d      	bne.n	8001532 <__eqdf2+0x56>
 8001516:	45bc      	cmp	ip, r7
 8001518:	d10b      	bne.n	8001532 <__eqdf2+0x56>
 800151a:	4294      	cmp	r4, r2
 800151c:	d109      	bne.n	8001532 <__eqdf2+0x56>
 800151e:	45d3      	cmp	fp, sl
 8001520:	d01c      	beq.n	800155c <__eqdf2+0x80>
 8001522:	2900      	cmp	r1, #0
 8001524:	d105      	bne.n	8001532 <__eqdf2+0x56>
 8001526:	4660      	mov	r0, ip
 8001528:	4320      	orrs	r0, r4
 800152a:	1e43      	subs	r3, r0, #1
 800152c:	4198      	sbcs	r0, r3
 800152e:	e000      	b.n	8001532 <__eqdf2+0x56>
 8001530:	2001      	movs	r0, #1
 8001532:	bcf0      	pop	{r4, r5, r6, r7}
 8001534:	46bb      	mov	fp, r7
 8001536:	46b2      	mov	sl, r6
 8001538:	46a9      	mov	r9, r5
 800153a:	46a0      	mov	r8, r4
 800153c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800153e:	2001      	movs	r0, #1
 8001540:	428e      	cmp	r6, r1
 8001542:	d1f6      	bne.n	8001532 <__eqdf2+0x56>
 8001544:	4661      	mov	r1, ip
 8001546:	4339      	orrs	r1, r7
 8001548:	000f      	movs	r7, r1
 800154a:	4317      	orrs	r7, r2
 800154c:	4327      	orrs	r7, r4
 800154e:	d1f0      	bne.n	8001532 <__eqdf2+0x56>
 8001550:	465b      	mov	r3, fp
 8001552:	4652      	mov	r2, sl
 8001554:	1a98      	subs	r0, r3, r2
 8001556:	1e43      	subs	r3, r0, #1
 8001558:	4198      	sbcs	r0, r3
 800155a:	e7ea      	b.n	8001532 <__eqdf2+0x56>
 800155c:	2000      	movs	r0, #0
 800155e:	e7e8      	b.n	8001532 <__eqdf2+0x56>
 8001560:	000007ff 	.word	0x000007ff

08001564 <__gedf2>:
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	4657      	mov	r7, sl
 8001568:	464e      	mov	r6, r9
 800156a:	4645      	mov	r5, r8
 800156c:	46de      	mov	lr, fp
 800156e:	b5e0      	push	{r5, r6, r7, lr}
 8001570:	000d      	movs	r5, r1
 8001572:	030e      	lsls	r6, r1, #12
 8001574:	0049      	lsls	r1, r1, #1
 8001576:	0d49      	lsrs	r1, r1, #21
 8001578:	468a      	mov	sl, r1
 800157a:	0fdf      	lsrs	r7, r3, #31
 800157c:	0fe9      	lsrs	r1, r5, #31
 800157e:	46bc      	mov	ip, r7
 8001580:	b083      	sub	sp, #12
 8001582:	4f2f      	ldr	r7, [pc, #188]	@ (8001640 <__gedf2+0xdc>)
 8001584:	0004      	movs	r4, r0
 8001586:	4680      	mov	r8, r0
 8001588:	9101      	str	r1, [sp, #4]
 800158a:	0058      	lsls	r0, r3, #1
 800158c:	0319      	lsls	r1, r3, #12
 800158e:	4691      	mov	r9, r2
 8001590:	0b36      	lsrs	r6, r6, #12
 8001592:	0b09      	lsrs	r1, r1, #12
 8001594:	0d40      	lsrs	r0, r0, #21
 8001596:	45ba      	cmp	sl, r7
 8001598:	d01d      	beq.n	80015d6 <__gedf2+0x72>
 800159a:	42b8      	cmp	r0, r7
 800159c:	d00d      	beq.n	80015ba <__gedf2+0x56>
 800159e:	4657      	mov	r7, sl
 80015a0:	2f00      	cmp	r7, #0
 80015a2:	d12a      	bne.n	80015fa <__gedf2+0x96>
 80015a4:	4334      	orrs	r4, r6
 80015a6:	2800      	cmp	r0, #0
 80015a8:	d124      	bne.n	80015f4 <__gedf2+0x90>
 80015aa:	430a      	orrs	r2, r1
 80015ac:	d036      	beq.n	800161c <__gedf2+0xb8>
 80015ae:	2c00      	cmp	r4, #0
 80015b0:	d141      	bne.n	8001636 <__gedf2+0xd2>
 80015b2:	4663      	mov	r3, ip
 80015b4:	0058      	lsls	r0, r3, #1
 80015b6:	3801      	subs	r0, #1
 80015b8:	e015      	b.n	80015e6 <__gedf2+0x82>
 80015ba:	4311      	orrs	r1, r2
 80015bc:	d138      	bne.n	8001630 <__gedf2+0xcc>
 80015be:	4653      	mov	r3, sl
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <__gedf2+0x64>
 80015c4:	4326      	orrs	r6, r4
 80015c6:	d0f4      	beq.n	80015b2 <__gedf2+0x4e>
 80015c8:	9b01      	ldr	r3, [sp, #4]
 80015ca:	4563      	cmp	r3, ip
 80015cc:	d107      	bne.n	80015de <__gedf2+0x7a>
 80015ce:	9b01      	ldr	r3, [sp, #4]
 80015d0:	0058      	lsls	r0, r3, #1
 80015d2:	3801      	subs	r0, #1
 80015d4:	e007      	b.n	80015e6 <__gedf2+0x82>
 80015d6:	4326      	orrs	r6, r4
 80015d8:	d12a      	bne.n	8001630 <__gedf2+0xcc>
 80015da:	4550      	cmp	r0, sl
 80015dc:	d021      	beq.n	8001622 <__gedf2+0xbe>
 80015de:	2001      	movs	r0, #1
 80015e0:	9b01      	ldr	r3, [sp, #4]
 80015e2:	425f      	negs	r7, r3
 80015e4:	4338      	orrs	r0, r7
 80015e6:	b003      	add	sp, #12
 80015e8:	bcf0      	pop	{r4, r5, r6, r7}
 80015ea:	46bb      	mov	fp, r7
 80015ec:	46b2      	mov	sl, r6
 80015ee:	46a9      	mov	r9, r5
 80015f0:	46a0      	mov	r8, r4
 80015f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f4:	2c00      	cmp	r4, #0
 80015f6:	d0dc      	beq.n	80015b2 <__gedf2+0x4e>
 80015f8:	e7e6      	b.n	80015c8 <__gedf2+0x64>
 80015fa:	2800      	cmp	r0, #0
 80015fc:	d0ef      	beq.n	80015de <__gedf2+0x7a>
 80015fe:	9b01      	ldr	r3, [sp, #4]
 8001600:	4563      	cmp	r3, ip
 8001602:	d1ec      	bne.n	80015de <__gedf2+0x7a>
 8001604:	4582      	cmp	sl, r0
 8001606:	dcea      	bgt.n	80015de <__gedf2+0x7a>
 8001608:	dbe1      	blt.n	80015ce <__gedf2+0x6a>
 800160a:	428e      	cmp	r6, r1
 800160c:	d8e7      	bhi.n	80015de <__gedf2+0x7a>
 800160e:	d1de      	bne.n	80015ce <__gedf2+0x6a>
 8001610:	45c8      	cmp	r8, r9
 8001612:	d8e4      	bhi.n	80015de <__gedf2+0x7a>
 8001614:	2000      	movs	r0, #0
 8001616:	45c8      	cmp	r8, r9
 8001618:	d2e5      	bcs.n	80015e6 <__gedf2+0x82>
 800161a:	e7d8      	b.n	80015ce <__gedf2+0x6a>
 800161c:	2c00      	cmp	r4, #0
 800161e:	d0e2      	beq.n	80015e6 <__gedf2+0x82>
 8001620:	e7dd      	b.n	80015de <__gedf2+0x7a>
 8001622:	4311      	orrs	r1, r2
 8001624:	d104      	bne.n	8001630 <__gedf2+0xcc>
 8001626:	9b01      	ldr	r3, [sp, #4]
 8001628:	4563      	cmp	r3, ip
 800162a:	d1d8      	bne.n	80015de <__gedf2+0x7a>
 800162c:	2000      	movs	r0, #0
 800162e:	e7da      	b.n	80015e6 <__gedf2+0x82>
 8001630:	2002      	movs	r0, #2
 8001632:	4240      	negs	r0, r0
 8001634:	e7d7      	b.n	80015e6 <__gedf2+0x82>
 8001636:	9b01      	ldr	r3, [sp, #4]
 8001638:	4563      	cmp	r3, ip
 800163a:	d0e6      	beq.n	800160a <__gedf2+0xa6>
 800163c:	e7cf      	b.n	80015de <__gedf2+0x7a>
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	000007ff 	.word	0x000007ff

08001644 <__ledf2>:
 8001644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001646:	4657      	mov	r7, sl
 8001648:	464e      	mov	r6, r9
 800164a:	4645      	mov	r5, r8
 800164c:	46de      	mov	lr, fp
 800164e:	b5e0      	push	{r5, r6, r7, lr}
 8001650:	000d      	movs	r5, r1
 8001652:	030e      	lsls	r6, r1, #12
 8001654:	0049      	lsls	r1, r1, #1
 8001656:	0d49      	lsrs	r1, r1, #21
 8001658:	468a      	mov	sl, r1
 800165a:	0fdf      	lsrs	r7, r3, #31
 800165c:	0fe9      	lsrs	r1, r5, #31
 800165e:	46bc      	mov	ip, r7
 8001660:	b083      	sub	sp, #12
 8001662:	4f2e      	ldr	r7, [pc, #184]	@ (800171c <__ledf2+0xd8>)
 8001664:	0004      	movs	r4, r0
 8001666:	4680      	mov	r8, r0
 8001668:	9101      	str	r1, [sp, #4]
 800166a:	0058      	lsls	r0, r3, #1
 800166c:	0319      	lsls	r1, r3, #12
 800166e:	4691      	mov	r9, r2
 8001670:	0b36      	lsrs	r6, r6, #12
 8001672:	0b09      	lsrs	r1, r1, #12
 8001674:	0d40      	lsrs	r0, r0, #21
 8001676:	45ba      	cmp	sl, r7
 8001678:	d01e      	beq.n	80016b8 <__ledf2+0x74>
 800167a:	42b8      	cmp	r0, r7
 800167c:	d00d      	beq.n	800169a <__ledf2+0x56>
 800167e:	4657      	mov	r7, sl
 8001680:	2f00      	cmp	r7, #0
 8001682:	d127      	bne.n	80016d4 <__ledf2+0x90>
 8001684:	4334      	orrs	r4, r6
 8001686:	2800      	cmp	r0, #0
 8001688:	d133      	bne.n	80016f2 <__ledf2+0xae>
 800168a:	430a      	orrs	r2, r1
 800168c:	d034      	beq.n	80016f8 <__ledf2+0xb4>
 800168e:	2c00      	cmp	r4, #0
 8001690:	d140      	bne.n	8001714 <__ledf2+0xd0>
 8001692:	4663      	mov	r3, ip
 8001694:	0058      	lsls	r0, r3, #1
 8001696:	3801      	subs	r0, #1
 8001698:	e015      	b.n	80016c6 <__ledf2+0x82>
 800169a:	4311      	orrs	r1, r2
 800169c:	d112      	bne.n	80016c4 <__ledf2+0x80>
 800169e:	4653      	mov	r3, sl
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <__ledf2+0x64>
 80016a4:	4326      	orrs	r6, r4
 80016a6:	d0f4      	beq.n	8001692 <__ledf2+0x4e>
 80016a8:	9b01      	ldr	r3, [sp, #4]
 80016aa:	4563      	cmp	r3, ip
 80016ac:	d01d      	beq.n	80016ea <__ledf2+0xa6>
 80016ae:	2001      	movs	r0, #1
 80016b0:	9b01      	ldr	r3, [sp, #4]
 80016b2:	425f      	negs	r7, r3
 80016b4:	4338      	orrs	r0, r7
 80016b6:	e006      	b.n	80016c6 <__ledf2+0x82>
 80016b8:	4326      	orrs	r6, r4
 80016ba:	d103      	bne.n	80016c4 <__ledf2+0x80>
 80016bc:	4550      	cmp	r0, sl
 80016be:	d1f6      	bne.n	80016ae <__ledf2+0x6a>
 80016c0:	4311      	orrs	r1, r2
 80016c2:	d01c      	beq.n	80016fe <__ledf2+0xba>
 80016c4:	2002      	movs	r0, #2
 80016c6:	b003      	add	sp, #12
 80016c8:	bcf0      	pop	{r4, r5, r6, r7}
 80016ca:	46bb      	mov	fp, r7
 80016cc:	46b2      	mov	sl, r6
 80016ce:	46a9      	mov	r9, r5
 80016d0:	46a0      	mov	r8, r4
 80016d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d4:	2800      	cmp	r0, #0
 80016d6:	d0ea      	beq.n	80016ae <__ledf2+0x6a>
 80016d8:	9b01      	ldr	r3, [sp, #4]
 80016da:	4563      	cmp	r3, ip
 80016dc:	d1e7      	bne.n	80016ae <__ledf2+0x6a>
 80016de:	4582      	cmp	sl, r0
 80016e0:	dce5      	bgt.n	80016ae <__ledf2+0x6a>
 80016e2:	db02      	blt.n	80016ea <__ledf2+0xa6>
 80016e4:	428e      	cmp	r6, r1
 80016e6:	d8e2      	bhi.n	80016ae <__ledf2+0x6a>
 80016e8:	d00e      	beq.n	8001708 <__ledf2+0xc4>
 80016ea:	9b01      	ldr	r3, [sp, #4]
 80016ec:	0058      	lsls	r0, r3, #1
 80016ee:	3801      	subs	r0, #1
 80016f0:	e7e9      	b.n	80016c6 <__ledf2+0x82>
 80016f2:	2c00      	cmp	r4, #0
 80016f4:	d0cd      	beq.n	8001692 <__ledf2+0x4e>
 80016f6:	e7d7      	b.n	80016a8 <__ledf2+0x64>
 80016f8:	2c00      	cmp	r4, #0
 80016fa:	d0e4      	beq.n	80016c6 <__ledf2+0x82>
 80016fc:	e7d7      	b.n	80016ae <__ledf2+0x6a>
 80016fe:	9b01      	ldr	r3, [sp, #4]
 8001700:	2000      	movs	r0, #0
 8001702:	4563      	cmp	r3, ip
 8001704:	d0df      	beq.n	80016c6 <__ledf2+0x82>
 8001706:	e7d2      	b.n	80016ae <__ledf2+0x6a>
 8001708:	45c8      	cmp	r8, r9
 800170a:	d8d0      	bhi.n	80016ae <__ledf2+0x6a>
 800170c:	2000      	movs	r0, #0
 800170e:	45c8      	cmp	r8, r9
 8001710:	d2d9      	bcs.n	80016c6 <__ledf2+0x82>
 8001712:	e7ea      	b.n	80016ea <__ledf2+0xa6>
 8001714:	9b01      	ldr	r3, [sp, #4]
 8001716:	4563      	cmp	r3, ip
 8001718:	d0e4      	beq.n	80016e4 <__ledf2+0xa0>
 800171a:	e7c8      	b.n	80016ae <__ledf2+0x6a>
 800171c:	000007ff 	.word	0x000007ff

08001720 <__aeabi_dmul>:
 8001720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001722:	4657      	mov	r7, sl
 8001724:	464e      	mov	r6, r9
 8001726:	46de      	mov	lr, fp
 8001728:	4645      	mov	r5, r8
 800172a:	b5e0      	push	{r5, r6, r7, lr}
 800172c:	001f      	movs	r7, r3
 800172e:	030b      	lsls	r3, r1, #12
 8001730:	0b1b      	lsrs	r3, r3, #12
 8001732:	0016      	movs	r6, r2
 8001734:	469a      	mov	sl, r3
 8001736:	0fca      	lsrs	r2, r1, #31
 8001738:	004b      	lsls	r3, r1, #1
 800173a:	0004      	movs	r4, r0
 800173c:	4691      	mov	r9, r2
 800173e:	b085      	sub	sp, #20
 8001740:	0d5b      	lsrs	r3, r3, #21
 8001742:	d100      	bne.n	8001746 <__aeabi_dmul+0x26>
 8001744:	e1cf      	b.n	8001ae6 <__aeabi_dmul+0x3c6>
 8001746:	4acd      	ldr	r2, [pc, #820]	@ (8001a7c <__aeabi_dmul+0x35c>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d055      	beq.n	80017f8 <__aeabi_dmul+0xd8>
 800174c:	4651      	mov	r1, sl
 800174e:	0f42      	lsrs	r2, r0, #29
 8001750:	00c9      	lsls	r1, r1, #3
 8001752:	430a      	orrs	r2, r1
 8001754:	2180      	movs	r1, #128	@ 0x80
 8001756:	0409      	lsls	r1, r1, #16
 8001758:	4311      	orrs	r1, r2
 800175a:	00c2      	lsls	r2, r0, #3
 800175c:	4690      	mov	r8, r2
 800175e:	4ac8      	ldr	r2, [pc, #800]	@ (8001a80 <__aeabi_dmul+0x360>)
 8001760:	468a      	mov	sl, r1
 8001762:	4693      	mov	fp, r2
 8001764:	449b      	add	fp, r3
 8001766:	2300      	movs	r3, #0
 8001768:	2500      	movs	r5, #0
 800176a:	9302      	str	r3, [sp, #8]
 800176c:	033c      	lsls	r4, r7, #12
 800176e:	007b      	lsls	r3, r7, #1
 8001770:	0ffa      	lsrs	r2, r7, #31
 8001772:	9601      	str	r6, [sp, #4]
 8001774:	0b24      	lsrs	r4, r4, #12
 8001776:	0d5b      	lsrs	r3, r3, #21
 8001778:	9200      	str	r2, [sp, #0]
 800177a:	d100      	bne.n	800177e <__aeabi_dmul+0x5e>
 800177c:	e188      	b.n	8001a90 <__aeabi_dmul+0x370>
 800177e:	4abf      	ldr	r2, [pc, #764]	@ (8001a7c <__aeabi_dmul+0x35c>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d100      	bne.n	8001786 <__aeabi_dmul+0x66>
 8001784:	e092      	b.n	80018ac <__aeabi_dmul+0x18c>
 8001786:	4abe      	ldr	r2, [pc, #760]	@ (8001a80 <__aeabi_dmul+0x360>)
 8001788:	4694      	mov	ip, r2
 800178a:	4463      	add	r3, ip
 800178c:	449b      	add	fp, r3
 800178e:	2d0a      	cmp	r5, #10
 8001790:	dc42      	bgt.n	8001818 <__aeabi_dmul+0xf8>
 8001792:	00e4      	lsls	r4, r4, #3
 8001794:	0f73      	lsrs	r3, r6, #29
 8001796:	4323      	orrs	r3, r4
 8001798:	2480      	movs	r4, #128	@ 0x80
 800179a:	4649      	mov	r1, r9
 800179c:	0424      	lsls	r4, r4, #16
 800179e:	431c      	orrs	r4, r3
 80017a0:	00f3      	lsls	r3, r6, #3
 80017a2:	9301      	str	r3, [sp, #4]
 80017a4:	9b00      	ldr	r3, [sp, #0]
 80017a6:	2000      	movs	r0, #0
 80017a8:	4059      	eors	r1, r3
 80017aa:	b2cb      	uxtb	r3, r1
 80017ac:	9303      	str	r3, [sp, #12]
 80017ae:	2d02      	cmp	r5, #2
 80017b0:	dc00      	bgt.n	80017b4 <__aeabi_dmul+0x94>
 80017b2:	e094      	b.n	80018de <__aeabi_dmul+0x1be>
 80017b4:	2301      	movs	r3, #1
 80017b6:	40ab      	lsls	r3, r5
 80017b8:	001d      	movs	r5, r3
 80017ba:	23a6      	movs	r3, #166	@ 0xa6
 80017bc:	002a      	movs	r2, r5
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	401a      	ands	r2, r3
 80017c2:	421d      	tst	r5, r3
 80017c4:	d000      	beq.n	80017c8 <__aeabi_dmul+0xa8>
 80017c6:	e229      	b.n	8001c1c <__aeabi_dmul+0x4fc>
 80017c8:	2390      	movs	r3, #144	@ 0x90
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	421d      	tst	r5, r3
 80017ce:	d100      	bne.n	80017d2 <__aeabi_dmul+0xb2>
 80017d0:	e24d      	b.n	8001c6e <__aeabi_dmul+0x54e>
 80017d2:	2300      	movs	r3, #0
 80017d4:	2480      	movs	r4, #128	@ 0x80
 80017d6:	4699      	mov	r9, r3
 80017d8:	0324      	lsls	r4, r4, #12
 80017da:	4ba8      	ldr	r3, [pc, #672]	@ (8001a7c <__aeabi_dmul+0x35c>)
 80017dc:	0010      	movs	r0, r2
 80017de:	464a      	mov	r2, r9
 80017e0:	051b      	lsls	r3, r3, #20
 80017e2:	4323      	orrs	r3, r4
 80017e4:	07d2      	lsls	r2, r2, #31
 80017e6:	4313      	orrs	r3, r2
 80017e8:	0019      	movs	r1, r3
 80017ea:	b005      	add	sp, #20
 80017ec:	bcf0      	pop	{r4, r5, r6, r7}
 80017ee:	46bb      	mov	fp, r7
 80017f0:	46b2      	mov	sl, r6
 80017f2:	46a9      	mov	r9, r5
 80017f4:	46a0      	mov	r8, r4
 80017f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017f8:	4652      	mov	r2, sl
 80017fa:	4302      	orrs	r2, r0
 80017fc:	4690      	mov	r8, r2
 80017fe:	d000      	beq.n	8001802 <__aeabi_dmul+0xe2>
 8001800:	e1ac      	b.n	8001b5c <__aeabi_dmul+0x43c>
 8001802:	469b      	mov	fp, r3
 8001804:	2302      	movs	r3, #2
 8001806:	4692      	mov	sl, r2
 8001808:	2508      	movs	r5, #8
 800180a:	9302      	str	r3, [sp, #8]
 800180c:	e7ae      	b.n	800176c <__aeabi_dmul+0x4c>
 800180e:	9b00      	ldr	r3, [sp, #0]
 8001810:	46a2      	mov	sl, r4
 8001812:	4699      	mov	r9, r3
 8001814:	9b01      	ldr	r3, [sp, #4]
 8001816:	4698      	mov	r8, r3
 8001818:	9b02      	ldr	r3, [sp, #8]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d100      	bne.n	8001820 <__aeabi_dmul+0x100>
 800181e:	e1ca      	b.n	8001bb6 <__aeabi_dmul+0x496>
 8001820:	2b03      	cmp	r3, #3
 8001822:	d100      	bne.n	8001826 <__aeabi_dmul+0x106>
 8001824:	e192      	b.n	8001b4c <__aeabi_dmul+0x42c>
 8001826:	2b01      	cmp	r3, #1
 8001828:	d110      	bne.n	800184c <__aeabi_dmul+0x12c>
 800182a:	2300      	movs	r3, #0
 800182c:	2400      	movs	r4, #0
 800182e:	2200      	movs	r2, #0
 8001830:	e7d4      	b.n	80017dc <__aeabi_dmul+0xbc>
 8001832:	2201      	movs	r2, #1
 8001834:	087b      	lsrs	r3, r7, #1
 8001836:	403a      	ands	r2, r7
 8001838:	4313      	orrs	r3, r2
 800183a:	4652      	mov	r2, sl
 800183c:	07d2      	lsls	r2, r2, #31
 800183e:	4313      	orrs	r3, r2
 8001840:	4698      	mov	r8, r3
 8001842:	4653      	mov	r3, sl
 8001844:	085b      	lsrs	r3, r3, #1
 8001846:	469a      	mov	sl, r3
 8001848:	9b03      	ldr	r3, [sp, #12]
 800184a:	4699      	mov	r9, r3
 800184c:	465b      	mov	r3, fp
 800184e:	1c58      	adds	r0, r3, #1
 8001850:	2380      	movs	r3, #128	@ 0x80
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	445b      	add	r3, fp
 8001856:	2b00      	cmp	r3, #0
 8001858:	dc00      	bgt.n	800185c <__aeabi_dmul+0x13c>
 800185a:	e1b1      	b.n	8001bc0 <__aeabi_dmul+0x4a0>
 800185c:	4642      	mov	r2, r8
 800185e:	0752      	lsls	r2, r2, #29
 8001860:	d00b      	beq.n	800187a <__aeabi_dmul+0x15a>
 8001862:	220f      	movs	r2, #15
 8001864:	4641      	mov	r1, r8
 8001866:	400a      	ands	r2, r1
 8001868:	2a04      	cmp	r2, #4
 800186a:	d006      	beq.n	800187a <__aeabi_dmul+0x15a>
 800186c:	4642      	mov	r2, r8
 800186e:	1d11      	adds	r1, r2, #4
 8001870:	4541      	cmp	r1, r8
 8001872:	4192      	sbcs	r2, r2
 8001874:	4688      	mov	r8, r1
 8001876:	4252      	negs	r2, r2
 8001878:	4492      	add	sl, r2
 800187a:	4652      	mov	r2, sl
 800187c:	01d2      	lsls	r2, r2, #7
 800187e:	d506      	bpl.n	800188e <__aeabi_dmul+0x16e>
 8001880:	4652      	mov	r2, sl
 8001882:	4b80      	ldr	r3, [pc, #512]	@ (8001a84 <__aeabi_dmul+0x364>)
 8001884:	401a      	ands	r2, r3
 8001886:	2380      	movs	r3, #128	@ 0x80
 8001888:	4692      	mov	sl, r2
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	18c3      	adds	r3, r0, r3
 800188e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a88 <__aeabi_dmul+0x368>)
 8001890:	4293      	cmp	r3, r2
 8001892:	dd00      	ble.n	8001896 <__aeabi_dmul+0x176>
 8001894:	e18f      	b.n	8001bb6 <__aeabi_dmul+0x496>
 8001896:	4642      	mov	r2, r8
 8001898:	08d1      	lsrs	r1, r2, #3
 800189a:	4652      	mov	r2, sl
 800189c:	0752      	lsls	r2, r2, #29
 800189e:	430a      	orrs	r2, r1
 80018a0:	4651      	mov	r1, sl
 80018a2:	055b      	lsls	r3, r3, #21
 80018a4:	024c      	lsls	r4, r1, #9
 80018a6:	0b24      	lsrs	r4, r4, #12
 80018a8:	0d5b      	lsrs	r3, r3, #21
 80018aa:	e797      	b.n	80017dc <__aeabi_dmul+0xbc>
 80018ac:	4b73      	ldr	r3, [pc, #460]	@ (8001a7c <__aeabi_dmul+0x35c>)
 80018ae:	4326      	orrs	r6, r4
 80018b0:	469c      	mov	ip, r3
 80018b2:	44e3      	add	fp, ip
 80018b4:	2e00      	cmp	r6, #0
 80018b6:	d100      	bne.n	80018ba <__aeabi_dmul+0x19a>
 80018b8:	e16f      	b.n	8001b9a <__aeabi_dmul+0x47a>
 80018ba:	2303      	movs	r3, #3
 80018bc:	4649      	mov	r1, r9
 80018be:	431d      	orrs	r5, r3
 80018c0:	9b00      	ldr	r3, [sp, #0]
 80018c2:	4059      	eors	r1, r3
 80018c4:	b2cb      	uxtb	r3, r1
 80018c6:	9303      	str	r3, [sp, #12]
 80018c8:	2d0a      	cmp	r5, #10
 80018ca:	dd00      	ble.n	80018ce <__aeabi_dmul+0x1ae>
 80018cc:	e133      	b.n	8001b36 <__aeabi_dmul+0x416>
 80018ce:	2301      	movs	r3, #1
 80018d0:	40ab      	lsls	r3, r5
 80018d2:	001d      	movs	r5, r3
 80018d4:	2303      	movs	r3, #3
 80018d6:	9302      	str	r3, [sp, #8]
 80018d8:	2288      	movs	r2, #136	@ 0x88
 80018da:	422a      	tst	r2, r5
 80018dc:	d197      	bne.n	800180e <__aeabi_dmul+0xee>
 80018de:	4642      	mov	r2, r8
 80018e0:	4643      	mov	r3, r8
 80018e2:	0412      	lsls	r2, r2, #16
 80018e4:	0c12      	lsrs	r2, r2, #16
 80018e6:	0016      	movs	r6, r2
 80018e8:	9801      	ldr	r0, [sp, #4]
 80018ea:	0c1d      	lsrs	r5, r3, #16
 80018ec:	0c03      	lsrs	r3, r0, #16
 80018ee:	0400      	lsls	r0, r0, #16
 80018f0:	0c00      	lsrs	r0, r0, #16
 80018f2:	4346      	muls	r6, r0
 80018f4:	46b4      	mov	ip, r6
 80018f6:	001e      	movs	r6, r3
 80018f8:	436e      	muls	r6, r5
 80018fa:	9600      	str	r6, [sp, #0]
 80018fc:	0016      	movs	r6, r2
 80018fe:	0007      	movs	r7, r0
 8001900:	435e      	muls	r6, r3
 8001902:	4661      	mov	r1, ip
 8001904:	46b0      	mov	r8, r6
 8001906:	436f      	muls	r7, r5
 8001908:	0c0e      	lsrs	r6, r1, #16
 800190a:	44b8      	add	r8, r7
 800190c:	4446      	add	r6, r8
 800190e:	42b7      	cmp	r7, r6
 8001910:	d905      	bls.n	800191e <__aeabi_dmul+0x1fe>
 8001912:	2180      	movs	r1, #128	@ 0x80
 8001914:	0249      	lsls	r1, r1, #9
 8001916:	4688      	mov	r8, r1
 8001918:	9f00      	ldr	r7, [sp, #0]
 800191a:	4447      	add	r7, r8
 800191c:	9700      	str	r7, [sp, #0]
 800191e:	4661      	mov	r1, ip
 8001920:	0409      	lsls	r1, r1, #16
 8001922:	0c09      	lsrs	r1, r1, #16
 8001924:	0c37      	lsrs	r7, r6, #16
 8001926:	0436      	lsls	r6, r6, #16
 8001928:	468c      	mov	ip, r1
 800192a:	0031      	movs	r1, r6
 800192c:	4461      	add	r1, ip
 800192e:	9101      	str	r1, [sp, #4]
 8001930:	0011      	movs	r1, r2
 8001932:	0c26      	lsrs	r6, r4, #16
 8001934:	0424      	lsls	r4, r4, #16
 8001936:	0c24      	lsrs	r4, r4, #16
 8001938:	4361      	muls	r1, r4
 800193a:	468c      	mov	ip, r1
 800193c:	0021      	movs	r1, r4
 800193e:	4369      	muls	r1, r5
 8001940:	4689      	mov	r9, r1
 8001942:	4661      	mov	r1, ip
 8001944:	0c09      	lsrs	r1, r1, #16
 8001946:	4688      	mov	r8, r1
 8001948:	4372      	muls	r2, r6
 800194a:	444a      	add	r2, r9
 800194c:	4442      	add	r2, r8
 800194e:	4375      	muls	r5, r6
 8001950:	4591      	cmp	r9, r2
 8001952:	d903      	bls.n	800195c <__aeabi_dmul+0x23c>
 8001954:	2180      	movs	r1, #128	@ 0x80
 8001956:	0249      	lsls	r1, r1, #9
 8001958:	4688      	mov	r8, r1
 800195a:	4445      	add	r5, r8
 800195c:	0c11      	lsrs	r1, r2, #16
 800195e:	4688      	mov	r8, r1
 8001960:	4661      	mov	r1, ip
 8001962:	0409      	lsls	r1, r1, #16
 8001964:	0c09      	lsrs	r1, r1, #16
 8001966:	468c      	mov	ip, r1
 8001968:	0412      	lsls	r2, r2, #16
 800196a:	4462      	add	r2, ip
 800196c:	18b9      	adds	r1, r7, r2
 800196e:	9102      	str	r1, [sp, #8]
 8001970:	4651      	mov	r1, sl
 8001972:	0c09      	lsrs	r1, r1, #16
 8001974:	468c      	mov	ip, r1
 8001976:	4651      	mov	r1, sl
 8001978:	040f      	lsls	r7, r1, #16
 800197a:	0c3f      	lsrs	r7, r7, #16
 800197c:	0039      	movs	r1, r7
 800197e:	4341      	muls	r1, r0
 8001980:	4445      	add	r5, r8
 8001982:	4688      	mov	r8, r1
 8001984:	4661      	mov	r1, ip
 8001986:	4341      	muls	r1, r0
 8001988:	468a      	mov	sl, r1
 800198a:	4641      	mov	r1, r8
 800198c:	4660      	mov	r0, ip
 800198e:	0c09      	lsrs	r1, r1, #16
 8001990:	4689      	mov	r9, r1
 8001992:	4358      	muls	r0, r3
 8001994:	437b      	muls	r3, r7
 8001996:	4453      	add	r3, sl
 8001998:	444b      	add	r3, r9
 800199a:	459a      	cmp	sl, r3
 800199c:	d903      	bls.n	80019a6 <__aeabi_dmul+0x286>
 800199e:	2180      	movs	r1, #128	@ 0x80
 80019a0:	0249      	lsls	r1, r1, #9
 80019a2:	4689      	mov	r9, r1
 80019a4:	4448      	add	r0, r9
 80019a6:	0c19      	lsrs	r1, r3, #16
 80019a8:	4689      	mov	r9, r1
 80019aa:	4641      	mov	r1, r8
 80019ac:	0409      	lsls	r1, r1, #16
 80019ae:	0c09      	lsrs	r1, r1, #16
 80019b0:	4688      	mov	r8, r1
 80019b2:	0039      	movs	r1, r7
 80019b4:	4361      	muls	r1, r4
 80019b6:	041b      	lsls	r3, r3, #16
 80019b8:	4443      	add	r3, r8
 80019ba:	4688      	mov	r8, r1
 80019bc:	4661      	mov	r1, ip
 80019be:	434c      	muls	r4, r1
 80019c0:	4371      	muls	r1, r6
 80019c2:	468c      	mov	ip, r1
 80019c4:	4641      	mov	r1, r8
 80019c6:	4377      	muls	r7, r6
 80019c8:	0c0e      	lsrs	r6, r1, #16
 80019ca:	193f      	adds	r7, r7, r4
 80019cc:	19f6      	adds	r6, r6, r7
 80019ce:	4448      	add	r0, r9
 80019d0:	42b4      	cmp	r4, r6
 80019d2:	d903      	bls.n	80019dc <__aeabi_dmul+0x2bc>
 80019d4:	2180      	movs	r1, #128	@ 0x80
 80019d6:	0249      	lsls	r1, r1, #9
 80019d8:	4689      	mov	r9, r1
 80019da:	44cc      	add	ip, r9
 80019dc:	9902      	ldr	r1, [sp, #8]
 80019de:	9f00      	ldr	r7, [sp, #0]
 80019e0:	4689      	mov	r9, r1
 80019e2:	0431      	lsls	r1, r6, #16
 80019e4:	444f      	add	r7, r9
 80019e6:	4689      	mov	r9, r1
 80019e8:	4641      	mov	r1, r8
 80019ea:	4297      	cmp	r7, r2
 80019ec:	4192      	sbcs	r2, r2
 80019ee:	040c      	lsls	r4, r1, #16
 80019f0:	0c24      	lsrs	r4, r4, #16
 80019f2:	444c      	add	r4, r9
 80019f4:	18ff      	adds	r7, r7, r3
 80019f6:	4252      	negs	r2, r2
 80019f8:	1964      	adds	r4, r4, r5
 80019fa:	18a1      	adds	r1, r4, r2
 80019fc:	429f      	cmp	r7, r3
 80019fe:	419b      	sbcs	r3, r3
 8001a00:	4688      	mov	r8, r1
 8001a02:	4682      	mov	sl, r0
 8001a04:	425b      	negs	r3, r3
 8001a06:	4699      	mov	r9, r3
 8001a08:	4590      	cmp	r8, r2
 8001a0a:	4192      	sbcs	r2, r2
 8001a0c:	42ac      	cmp	r4, r5
 8001a0e:	41a4      	sbcs	r4, r4
 8001a10:	44c2      	add	sl, r8
 8001a12:	44d1      	add	r9, sl
 8001a14:	4252      	negs	r2, r2
 8001a16:	4264      	negs	r4, r4
 8001a18:	4314      	orrs	r4, r2
 8001a1a:	4599      	cmp	r9, r3
 8001a1c:	419b      	sbcs	r3, r3
 8001a1e:	4582      	cmp	sl, r0
 8001a20:	4192      	sbcs	r2, r2
 8001a22:	425b      	negs	r3, r3
 8001a24:	4252      	negs	r2, r2
 8001a26:	4313      	orrs	r3, r2
 8001a28:	464a      	mov	r2, r9
 8001a2a:	0c36      	lsrs	r6, r6, #16
 8001a2c:	19a4      	adds	r4, r4, r6
 8001a2e:	18e3      	adds	r3, r4, r3
 8001a30:	4463      	add	r3, ip
 8001a32:	025b      	lsls	r3, r3, #9
 8001a34:	0dd2      	lsrs	r2, r2, #23
 8001a36:	431a      	orrs	r2, r3
 8001a38:	9901      	ldr	r1, [sp, #4]
 8001a3a:	4692      	mov	sl, r2
 8001a3c:	027a      	lsls	r2, r7, #9
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	1e50      	subs	r0, r2, #1
 8001a42:	4182      	sbcs	r2, r0
 8001a44:	0dff      	lsrs	r7, r7, #23
 8001a46:	4317      	orrs	r7, r2
 8001a48:	464a      	mov	r2, r9
 8001a4a:	0252      	lsls	r2, r2, #9
 8001a4c:	4317      	orrs	r7, r2
 8001a4e:	46b8      	mov	r8, r7
 8001a50:	01db      	lsls	r3, r3, #7
 8001a52:	d500      	bpl.n	8001a56 <__aeabi_dmul+0x336>
 8001a54:	e6ed      	b.n	8001832 <__aeabi_dmul+0x112>
 8001a56:	4b0d      	ldr	r3, [pc, #52]	@ (8001a8c <__aeabi_dmul+0x36c>)
 8001a58:	9a03      	ldr	r2, [sp, #12]
 8001a5a:	445b      	add	r3, fp
 8001a5c:	4691      	mov	r9, r2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	dc00      	bgt.n	8001a64 <__aeabi_dmul+0x344>
 8001a62:	e0ac      	b.n	8001bbe <__aeabi_dmul+0x49e>
 8001a64:	003a      	movs	r2, r7
 8001a66:	0752      	lsls	r2, r2, #29
 8001a68:	d100      	bne.n	8001a6c <__aeabi_dmul+0x34c>
 8001a6a:	e710      	b.n	800188e <__aeabi_dmul+0x16e>
 8001a6c:	220f      	movs	r2, #15
 8001a6e:	4658      	mov	r0, fp
 8001a70:	403a      	ands	r2, r7
 8001a72:	2a04      	cmp	r2, #4
 8001a74:	d000      	beq.n	8001a78 <__aeabi_dmul+0x358>
 8001a76:	e6f9      	b.n	800186c <__aeabi_dmul+0x14c>
 8001a78:	e709      	b.n	800188e <__aeabi_dmul+0x16e>
 8001a7a:	46c0      	nop			@ (mov r8, r8)
 8001a7c:	000007ff 	.word	0x000007ff
 8001a80:	fffffc01 	.word	0xfffffc01
 8001a84:	feffffff 	.word	0xfeffffff
 8001a88:	000007fe 	.word	0x000007fe
 8001a8c:	000003ff 	.word	0x000003ff
 8001a90:	0022      	movs	r2, r4
 8001a92:	4332      	orrs	r2, r6
 8001a94:	d06f      	beq.n	8001b76 <__aeabi_dmul+0x456>
 8001a96:	2c00      	cmp	r4, #0
 8001a98:	d100      	bne.n	8001a9c <__aeabi_dmul+0x37c>
 8001a9a:	e0c2      	b.n	8001c22 <__aeabi_dmul+0x502>
 8001a9c:	0020      	movs	r0, r4
 8001a9e:	f000 fe27 	bl	80026f0 <__clzsi2>
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	0003      	movs	r3, r0
 8001aa6:	3a0b      	subs	r2, #11
 8001aa8:	201d      	movs	r0, #29
 8001aaa:	1a82      	subs	r2, r0, r2
 8001aac:	0030      	movs	r0, r6
 8001aae:	0019      	movs	r1, r3
 8001ab0:	40d0      	lsrs	r0, r2
 8001ab2:	3908      	subs	r1, #8
 8001ab4:	408c      	lsls	r4, r1
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	4322      	orrs	r2, r4
 8001aba:	0034      	movs	r4, r6
 8001abc:	408c      	lsls	r4, r1
 8001abe:	4659      	mov	r1, fp
 8001ac0:	1acb      	subs	r3, r1, r3
 8001ac2:	4986      	ldr	r1, [pc, #536]	@ (8001cdc <__aeabi_dmul+0x5bc>)
 8001ac4:	468b      	mov	fp, r1
 8001ac6:	449b      	add	fp, r3
 8001ac8:	2d0a      	cmp	r5, #10
 8001aca:	dd00      	ble.n	8001ace <__aeabi_dmul+0x3ae>
 8001acc:	e6a4      	b.n	8001818 <__aeabi_dmul+0xf8>
 8001ace:	4649      	mov	r1, r9
 8001ad0:	9b00      	ldr	r3, [sp, #0]
 8001ad2:	9401      	str	r4, [sp, #4]
 8001ad4:	4059      	eors	r1, r3
 8001ad6:	b2cb      	uxtb	r3, r1
 8001ad8:	0014      	movs	r4, r2
 8001ada:	2000      	movs	r0, #0
 8001adc:	9303      	str	r3, [sp, #12]
 8001ade:	2d02      	cmp	r5, #2
 8001ae0:	dd00      	ble.n	8001ae4 <__aeabi_dmul+0x3c4>
 8001ae2:	e667      	b.n	80017b4 <__aeabi_dmul+0x94>
 8001ae4:	e6fb      	b.n	80018de <__aeabi_dmul+0x1be>
 8001ae6:	4653      	mov	r3, sl
 8001ae8:	4303      	orrs	r3, r0
 8001aea:	4698      	mov	r8, r3
 8001aec:	d03c      	beq.n	8001b68 <__aeabi_dmul+0x448>
 8001aee:	4653      	mov	r3, sl
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d100      	bne.n	8001af6 <__aeabi_dmul+0x3d6>
 8001af4:	e0a3      	b.n	8001c3e <__aeabi_dmul+0x51e>
 8001af6:	4650      	mov	r0, sl
 8001af8:	f000 fdfa 	bl	80026f0 <__clzsi2>
 8001afc:	230b      	movs	r3, #11
 8001afe:	425b      	negs	r3, r3
 8001b00:	469c      	mov	ip, r3
 8001b02:	0002      	movs	r2, r0
 8001b04:	4484      	add	ip, r0
 8001b06:	0011      	movs	r1, r2
 8001b08:	4650      	mov	r0, sl
 8001b0a:	3908      	subs	r1, #8
 8001b0c:	4088      	lsls	r0, r1
 8001b0e:	231d      	movs	r3, #29
 8001b10:	4680      	mov	r8, r0
 8001b12:	4660      	mov	r0, ip
 8001b14:	1a1b      	subs	r3, r3, r0
 8001b16:	0020      	movs	r0, r4
 8001b18:	40d8      	lsrs	r0, r3
 8001b1a:	0003      	movs	r3, r0
 8001b1c:	4640      	mov	r0, r8
 8001b1e:	4303      	orrs	r3, r0
 8001b20:	469a      	mov	sl, r3
 8001b22:	0023      	movs	r3, r4
 8001b24:	408b      	lsls	r3, r1
 8001b26:	4698      	mov	r8, r3
 8001b28:	4b6c      	ldr	r3, [pc, #432]	@ (8001cdc <__aeabi_dmul+0x5bc>)
 8001b2a:	2500      	movs	r5, #0
 8001b2c:	1a9b      	subs	r3, r3, r2
 8001b2e:	469b      	mov	fp, r3
 8001b30:	2300      	movs	r3, #0
 8001b32:	9302      	str	r3, [sp, #8]
 8001b34:	e61a      	b.n	800176c <__aeabi_dmul+0x4c>
 8001b36:	2d0f      	cmp	r5, #15
 8001b38:	d000      	beq.n	8001b3c <__aeabi_dmul+0x41c>
 8001b3a:	e0c9      	b.n	8001cd0 <__aeabi_dmul+0x5b0>
 8001b3c:	2380      	movs	r3, #128	@ 0x80
 8001b3e:	4652      	mov	r2, sl
 8001b40:	031b      	lsls	r3, r3, #12
 8001b42:	421a      	tst	r2, r3
 8001b44:	d002      	beq.n	8001b4c <__aeabi_dmul+0x42c>
 8001b46:	421c      	tst	r4, r3
 8001b48:	d100      	bne.n	8001b4c <__aeabi_dmul+0x42c>
 8001b4a:	e092      	b.n	8001c72 <__aeabi_dmul+0x552>
 8001b4c:	2480      	movs	r4, #128	@ 0x80
 8001b4e:	4653      	mov	r3, sl
 8001b50:	0324      	lsls	r4, r4, #12
 8001b52:	431c      	orrs	r4, r3
 8001b54:	0324      	lsls	r4, r4, #12
 8001b56:	4642      	mov	r2, r8
 8001b58:	0b24      	lsrs	r4, r4, #12
 8001b5a:	e63e      	b.n	80017da <__aeabi_dmul+0xba>
 8001b5c:	469b      	mov	fp, r3
 8001b5e:	2303      	movs	r3, #3
 8001b60:	4680      	mov	r8, r0
 8001b62:	250c      	movs	r5, #12
 8001b64:	9302      	str	r3, [sp, #8]
 8001b66:	e601      	b.n	800176c <__aeabi_dmul+0x4c>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	469a      	mov	sl, r3
 8001b6c:	469b      	mov	fp, r3
 8001b6e:	3301      	adds	r3, #1
 8001b70:	2504      	movs	r5, #4
 8001b72:	9302      	str	r3, [sp, #8]
 8001b74:	e5fa      	b.n	800176c <__aeabi_dmul+0x4c>
 8001b76:	2101      	movs	r1, #1
 8001b78:	430d      	orrs	r5, r1
 8001b7a:	2d0a      	cmp	r5, #10
 8001b7c:	dd00      	ble.n	8001b80 <__aeabi_dmul+0x460>
 8001b7e:	e64b      	b.n	8001818 <__aeabi_dmul+0xf8>
 8001b80:	4649      	mov	r1, r9
 8001b82:	9800      	ldr	r0, [sp, #0]
 8001b84:	4041      	eors	r1, r0
 8001b86:	b2c9      	uxtb	r1, r1
 8001b88:	9103      	str	r1, [sp, #12]
 8001b8a:	2d02      	cmp	r5, #2
 8001b8c:	dc00      	bgt.n	8001b90 <__aeabi_dmul+0x470>
 8001b8e:	e096      	b.n	8001cbe <__aeabi_dmul+0x59e>
 8001b90:	2300      	movs	r3, #0
 8001b92:	2400      	movs	r4, #0
 8001b94:	2001      	movs	r0, #1
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	e60c      	b.n	80017b4 <__aeabi_dmul+0x94>
 8001b9a:	4649      	mov	r1, r9
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	9a00      	ldr	r2, [sp, #0]
 8001ba0:	432b      	orrs	r3, r5
 8001ba2:	4051      	eors	r1, r2
 8001ba4:	b2ca      	uxtb	r2, r1
 8001ba6:	9203      	str	r2, [sp, #12]
 8001ba8:	2b0a      	cmp	r3, #10
 8001baa:	dd00      	ble.n	8001bae <__aeabi_dmul+0x48e>
 8001bac:	e634      	b.n	8001818 <__aeabi_dmul+0xf8>
 8001bae:	2d00      	cmp	r5, #0
 8001bb0:	d157      	bne.n	8001c62 <__aeabi_dmul+0x542>
 8001bb2:	9b03      	ldr	r3, [sp, #12]
 8001bb4:	4699      	mov	r9, r3
 8001bb6:	2400      	movs	r4, #0
 8001bb8:	2200      	movs	r2, #0
 8001bba:	4b49      	ldr	r3, [pc, #292]	@ (8001ce0 <__aeabi_dmul+0x5c0>)
 8001bbc:	e60e      	b.n	80017dc <__aeabi_dmul+0xbc>
 8001bbe:	4658      	mov	r0, fp
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	1ac9      	subs	r1, r1, r3
 8001bc4:	2938      	cmp	r1, #56	@ 0x38
 8001bc6:	dd00      	ble.n	8001bca <__aeabi_dmul+0x4aa>
 8001bc8:	e62f      	b.n	800182a <__aeabi_dmul+0x10a>
 8001bca:	291f      	cmp	r1, #31
 8001bcc:	dd56      	ble.n	8001c7c <__aeabi_dmul+0x55c>
 8001bce:	221f      	movs	r2, #31
 8001bd0:	4654      	mov	r4, sl
 8001bd2:	4252      	negs	r2, r2
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	40dc      	lsrs	r4, r3
 8001bd8:	2920      	cmp	r1, #32
 8001bda:	d007      	beq.n	8001bec <__aeabi_dmul+0x4cc>
 8001bdc:	4b41      	ldr	r3, [pc, #260]	@ (8001ce4 <__aeabi_dmul+0x5c4>)
 8001bde:	4642      	mov	r2, r8
 8001be0:	469c      	mov	ip, r3
 8001be2:	4653      	mov	r3, sl
 8001be4:	4460      	add	r0, ip
 8001be6:	4083      	lsls	r3, r0
 8001be8:	431a      	orrs	r2, r3
 8001bea:	4690      	mov	r8, r2
 8001bec:	4642      	mov	r2, r8
 8001bee:	2107      	movs	r1, #7
 8001bf0:	1e53      	subs	r3, r2, #1
 8001bf2:	419a      	sbcs	r2, r3
 8001bf4:	000b      	movs	r3, r1
 8001bf6:	4322      	orrs	r2, r4
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	2400      	movs	r4, #0
 8001bfc:	4211      	tst	r1, r2
 8001bfe:	d009      	beq.n	8001c14 <__aeabi_dmul+0x4f4>
 8001c00:	230f      	movs	r3, #15
 8001c02:	4013      	ands	r3, r2
 8001c04:	2b04      	cmp	r3, #4
 8001c06:	d05d      	beq.n	8001cc4 <__aeabi_dmul+0x5a4>
 8001c08:	1d11      	adds	r1, r2, #4
 8001c0a:	4291      	cmp	r1, r2
 8001c0c:	419b      	sbcs	r3, r3
 8001c0e:	000a      	movs	r2, r1
 8001c10:	425b      	negs	r3, r3
 8001c12:	075b      	lsls	r3, r3, #29
 8001c14:	08d2      	lsrs	r2, r2, #3
 8001c16:	431a      	orrs	r2, r3
 8001c18:	2300      	movs	r3, #0
 8001c1a:	e5df      	b.n	80017dc <__aeabi_dmul+0xbc>
 8001c1c:	9b03      	ldr	r3, [sp, #12]
 8001c1e:	4699      	mov	r9, r3
 8001c20:	e5fa      	b.n	8001818 <__aeabi_dmul+0xf8>
 8001c22:	9801      	ldr	r0, [sp, #4]
 8001c24:	f000 fd64 	bl	80026f0 <__clzsi2>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	0003      	movs	r3, r0
 8001c2c:	3215      	adds	r2, #21
 8001c2e:	3320      	adds	r3, #32
 8001c30:	2a1c      	cmp	r2, #28
 8001c32:	dc00      	bgt.n	8001c36 <__aeabi_dmul+0x516>
 8001c34:	e738      	b.n	8001aa8 <__aeabi_dmul+0x388>
 8001c36:	9a01      	ldr	r2, [sp, #4]
 8001c38:	3808      	subs	r0, #8
 8001c3a:	4082      	lsls	r2, r0
 8001c3c:	e73f      	b.n	8001abe <__aeabi_dmul+0x39e>
 8001c3e:	f000 fd57 	bl	80026f0 <__clzsi2>
 8001c42:	2315      	movs	r3, #21
 8001c44:	469c      	mov	ip, r3
 8001c46:	4484      	add	ip, r0
 8001c48:	0002      	movs	r2, r0
 8001c4a:	4663      	mov	r3, ip
 8001c4c:	3220      	adds	r2, #32
 8001c4e:	2b1c      	cmp	r3, #28
 8001c50:	dc00      	bgt.n	8001c54 <__aeabi_dmul+0x534>
 8001c52:	e758      	b.n	8001b06 <__aeabi_dmul+0x3e6>
 8001c54:	2300      	movs	r3, #0
 8001c56:	4698      	mov	r8, r3
 8001c58:	0023      	movs	r3, r4
 8001c5a:	3808      	subs	r0, #8
 8001c5c:	4083      	lsls	r3, r0
 8001c5e:	469a      	mov	sl, r3
 8001c60:	e762      	b.n	8001b28 <__aeabi_dmul+0x408>
 8001c62:	001d      	movs	r5, r3
 8001c64:	2300      	movs	r3, #0
 8001c66:	2400      	movs	r4, #0
 8001c68:	2002      	movs	r0, #2
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	e5a2      	b.n	80017b4 <__aeabi_dmul+0x94>
 8001c6e:	9002      	str	r0, [sp, #8]
 8001c70:	e632      	b.n	80018d8 <__aeabi_dmul+0x1b8>
 8001c72:	431c      	orrs	r4, r3
 8001c74:	9b00      	ldr	r3, [sp, #0]
 8001c76:	9a01      	ldr	r2, [sp, #4]
 8001c78:	4699      	mov	r9, r3
 8001c7a:	e5ae      	b.n	80017da <__aeabi_dmul+0xba>
 8001c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce8 <__aeabi_dmul+0x5c8>)
 8001c7e:	4652      	mov	r2, sl
 8001c80:	18c3      	adds	r3, r0, r3
 8001c82:	4640      	mov	r0, r8
 8001c84:	409a      	lsls	r2, r3
 8001c86:	40c8      	lsrs	r0, r1
 8001c88:	4302      	orrs	r2, r0
 8001c8a:	4640      	mov	r0, r8
 8001c8c:	4098      	lsls	r0, r3
 8001c8e:	0003      	movs	r3, r0
 8001c90:	1e58      	subs	r0, r3, #1
 8001c92:	4183      	sbcs	r3, r0
 8001c94:	4654      	mov	r4, sl
 8001c96:	431a      	orrs	r2, r3
 8001c98:	40cc      	lsrs	r4, r1
 8001c9a:	0753      	lsls	r3, r2, #29
 8001c9c:	d009      	beq.n	8001cb2 <__aeabi_dmul+0x592>
 8001c9e:	230f      	movs	r3, #15
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	d005      	beq.n	8001cb2 <__aeabi_dmul+0x592>
 8001ca6:	1d13      	adds	r3, r2, #4
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	4192      	sbcs	r2, r2
 8001cac:	4252      	negs	r2, r2
 8001cae:	18a4      	adds	r4, r4, r2
 8001cb0:	001a      	movs	r2, r3
 8001cb2:	0223      	lsls	r3, r4, #8
 8001cb4:	d508      	bpl.n	8001cc8 <__aeabi_dmul+0x5a8>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	2400      	movs	r4, #0
 8001cba:	2200      	movs	r2, #0
 8001cbc:	e58e      	b.n	80017dc <__aeabi_dmul+0xbc>
 8001cbe:	4689      	mov	r9, r1
 8001cc0:	2400      	movs	r4, #0
 8001cc2:	e58b      	b.n	80017dc <__aeabi_dmul+0xbc>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	e7a5      	b.n	8001c14 <__aeabi_dmul+0x4f4>
 8001cc8:	0763      	lsls	r3, r4, #29
 8001cca:	0264      	lsls	r4, r4, #9
 8001ccc:	0b24      	lsrs	r4, r4, #12
 8001cce:	e7a1      	b.n	8001c14 <__aeabi_dmul+0x4f4>
 8001cd0:	9b00      	ldr	r3, [sp, #0]
 8001cd2:	46a2      	mov	sl, r4
 8001cd4:	4699      	mov	r9, r3
 8001cd6:	9b01      	ldr	r3, [sp, #4]
 8001cd8:	4698      	mov	r8, r3
 8001cda:	e737      	b.n	8001b4c <__aeabi_dmul+0x42c>
 8001cdc:	fffffc0d 	.word	0xfffffc0d
 8001ce0:	000007ff 	.word	0x000007ff
 8001ce4:	0000043e 	.word	0x0000043e
 8001ce8:	0000041e 	.word	0x0000041e

08001cec <__aeabi_dsub>:
 8001cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cee:	4657      	mov	r7, sl
 8001cf0:	464e      	mov	r6, r9
 8001cf2:	4645      	mov	r5, r8
 8001cf4:	46de      	mov	lr, fp
 8001cf6:	b5e0      	push	{r5, r6, r7, lr}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	9000      	str	r0, [sp, #0]
 8001cfc:	9101      	str	r1, [sp, #4]
 8001cfe:	030c      	lsls	r4, r1, #12
 8001d00:	004d      	lsls	r5, r1, #1
 8001d02:	0fce      	lsrs	r6, r1, #31
 8001d04:	0a61      	lsrs	r1, r4, #9
 8001d06:	9c00      	ldr	r4, [sp, #0]
 8001d08:	005f      	lsls	r7, r3, #1
 8001d0a:	0f64      	lsrs	r4, r4, #29
 8001d0c:	430c      	orrs	r4, r1
 8001d0e:	9900      	ldr	r1, [sp, #0]
 8001d10:	9200      	str	r2, [sp, #0]
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	00c8      	lsls	r0, r1, #3
 8001d16:	0319      	lsls	r1, r3, #12
 8001d18:	0d7b      	lsrs	r3, r7, #21
 8001d1a:	4699      	mov	r9, r3
 8001d1c:	9b01      	ldr	r3, [sp, #4]
 8001d1e:	4fcc      	ldr	r7, [pc, #816]	@ (8002050 <__aeabi_dsub+0x364>)
 8001d20:	0fdb      	lsrs	r3, r3, #31
 8001d22:	469c      	mov	ip, r3
 8001d24:	0a4b      	lsrs	r3, r1, #9
 8001d26:	9900      	ldr	r1, [sp, #0]
 8001d28:	4680      	mov	r8, r0
 8001d2a:	0f49      	lsrs	r1, r1, #29
 8001d2c:	4319      	orrs	r1, r3
 8001d2e:	9b00      	ldr	r3, [sp, #0]
 8001d30:	468b      	mov	fp, r1
 8001d32:	00da      	lsls	r2, r3, #3
 8001d34:	4692      	mov	sl, r2
 8001d36:	0d6d      	lsrs	r5, r5, #21
 8001d38:	45b9      	cmp	r9, r7
 8001d3a:	d100      	bne.n	8001d3e <__aeabi_dsub+0x52>
 8001d3c:	e0bf      	b.n	8001ebe <__aeabi_dsub+0x1d2>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	4661      	mov	r1, ip
 8001d42:	4059      	eors	r1, r3
 8001d44:	464b      	mov	r3, r9
 8001d46:	468c      	mov	ip, r1
 8001d48:	1aeb      	subs	r3, r5, r3
 8001d4a:	428e      	cmp	r6, r1
 8001d4c:	d075      	beq.n	8001e3a <__aeabi_dsub+0x14e>
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	dc00      	bgt.n	8001d54 <__aeabi_dsub+0x68>
 8001d52:	e2a3      	b.n	800229c <__aeabi_dsub+0x5b0>
 8001d54:	4649      	mov	r1, r9
 8001d56:	2900      	cmp	r1, #0
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x70>
 8001d5a:	e0ce      	b.n	8001efa <__aeabi_dsub+0x20e>
 8001d5c:	42bd      	cmp	r5, r7
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_dsub+0x76>
 8001d60:	e200      	b.n	8002164 <__aeabi_dsub+0x478>
 8001d62:	2701      	movs	r7, #1
 8001d64:	2b38      	cmp	r3, #56	@ 0x38
 8001d66:	dc19      	bgt.n	8001d9c <__aeabi_dsub+0xb0>
 8001d68:	2780      	movs	r7, #128	@ 0x80
 8001d6a:	4659      	mov	r1, fp
 8001d6c:	043f      	lsls	r7, r7, #16
 8001d6e:	4339      	orrs	r1, r7
 8001d70:	468b      	mov	fp, r1
 8001d72:	2b1f      	cmp	r3, #31
 8001d74:	dd00      	ble.n	8001d78 <__aeabi_dsub+0x8c>
 8001d76:	e1fa      	b.n	800216e <__aeabi_dsub+0x482>
 8001d78:	2720      	movs	r7, #32
 8001d7a:	1af9      	subs	r1, r7, r3
 8001d7c:	468c      	mov	ip, r1
 8001d7e:	4659      	mov	r1, fp
 8001d80:	4667      	mov	r7, ip
 8001d82:	40b9      	lsls	r1, r7
 8001d84:	000f      	movs	r7, r1
 8001d86:	0011      	movs	r1, r2
 8001d88:	40d9      	lsrs	r1, r3
 8001d8a:	430f      	orrs	r7, r1
 8001d8c:	4661      	mov	r1, ip
 8001d8e:	408a      	lsls	r2, r1
 8001d90:	1e51      	subs	r1, r2, #1
 8001d92:	418a      	sbcs	r2, r1
 8001d94:	4659      	mov	r1, fp
 8001d96:	40d9      	lsrs	r1, r3
 8001d98:	4317      	orrs	r7, r2
 8001d9a:	1a64      	subs	r4, r4, r1
 8001d9c:	1bc7      	subs	r7, r0, r7
 8001d9e:	42b8      	cmp	r0, r7
 8001da0:	4180      	sbcs	r0, r0
 8001da2:	4240      	negs	r0, r0
 8001da4:	1a24      	subs	r4, r4, r0
 8001da6:	0223      	lsls	r3, r4, #8
 8001da8:	d400      	bmi.n	8001dac <__aeabi_dsub+0xc0>
 8001daa:	e140      	b.n	800202e <__aeabi_dsub+0x342>
 8001dac:	0264      	lsls	r4, r4, #9
 8001dae:	0a64      	lsrs	r4, r4, #9
 8001db0:	2c00      	cmp	r4, #0
 8001db2:	d100      	bne.n	8001db6 <__aeabi_dsub+0xca>
 8001db4:	e154      	b.n	8002060 <__aeabi_dsub+0x374>
 8001db6:	0020      	movs	r0, r4
 8001db8:	f000 fc9a 	bl	80026f0 <__clzsi2>
 8001dbc:	0003      	movs	r3, r0
 8001dbe:	3b08      	subs	r3, #8
 8001dc0:	2120      	movs	r1, #32
 8001dc2:	0038      	movs	r0, r7
 8001dc4:	1aca      	subs	r2, r1, r3
 8001dc6:	40d0      	lsrs	r0, r2
 8001dc8:	409c      	lsls	r4, r3
 8001dca:	0002      	movs	r2, r0
 8001dcc:	409f      	lsls	r7, r3
 8001dce:	4322      	orrs	r2, r4
 8001dd0:	429d      	cmp	r5, r3
 8001dd2:	dd00      	ble.n	8001dd6 <__aeabi_dsub+0xea>
 8001dd4:	e1a6      	b.n	8002124 <__aeabi_dsub+0x438>
 8001dd6:	1b58      	subs	r0, r3, r5
 8001dd8:	3001      	adds	r0, #1
 8001dda:	1a09      	subs	r1, r1, r0
 8001ddc:	003c      	movs	r4, r7
 8001dde:	408f      	lsls	r7, r1
 8001de0:	40c4      	lsrs	r4, r0
 8001de2:	1e7b      	subs	r3, r7, #1
 8001de4:	419f      	sbcs	r7, r3
 8001de6:	0013      	movs	r3, r2
 8001de8:	408b      	lsls	r3, r1
 8001dea:	4327      	orrs	r7, r4
 8001dec:	431f      	orrs	r7, r3
 8001dee:	40c2      	lsrs	r2, r0
 8001df0:	003b      	movs	r3, r7
 8001df2:	0014      	movs	r4, r2
 8001df4:	2500      	movs	r5, #0
 8001df6:	4313      	orrs	r3, r2
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x110>
 8001dfa:	e1f7      	b.n	80021ec <__aeabi_dsub+0x500>
 8001dfc:	077b      	lsls	r3, r7, #29
 8001dfe:	d100      	bne.n	8001e02 <__aeabi_dsub+0x116>
 8001e00:	e377      	b.n	80024f2 <__aeabi_dsub+0x806>
 8001e02:	230f      	movs	r3, #15
 8001e04:	0038      	movs	r0, r7
 8001e06:	403b      	ands	r3, r7
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d004      	beq.n	8001e16 <__aeabi_dsub+0x12a>
 8001e0c:	1d38      	adds	r0, r7, #4
 8001e0e:	42b8      	cmp	r0, r7
 8001e10:	41bf      	sbcs	r7, r7
 8001e12:	427f      	negs	r7, r7
 8001e14:	19e4      	adds	r4, r4, r7
 8001e16:	0223      	lsls	r3, r4, #8
 8001e18:	d400      	bmi.n	8001e1c <__aeabi_dsub+0x130>
 8001e1a:	e368      	b.n	80024ee <__aeabi_dsub+0x802>
 8001e1c:	4b8c      	ldr	r3, [pc, #560]	@ (8002050 <__aeabi_dsub+0x364>)
 8001e1e:	3501      	adds	r5, #1
 8001e20:	429d      	cmp	r5, r3
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x13a>
 8001e24:	e0f4      	b.n	8002010 <__aeabi_dsub+0x324>
 8001e26:	4b8b      	ldr	r3, [pc, #556]	@ (8002054 <__aeabi_dsub+0x368>)
 8001e28:	056d      	lsls	r5, r5, #21
 8001e2a:	401c      	ands	r4, r3
 8001e2c:	0d6d      	lsrs	r5, r5, #21
 8001e2e:	0767      	lsls	r7, r4, #29
 8001e30:	08c0      	lsrs	r0, r0, #3
 8001e32:	0264      	lsls	r4, r4, #9
 8001e34:	4307      	orrs	r7, r0
 8001e36:	0b24      	lsrs	r4, r4, #12
 8001e38:	e0ec      	b.n	8002014 <__aeabi_dsub+0x328>
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	dc00      	bgt.n	8001e40 <__aeabi_dsub+0x154>
 8001e3e:	e329      	b.n	8002494 <__aeabi_dsub+0x7a8>
 8001e40:	4649      	mov	r1, r9
 8001e42:	2900      	cmp	r1, #0
 8001e44:	d000      	beq.n	8001e48 <__aeabi_dsub+0x15c>
 8001e46:	e0d6      	b.n	8001ff6 <__aeabi_dsub+0x30a>
 8001e48:	4659      	mov	r1, fp
 8001e4a:	4311      	orrs	r1, r2
 8001e4c:	d100      	bne.n	8001e50 <__aeabi_dsub+0x164>
 8001e4e:	e12e      	b.n	80020ae <__aeabi_dsub+0x3c2>
 8001e50:	1e59      	subs	r1, r3, #1
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d100      	bne.n	8001e58 <__aeabi_dsub+0x16c>
 8001e56:	e1e6      	b.n	8002226 <__aeabi_dsub+0x53a>
 8001e58:	42bb      	cmp	r3, r7
 8001e5a:	d100      	bne.n	8001e5e <__aeabi_dsub+0x172>
 8001e5c:	e182      	b.n	8002164 <__aeabi_dsub+0x478>
 8001e5e:	2701      	movs	r7, #1
 8001e60:	000b      	movs	r3, r1
 8001e62:	2938      	cmp	r1, #56	@ 0x38
 8001e64:	dc14      	bgt.n	8001e90 <__aeabi_dsub+0x1a4>
 8001e66:	2b1f      	cmp	r3, #31
 8001e68:	dd00      	ble.n	8001e6c <__aeabi_dsub+0x180>
 8001e6a:	e23c      	b.n	80022e6 <__aeabi_dsub+0x5fa>
 8001e6c:	2720      	movs	r7, #32
 8001e6e:	1af9      	subs	r1, r7, r3
 8001e70:	468c      	mov	ip, r1
 8001e72:	4659      	mov	r1, fp
 8001e74:	4667      	mov	r7, ip
 8001e76:	40b9      	lsls	r1, r7
 8001e78:	000f      	movs	r7, r1
 8001e7a:	0011      	movs	r1, r2
 8001e7c:	40d9      	lsrs	r1, r3
 8001e7e:	430f      	orrs	r7, r1
 8001e80:	4661      	mov	r1, ip
 8001e82:	408a      	lsls	r2, r1
 8001e84:	1e51      	subs	r1, r2, #1
 8001e86:	418a      	sbcs	r2, r1
 8001e88:	4659      	mov	r1, fp
 8001e8a:	40d9      	lsrs	r1, r3
 8001e8c:	4317      	orrs	r7, r2
 8001e8e:	1864      	adds	r4, r4, r1
 8001e90:	183f      	adds	r7, r7, r0
 8001e92:	4287      	cmp	r7, r0
 8001e94:	4180      	sbcs	r0, r0
 8001e96:	4240      	negs	r0, r0
 8001e98:	1824      	adds	r4, r4, r0
 8001e9a:	0223      	lsls	r3, r4, #8
 8001e9c:	d400      	bmi.n	8001ea0 <__aeabi_dsub+0x1b4>
 8001e9e:	e0c6      	b.n	800202e <__aeabi_dsub+0x342>
 8001ea0:	4b6b      	ldr	r3, [pc, #428]	@ (8002050 <__aeabi_dsub+0x364>)
 8001ea2:	3501      	adds	r5, #1
 8001ea4:	429d      	cmp	r5, r3
 8001ea6:	d100      	bne.n	8001eaa <__aeabi_dsub+0x1be>
 8001ea8:	e0b2      	b.n	8002010 <__aeabi_dsub+0x324>
 8001eaa:	2101      	movs	r1, #1
 8001eac:	4b69      	ldr	r3, [pc, #420]	@ (8002054 <__aeabi_dsub+0x368>)
 8001eae:	087a      	lsrs	r2, r7, #1
 8001eb0:	401c      	ands	r4, r3
 8001eb2:	4039      	ands	r1, r7
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	07e7      	lsls	r7, r4, #31
 8001eb8:	4317      	orrs	r7, r2
 8001eba:	0864      	lsrs	r4, r4, #1
 8001ebc:	e79e      	b.n	8001dfc <__aeabi_dsub+0x110>
 8001ebe:	4b66      	ldr	r3, [pc, #408]	@ (8002058 <__aeabi_dsub+0x36c>)
 8001ec0:	4311      	orrs	r1, r2
 8001ec2:	468a      	mov	sl, r1
 8001ec4:	18eb      	adds	r3, r5, r3
 8001ec6:	2900      	cmp	r1, #0
 8001ec8:	d028      	beq.n	8001f1c <__aeabi_dsub+0x230>
 8001eca:	4566      	cmp	r6, ip
 8001ecc:	d02c      	beq.n	8001f28 <__aeabi_dsub+0x23c>
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d05b      	beq.n	8001f8a <__aeabi_dsub+0x29e>
 8001ed2:	2d00      	cmp	r5, #0
 8001ed4:	d100      	bne.n	8001ed8 <__aeabi_dsub+0x1ec>
 8001ed6:	e12c      	b.n	8002132 <__aeabi_dsub+0x446>
 8001ed8:	465b      	mov	r3, fp
 8001eda:	4666      	mov	r6, ip
 8001edc:	075f      	lsls	r7, r3, #29
 8001ede:	08d2      	lsrs	r2, r2, #3
 8001ee0:	4317      	orrs	r7, r2
 8001ee2:	08dd      	lsrs	r5, r3, #3
 8001ee4:	003b      	movs	r3, r7
 8001ee6:	432b      	orrs	r3, r5
 8001ee8:	d100      	bne.n	8001eec <__aeabi_dsub+0x200>
 8001eea:	e0e2      	b.n	80020b2 <__aeabi_dsub+0x3c6>
 8001eec:	2480      	movs	r4, #128	@ 0x80
 8001eee:	0324      	lsls	r4, r4, #12
 8001ef0:	432c      	orrs	r4, r5
 8001ef2:	0324      	lsls	r4, r4, #12
 8001ef4:	4d56      	ldr	r5, [pc, #344]	@ (8002050 <__aeabi_dsub+0x364>)
 8001ef6:	0b24      	lsrs	r4, r4, #12
 8001ef8:	e08c      	b.n	8002014 <__aeabi_dsub+0x328>
 8001efa:	4659      	mov	r1, fp
 8001efc:	4311      	orrs	r1, r2
 8001efe:	d100      	bne.n	8001f02 <__aeabi_dsub+0x216>
 8001f00:	e0d5      	b.n	80020ae <__aeabi_dsub+0x3c2>
 8001f02:	1e59      	subs	r1, r3, #1
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x21e>
 8001f08:	e1b9      	b.n	800227e <__aeabi_dsub+0x592>
 8001f0a:	42bb      	cmp	r3, r7
 8001f0c:	d100      	bne.n	8001f10 <__aeabi_dsub+0x224>
 8001f0e:	e1b1      	b.n	8002274 <__aeabi_dsub+0x588>
 8001f10:	2701      	movs	r7, #1
 8001f12:	000b      	movs	r3, r1
 8001f14:	2938      	cmp	r1, #56	@ 0x38
 8001f16:	dd00      	ble.n	8001f1a <__aeabi_dsub+0x22e>
 8001f18:	e740      	b.n	8001d9c <__aeabi_dsub+0xb0>
 8001f1a:	e72a      	b.n	8001d72 <__aeabi_dsub+0x86>
 8001f1c:	4661      	mov	r1, ip
 8001f1e:	2701      	movs	r7, #1
 8001f20:	4079      	eors	r1, r7
 8001f22:	468c      	mov	ip, r1
 8001f24:	4566      	cmp	r6, ip
 8001f26:	d1d2      	bne.n	8001ece <__aeabi_dsub+0x1e2>
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d100      	bne.n	8001f2e <__aeabi_dsub+0x242>
 8001f2c:	e0c5      	b.n	80020ba <__aeabi_dsub+0x3ce>
 8001f2e:	2d00      	cmp	r5, #0
 8001f30:	d000      	beq.n	8001f34 <__aeabi_dsub+0x248>
 8001f32:	e155      	b.n	80021e0 <__aeabi_dsub+0x4f4>
 8001f34:	464b      	mov	r3, r9
 8001f36:	0025      	movs	r5, r4
 8001f38:	4305      	orrs	r5, r0
 8001f3a:	d100      	bne.n	8001f3e <__aeabi_dsub+0x252>
 8001f3c:	e212      	b.n	8002364 <__aeabi_dsub+0x678>
 8001f3e:	1e59      	subs	r1, r3, #1
 8001f40:	468c      	mov	ip, r1
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x25c>
 8001f46:	e249      	b.n	80023dc <__aeabi_dsub+0x6f0>
 8001f48:	4d41      	ldr	r5, [pc, #260]	@ (8002050 <__aeabi_dsub+0x364>)
 8001f4a:	42ab      	cmp	r3, r5
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dsub+0x264>
 8001f4e:	e28f      	b.n	8002470 <__aeabi_dsub+0x784>
 8001f50:	2701      	movs	r7, #1
 8001f52:	2938      	cmp	r1, #56	@ 0x38
 8001f54:	dc11      	bgt.n	8001f7a <__aeabi_dsub+0x28e>
 8001f56:	4663      	mov	r3, ip
 8001f58:	2b1f      	cmp	r3, #31
 8001f5a:	dd00      	ble.n	8001f5e <__aeabi_dsub+0x272>
 8001f5c:	e25b      	b.n	8002416 <__aeabi_dsub+0x72a>
 8001f5e:	4661      	mov	r1, ip
 8001f60:	2320      	movs	r3, #32
 8001f62:	0027      	movs	r7, r4
 8001f64:	1a5b      	subs	r3, r3, r1
 8001f66:	0005      	movs	r5, r0
 8001f68:	4098      	lsls	r0, r3
 8001f6a:	409f      	lsls	r7, r3
 8001f6c:	40cd      	lsrs	r5, r1
 8001f6e:	1e43      	subs	r3, r0, #1
 8001f70:	4198      	sbcs	r0, r3
 8001f72:	40cc      	lsrs	r4, r1
 8001f74:	432f      	orrs	r7, r5
 8001f76:	4307      	orrs	r7, r0
 8001f78:	44a3      	add	fp, r4
 8001f7a:	18bf      	adds	r7, r7, r2
 8001f7c:	4297      	cmp	r7, r2
 8001f7e:	4192      	sbcs	r2, r2
 8001f80:	4252      	negs	r2, r2
 8001f82:	445a      	add	r2, fp
 8001f84:	0014      	movs	r4, r2
 8001f86:	464d      	mov	r5, r9
 8001f88:	e787      	b.n	8001e9a <__aeabi_dsub+0x1ae>
 8001f8a:	4f34      	ldr	r7, [pc, #208]	@ (800205c <__aeabi_dsub+0x370>)
 8001f8c:	1c6b      	adds	r3, r5, #1
 8001f8e:	423b      	tst	r3, r7
 8001f90:	d000      	beq.n	8001f94 <__aeabi_dsub+0x2a8>
 8001f92:	e0b6      	b.n	8002102 <__aeabi_dsub+0x416>
 8001f94:	4659      	mov	r1, fp
 8001f96:	0023      	movs	r3, r4
 8001f98:	4311      	orrs	r1, r2
 8001f9a:	000f      	movs	r7, r1
 8001f9c:	4303      	orrs	r3, r0
 8001f9e:	2d00      	cmp	r5, #0
 8001fa0:	d000      	beq.n	8001fa4 <__aeabi_dsub+0x2b8>
 8001fa2:	e126      	b.n	80021f2 <__aeabi_dsub+0x506>
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d100      	bne.n	8001faa <__aeabi_dsub+0x2be>
 8001fa8:	e1c0      	b.n	800232c <__aeabi_dsub+0x640>
 8001faa:	2900      	cmp	r1, #0
 8001fac:	d100      	bne.n	8001fb0 <__aeabi_dsub+0x2c4>
 8001fae:	e0a1      	b.n	80020f4 <__aeabi_dsub+0x408>
 8001fb0:	1a83      	subs	r3, r0, r2
 8001fb2:	4698      	mov	r8, r3
 8001fb4:	465b      	mov	r3, fp
 8001fb6:	4540      	cmp	r0, r8
 8001fb8:	41ad      	sbcs	r5, r5
 8001fba:	1ae3      	subs	r3, r4, r3
 8001fbc:	426d      	negs	r5, r5
 8001fbe:	1b5b      	subs	r3, r3, r5
 8001fc0:	2580      	movs	r5, #128	@ 0x80
 8001fc2:	042d      	lsls	r5, r5, #16
 8001fc4:	422b      	tst	r3, r5
 8001fc6:	d100      	bne.n	8001fca <__aeabi_dsub+0x2de>
 8001fc8:	e14b      	b.n	8002262 <__aeabi_dsub+0x576>
 8001fca:	465b      	mov	r3, fp
 8001fcc:	1a10      	subs	r0, r2, r0
 8001fce:	4282      	cmp	r2, r0
 8001fd0:	4192      	sbcs	r2, r2
 8001fd2:	1b1c      	subs	r4, r3, r4
 8001fd4:	0007      	movs	r7, r0
 8001fd6:	2601      	movs	r6, #1
 8001fd8:	4663      	mov	r3, ip
 8001fda:	4252      	negs	r2, r2
 8001fdc:	1aa4      	subs	r4, r4, r2
 8001fde:	4327      	orrs	r7, r4
 8001fe0:	401e      	ands	r6, r3
 8001fe2:	2f00      	cmp	r7, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x2fc>
 8001fe6:	e142      	b.n	800226e <__aeabi_dsub+0x582>
 8001fe8:	422c      	tst	r4, r5
 8001fea:	d100      	bne.n	8001fee <__aeabi_dsub+0x302>
 8001fec:	e26d      	b.n	80024ca <__aeabi_dsub+0x7de>
 8001fee:	4b19      	ldr	r3, [pc, #100]	@ (8002054 <__aeabi_dsub+0x368>)
 8001ff0:	2501      	movs	r5, #1
 8001ff2:	401c      	ands	r4, r3
 8001ff4:	e71b      	b.n	8001e2e <__aeabi_dsub+0x142>
 8001ff6:	42bd      	cmp	r5, r7
 8001ff8:	d100      	bne.n	8001ffc <__aeabi_dsub+0x310>
 8001ffa:	e13b      	b.n	8002274 <__aeabi_dsub+0x588>
 8001ffc:	2701      	movs	r7, #1
 8001ffe:	2b38      	cmp	r3, #56	@ 0x38
 8002000:	dd00      	ble.n	8002004 <__aeabi_dsub+0x318>
 8002002:	e745      	b.n	8001e90 <__aeabi_dsub+0x1a4>
 8002004:	2780      	movs	r7, #128	@ 0x80
 8002006:	4659      	mov	r1, fp
 8002008:	043f      	lsls	r7, r7, #16
 800200a:	4339      	orrs	r1, r7
 800200c:	468b      	mov	fp, r1
 800200e:	e72a      	b.n	8001e66 <__aeabi_dsub+0x17a>
 8002010:	2400      	movs	r4, #0
 8002012:	2700      	movs	r7, #0
 8002014:	052d      	lsls	r5, r5, #20
 8002016:	4325      	orrs	r5, r4
 8002018:	07f6      	lsls	r6, r6, #31
 800201a:	4335      	orrs	r5, r6
 800201c:	0038      	movs	r0, r7
 800201e:	0029      	movs	r1, r5
 8002020:	b003      	add	sp, #12
 8002022:	bcf0      	pop	{r4, r5, r6, r7}
 8002024:	46bb      	mov	fp, r7
 8002026:	46b2      	mov	sl, r6
 8002028:	46a9      	mov	r9, r5
 800202a:	46a0      	mov	r8, r4
 800202c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800202e:	077b      	lsls	r3, r7, #29
 8002030:	d004      	beq.n	800203c <__aeabi_dsub+0x350>
 8002032:	230f      	movs	r3, #15
 8002034:	403b      	ands	r3, r7
 8002036:	2b04      	cmp	r3, #4
 8002038:	d000      	beq.n	800203c <__aeabi_dsub+0x350>
 800203a:	e6e7      	b.n	8001e0c <__aeabi_dsub+0x120>
 800203c:	002b      	movs	r3, r5
 800203e:	08f8      	lsrs	r0, r7, #3
 8002040:	4a03      	ldr	r2, [pc, #12]	@ (8002050 <__aeabi_dsub+0x364>)
 8002042:	0767      	lsls	r7, r4, #29
 8002044:	4307      	orrs	r7, r0
 8002046:	08e5      	lsrs	r5, r4, #3
 8002048:	4293      	cmp	r3, r2
 800204a:	d100      	bne.n	800204e <__aeabi_dsub+0x362>
 800204c:	e74a      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 800204e:	e0a5      	b.n	800219c <__aeabi_dsub+0x4b0>
 8002050:	000007ff 	.word	0x000007ff
 8002054:	ff7fffff 	.word	0xff7fffff
 8002058:	fffff801 	.word	0xfffff801
 800205c:	000007fe 	.word	0x000007fe
 8002060:	0038      	movs	r0, r7
 8002062:	f000 fb45 	bl	80026f0 <__clzsi2>
 8002066:	0003      	movs	r3, r0
 8002068:	3318      	adds	r3, #24
 800206a:	2b1f      	cmp	r3, #31
 800206c:	dc00      	bgt.n	8002070 <__aeabi_dsub+0x384>
 800206e:	e6a7      	b.n	8001dc0 <__aeabi_dsub+0xd4>
 8002070:	003a      	movs	r2, r7
 8002072:	3808      	subs	r0, #8
 8002074:	4082      	lsls	r2, r0
 8002076:	429d      	cmp	r5, r3
 8002078:	dd00      	ble.n	800207c <__aeabi_dsub+0x390>
 800207a:	e08a      	b.n	8002192 <__aeabi_dsub+0x4a6>
 800207c:	1b5b      	subs	r3, r3, r5
 800207e:	1c58      	adds	r0, r3, #1
 8002080:	281f      	cmp	r0, #31
 8002082:	dc00      	bgt.n	8002086 <__aeabi_dsub+0x39a>
 8002084:	e1d8      	b.n	8002438 <__aeabi_dsub+0x74c>
 8002086:	0017      	movs	r7, r2
 8002088:	3b1f      	subs	r3, #31
 800208a:	40df      	lsrs	r7, r3
 800208c:	2820      	cmp	r0, #32
 800208e:	d005      	beq.n	800209c <__aeabi_dsub+0x3b0>
 8002090:	2340      	movs	r3, #64	@ 0x40
 8002092:	1a1b      	subs	r3, r3, r0
 8002094:	409a      	lsls	r2, r3
 8002096:	1e53      	subs	r3, r2, #1
 8002098:	419a      	sbcs	r2, r3
 800209a:	4317      	orrs	r7, r2
 800209c:	2500      	movs	r5, #0
 800209e:	2f00      	cmp	r7, #0
 80020a0:	d100      	bne.n	80020a4 <__aeabi_dsub+0x3b8>
 80020a2:	e0e5      	b.n	8002270 <__aeabi_dsub+0x584>
 80020a4:	077b      	lsls	r3, r7, #29
 80020a6:	d000      	beq.n	80020aa <__aeabi_dsub+0x3be>
 80020a8:	e6ab      	b.n	8001e02 <__aeabi_dsub+0x116>
 80020aa:	002c      	movs	r4, r5
 80020ac:	e7c6      	b.n	800203c <__aeabi_dsub+0x350>
 80020ae:	08c0      	lsrs	r0, r0, #3
 80020b0:	e7c6      	b.n	8002040 <__aeabi_dsub+0x354>
 80020b2:	2700      	movs	r7, #0
 80020b4:	2400      	movs	r4, #0
 80020b6:	4dd1      	ldr	r5, [pc, #836]	@ (80023fc <__aeabi_dsub+0x710>)
 80020b8:	e7ac      	b.n	8002014 <__aeabi_dsub+0x328>
 80020ba:	4fd1      	ldr	r7, [pc, #836]	@ (8002400 <__aeabi_dsub+0x714>)
 80020bc:	1c6b      	adds	r3, r5, #1
 80020be:	423b      	tst	r3, r7
 80020c0:	d171      	bne.n	80021a6 <__aeabi_dsub+0x4ba>
 80020c2:	0023      	movs	r3, r4
 80020c4:	4303      	orrs	r3, r0
 80020c6:	2d00      	cmp	r5, #0
 80020c8:	d000      	beq.n	80020cc <__aeabi_dsub+0x3e0>
 80020ca:	e14e      	b.n	800236a <__aeabi_dsub+0x67e>
 80020cc:	4657      	mov	r7, sl
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d100      	bne.n	80020d4 <__aeabi_dsub+0x3e8>
 80020d2:	e1b5      	b.n	8002440 <__aeabi_dsub+0x754>
 80020d4:	2f00      	cmp	r7, #0
 80020d6:	d00d      	beq.n	80020f4 <__aeabi_dsub+0x408>
 80020d8:	1883      	adds	r3, r0, r2
 80020da:	4283      	cmp	r3, r0
 80020dc:	4180      	sbcs	r0, r0
 80020de:	445c      	add	r4, fp
 80020e0:	4240      	negs	r0, r0
 80020e2:	1824      	adds	r4, r4, r0
 80020e4:	0222      	lsls	r2, r4, #8
 80020e6:	d500      	bpl.n	80020ea <__aeabi_dsub+0x3fe>
 80020e8:	e1c8      	b.n	800247c <__aeabi_dsub+0x790>
 80020ea:	001f      	movs	r7, r3
 80020ec:	4698      	mov	r8, r3
 80020ee:	4327      	orrs	r7, r4
 80020f0:	d100      	bne.n	80020f4 <__aeabi_dsub+0x408>
 80020f2:	e0bc      	b.n	800226e <__aeabi_dsub+0x582>
 80020f4:	4643      	mov	r3, r8
 80020f6:	0767      	lsls	r7, r4, #29
 80020f8:	08db      	lsrs	r3, r3, #3
 80020fa:	431f      	orrs	r7, r3
 80020fc:	08e5      	lsrs	r5, r4, #3
 80020fe:	2300      	movs	r3, #0
 8002100:	e04c      	b.n	800219c <__aeabi_dsub+0x4b0>
 8002102:	1a83      	subs	r3, r0, r2
 8002104:	4698      	mov	r8, r3
 8002106:	465b      	mov	r3, fp
 8002108:	4540      	cmp	r0, r8
 800210a:	41bf      	sbcs	r7, r7
 800210c:	1ae3      	subs	r3, r4, r3
 800210e:	427f      	negs	r7, r7
 8002110:	1bdb      	subs	r3, r3, r7
 8002112:	021f      	lsls	r7, r3, #8
 8002114:	d47c      	bmi.n	8002210 <__aeabi_dsub+0x524>
 8002116:	4647      	mov	r7, r8
 8002118:	431f      	orrs	r7, r3
 800211a:	d100      	bne.n	800211e <__aeabi_dsub+0x432>
 800211c:	e0a6      	b.n	800226c <__aeabi_dsub+0x580>
 800211e:	001c      	movs	r4, r3
 8002120:	4647      	mov	r7, r8
 8002122:	e645      	b.n	8001db0 <__aeabi_dsub+0xc4>
 8002124:	4cb7      	ldr	r4, [pc, #732]	@ (8002404 <__aeabi_dsub+0x718>)
 8002126:	1aed      	subs	r5, r5, r3
 8002128:	4014      	ands	r4, r2
 800212a:	077b      	lsls	r3, r7, #29
 800212c:	d000      	beq.n	8002130 <__aeabi_dsub+0x444>
 800212e:	e780      	b.n	8002032 <__aeabi_dsub+0x346>
 8002130:	e784      	b.n	800203c <__aeabi_dsub+0x350>
 8002132:	464b      	mov	r3, r9
 8002134:	0025      	movs	r5, r4
 8002136:	4305      	orrs	r5, r0
 8002138:	d066      	beq.n	8002208 <__aeabi_dsub+0x51c>
 800213a:	1e5f      	subs	r7, r3, #1
 800213c:	2b01      	cmp	r3, #1
 800213e:	d100      	bne.n	8002142 <__aeabi_dsub+0x456>
 8002140:	e0fc      	b.n	800233c <__aeabi_dsub+0x650>
 8002142:	4dae      	ldr	r5, [pc, #696]	@ (80023fc <__aeabi_dsub+0x710>)
 8002144:	42ab      	cmp	r3, r5
 8002146:	d100      	bne.n	800214a <__aeabi_dsub+0x45e>
 8002148:	e15e      	b.n	8002408 <__aeabi_dsub+0x71c>
 800214a:	4666      	mov	r6, ip
 800214c:	2f38      	cmp	r7, #56	@ 0x38
 800214e:	dc00      	bgt.n	8002152 <__aeabi_dsub+0x466>
 8002150:	e0b4      	b.n	80022bc <__aeabi_dsub+0x5d0>
 8002152:	2001      	movs	r0, #1
 8002154:	1a17      	subs	r7, r2, r0
 8002156:	42ba      	cmp	r2, r7
 8002158:	4192      	sbcs	r2, r2
 800215a:	465b      	mov	r3, fp
 800215c:	4252      	negs	r2, r2
 800215e:	464d      	mov	r5, r9
 8002160:	1a9c      	subs	r4, r3, r2
 8002162:	e620      	b.n	8001da6 <__aeabi_dsub+0xba>
 8002164:	0767      	lsls	r7, r4, #29
 8002166:	08c0      	lsrs	r0, r0, #3
 8002168:	4307      	orrs	r7, r0
 800216a:	08e5      	lsrs	r5, r4, #3
 800216c:	e6ba      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 800216e:	001f      	movs	r7, r3
 8002170:	4659      	mov	r1, fp
 8002172:	3f20      	subs	r7, #32
 8002174:	40f9      	lsrs	r1, r7
 8002176:	000f      	movs	r7, r1
 8002178:	2b20      	cmp	r3, #32
 800217a:	d005      	beq.n	8002188 <__aeabi_dsub+0x49c>
 800217c:	2140      	movs	r1, #64	@ 0x40
 800217e:	1acb      	subs	r3, r1, r3
 8002180:	4659      	mov	r1, fp
 8002182:	4099      	lsls	r1, r3
 8002184:	430a      	orrs	r2, r1
 8002186:	4692      	mov	sl, r2
 8002188:	4653      	mov	r3, sl
 800218a:	1e5a      	subs	r2, r3, #1
 800218c:	4193      	sbcs	r3, r2
 800218e:	431f      	orrs	r7, r3
 8002190:	e604      	b.n	8001d9c <__aeabi_dsub+0xb0>
 8002192:	1aeb      	subs	r3, r5, r3
 8002194:	4d9b      	ldr	r5, [pc, #620]	@ (8002404 <__aeabi_dsub+0x718>)
 8002196:	4015      	ands	r5, r2
 8002198:	076f      	lsls	r7, r5, #29
 800219a:	08ed      	lsrs	r5, r5, #3
 800219c:	032c      	lsls	r4, r5, #12
 800219e:	055d      	lsls	r5, r3, #21
 80021a0:	0b24      	lsrs	r4, r4, #12
 80021a2:	0d6d      	lsrs	r5, r5, #21
 80021a4:	e736      	b.n	8002014 <__aeabi_dsub+0x328>
 80021a6:	4d95      	ldr	r5, [pc, #596]	@ (80023fc <__aeabi_dsub+0x710>)
 80021a8:	42ab      	cmp	r3, r5
 80021aa:	d100      	bne.n	80021ae <__aeabi_dsub+0x4c2>
 80021ac:	e0d6      	b.n	800235c <__aeabi_dsub+0x670>
 80021ae:	1882      	adds	r2, r0, r2
 80021b0:	0021      	movs	r1, r4
 80021b2:	4282      	cmp	r2, r0
 80021b4:	4180      	sbcs	r0, r0
 80021b6:	4459      	add	r1, fp
 80021b8:	4240      	negs	r0, r0
 80021ba:	1808      	adds	r0, r1, r0
 80021bc:	07c7      	lsls	r7, r0, #31
 80021be:	0852      	lsrs	r2, r2, #1
 80021c0:	4317      	orrs	r7, r2
 80021c2:	0844      	lsrs	r4, r0, #1
 80021c4:	0752      	lsls	r2, r2, #29
 80021c6:	d400      	bmi.n	80021ca <__aeabi_dsub+0x4de>
 80021c8:	e185      	b.n	80024d6 <__aeabi_dsub+0x7ea>
 80021ca:	220f      	movs	r2, #15
 80021cc:	001d      	movs	r5, r3
 80021ce:	403a      	ands	r2, r7
 80021d0:	2a04      	cmp	r2, #4
 80021d2:	d000      	beq.n	80021d6 <__aeabi_dsub+0x4ea>
 80021d4:	e61a      	b.n	8001e0c <__aeabi_dsub+0x120>
 80021d6:	08ff      	lsrs	r7, r7, #3
 80021d8:	0764      	lsls	r4, r4, #29
 80021da:	4327      	orrs	r7, r4
 80021dc:	0905      	lsrs	r5, r0, #4
 80021de:	e7dd      	b.n	800219c <__aeabi_dsub+0x4b0>
 80021e0:	465b      	mov	r3, fp
 80021e2:	08d2      	lsrs	r2, r2, #3
 80021e4:	075f      	lsls	r7, r3, #29
 80021e6:	4317      	orrs	r7, r2
 80021e8:	08dd      	lsrs	r5, r3, #3
 80021ea:	e67b      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 80021ec:	2700      	movs	r7, #0
 80021ee:	2400      	movs	r4, #0
 80021f0:	e710      	b.n	8002014 <__aeabi_dsub+0x328>
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d000      	beq.n	80021f8 <__aeabi_dsub+0x50c>
 80021f6:	e0d6      	b.n	80023a6 <__aeabi_dsub+0x6ba>
 80021f8:	2900      	cmp	r1, #0
 80021fa:	d000      	beq.n	80021fe <__aeabi_dsub+0x512>
 80021fc:	e12f      	b.n	800245e <__aeabi_dsub+0x772>
 80021fe:	2480      	movs	r4, #128	@ 0x80
 8002200:	2600      	movs	r6, #0
 8002202:	4d7e      	ldr	r5, [pc, #504]	@ (80023fc <__aeabi_dsub+0x710>)
 8002204:	0324      	lsls	r4, r4, #12
 8002206:	e705      	b.n	8002014 <__aeabi_dsub+0x328>
 8002208:	4666      	mov	r6, ip
 800220a:	465c      	mov	r4, fp
 800220c:	08d0      	lsrs	r0, r2, #3
 800220e:	e717      	b.n	8002040 <__aeabi_dsub+0x354>
 8002210:	465b      	mov	r3, fp
 8002212:	1a17      	subs	r7, r2, r0
 8002214:	42ba      	cmp	r2, r7
 8002216:	4192      	sbcs	r2, r2
 8002218:	1b1c      	subs	r4, r3, r4
 800221a:	2601      	movs	r6, #1
 800221c:	4663      	mov	r3, ip
 800221e:	4252      	negs	r2, r2
 8002220:	1aa4      	subs	r4, r4, r2
 8002222:	401e      	ands	r6, r3
 8002224:	e5c4      	b.n	8001db0 <__aeabi_dsub+0xc4>
 8002226:	1883      	adds	r3, r0, r2
 8002228:	4283      	cmp	r3, r0
 800222a:	4180      	sbcs	r0, r0
 800222c:	445c      	add	r4, fp
 800222e:	4240      	negs	r0, r0
 8002230:	1825      	adds	r5, r4, r0
 8002232:	022a      	lsls	r2, r5, #8
 8002234:	d400      	bmi.n	8002238 <__aeabi_dsub+0x54c>
 8002236:	e0da      	b.n	80023ee <__aeabi_dsub+0x702>
 8002238:	4a72      	ldr	r2, [pc, #456]	@ (8002404 <__aeabi_dsub+0x718>)
 800223a:	085b      	lsrs	r3, r3, #1
 800223c:	4015      	ands	r5, r2
 800223e:	07ea      	lsls	r2, r5, #31
 8002240:	431a      	orrs	r2, r3
 8002242:	0869      	lsrs	r1, r5, #1
 8002244:	075b      	lsls	r3, r3, #29
 8002246:	d400      	bmi.n	800224a <__aeabi_dsub+0x55e>
 8002248:	e14a      	b.n	80024e0 <__aeabi_dsub+0x7f4>
 800224a:	230f      	movs	r3, #15
 800224c:	4013      	ands	r3, r2
 800224e:	2b04      	cmp	r3, #4
 8002250:	d100      	bne.n	8002254 <__aeabi_dsub+0x568>
 8002252:	e0fc      	b.n	800244e <__aeabi_dsub+0x762>
 8002254:	1d17      	adds	r7, r2, #4
 8002256:	4297      	cmp	r7, r2
 8002258:	41a4      	sbcs	r4, r4
 800225a:	4264      	negs	r4, r4
 800225c:	2502      	movs	r5, #2
 800225e:	1864      	adds	r4, r4, r1
 8002260:	e6ec      	b.n	800203c <__aeabi_dsub+0x350>
 8002262:	4647      	mov	r7, r8
 8002264:	001c      	movs	r4, r3
 8002266:	431f      	orrs	r7, r3
 8002268:	d000      	beq.n	800226c <__aeabi_dsub+0x580>
 800226a:	e743      	b.n	80020f4 <__aeabi_dsub+0x408>
 800226c:	2600      	movs	r6, #0
 800226e:	2500      	movs	r5, #0
 8002270:	2400      	movs	r4, #0
 8002272:	e6cf      	b.n	8002014 <__aeabi_dsub+0x328>
 8002274:	08c0      	lsrs	r0, r0, #3
 8002276:	0767      	lsls	r7, r4, #29
 8002278:	4307      	orrs	r7, r0
 800227a:	08e5      	lsrs	r5, r4, #3
 800227c:	e632      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 800227e:	1a87      	subs	r7, r0, r2
 8002280:	465b      	mov	r3, fp
 8002282:	42b8      	cmp	r0, r7
 8002284:	4180      	sbcs	r0, r0
 8002286:	1ae4      	subs	r4, r4, r3
 8002288:	4240      	negs	r0, r0
 800228a:	1a24      	subs	r4, r4, r0
 800228c:	0223      	lsls	r3, r4, #8
 800228e:	d428      	bmi.n	80022e2 <__aeabi_dsub+0x5f6>
 8002290:	0763      	lsls	r3, r4, #29
 8002292:	08ff      	lsrs	r7, r7, #3
 8002294:	431f      	orrs	r7, r3
 8002296:	08e5      	lsrs	r5, r4, #3
 8002298:	2301      	movs	r3, #1
 800229a:	e77f      	b.n	800219c <__aeabi_dsub+0x4b0>
 800229c:	2b00      	cmp	r3, #0
 800229e:	d100      	bne.n	80022a2 <__aeabi_dsub+0x5b6>
 80022a0:	e673      	b.n	8001f8a <__aeabi_dsub+0x29e>
 80022a2:	464b      	mov	r3, r9
 80022a4:	1b5f      	subs	r7, r3, r5
 80022a6:	003b      	movs	r3, r7
 80022a8:	2d00      	cmp	r5, #0
 80022aa:	d100      	bne.n	80022ae <__aeabi_dsub+0x5c2>
 80022ac:	e742      	b.n	8002134 <__aeabi_dsub+0x448>
 80022ae:	2f38      	cmp	r7, #56	@ 0x38
 80022b0:	dd00      	ble.n	80022b4 <__aeabi_dsub+0x5c8>
 80022b2:	e0ec      	b.n	800248e <__aeabi_dsub+0x7a2>
 80022b4:	2380      	movs	r3, #128	@ 0x80
 80022b6:	000e      	movs	r6, r1
 80022b8:	041b      	lsls	r3, r3, #16
 80022ba:	431c      	orrs	r4, r3
 80022bc:	2f1f      	cmp	r7, #31
 80022be:	dc25      	bgt.n	800230c <__aeabi_dsub+0x620>
 80022c0:	2520      	movs	r5, #32
 80022c2:	0023      	movs	r3, r4
 80022c4:	1bed      	subs	r5, r5, r7
 80022c6:	0001      	movs	r1, r0
 80022c8:	40a8      	lsls	r0, r5
 80022ca:	40ab      	lsls	r3, r5
 80022cc:	40f9      	lsrs	r1, r7
 80022ce:	1e45      	subs	r5, r0, #1
 80022d0:	41a8      	sbcs	r0, r5
 80022d2:	430b      	orrs	r3, r1
 80022d4:	40fc      	lsrs	r4, r7
 80022d6:	4318      	orrs	r0, r3
 80022d8:	465b      	mov	r3, fp
 80022da:	1b1b      	subs	r3, r3, r4
 80022dc:	469b      	mov	fp, r3
 80022de:	e739      	b.n	8002154 <__aeabi_dsub+0x468>
 80022e0:	4666      	mov	r6, ip
 80022e2:	2501      	movs	r5, #1
 80022e4:	e562      	b.n	8001dac <__aeabi_dsub+0xc0>
 80022e6:	001f      	movs	r7, r3
 80022e8:	4659      	mov	r1, fp
 80022ea:	3f20      	subs	r7, #32
 80022ec:	40f9      	lsrs	r1, r7
 80022ee:	468c      	mov	ip, r1
 80022f0:	2b20      	cmp	r3, #32
 80022f2:	d005      	beq.n	8002300 <__aeabi_dsub+0x614>
 80022f4:	2740      	movs	r7, #64	@ 0x40
 80022f6:	4659      	mov	r1, fp
 80022f8:	1afb      	subs	r3, r7, r3
 80022fa:	4099      	lsls	r1, r3
 80022fc:	430a      	orrs	r2, r1
 80022fe:	4692      	mov	sl, r2
 8002300:	4657      	mov	r7, sl
 8002302:	1e7b      	subs	r3, r7, #1
 8002304:	419f      	sbcs	r7, r3
 8002306:	4663      	mov	r3, ip
 8002308:	431f      	orrs	r7, r3
 800230a:	e5c1      	b.n	8001e90 <__aeabi_dsub+0x1a4>
 800230c:	003b      	movs	r3, r7
 800230e:	0025      	movs	r5, r4
 8002310:	3b20      	subs	r3, #32
 8002312:	40dd      	lsrs	r5, r3
 8002314:	2f20      	cmp	r7, #32
 8002316:	d004      	beq.n	8002322 <__aeabi_dsub+0x636>
 8002318:	2340      	movs	r3, #64	@ 0x40
 800231a:	1bdb      	subs	r3, r3, r7
 800231c:	409c      	lsls	r4, r3
 800231e:	4320      	orrs	r0, r4
 8002320:	4680      	mov	r8, r0
 8002322:	4640      	mov	r0, r8
 8002324:	1e43      	subs	r3, r0, #1
 8002326:	4198      	sbcs	r0, r3
 8002328:	4328      	orrs	r0, r5
 800232a:	e713      	b.n	8002154 <__aeabi_dsub+0x468>
 800232c:	2900      	cmp	r1, #0
 800232e:	d09d      	beq.n	800226c <__aeabi_dsub+0x580>
 8002330:	2601      	movs	r6, #1
 8002332:	4663      	mov	r3, ip
 8002334:	465c      	mov	r4, fp
 8002336:	4690      	mov	r8, r2
 8002338:	401e      	ands	r6, r3
 800233a:	e6db      	b.n	80020f4 <__aeabi_dsub+0x408>
 800233c:	1a17      	subs	r7, r2, r0
 800233e:	465b      	mov	r3, fp
 8002340:	42ba      	cmp	r2, r7
 8002342:	4192      	sbcs	r2, r2
 8002344:	1b1c      	subs	r4, r3, r4
 8002346:	4252      	negs	r2, r2
 8002348:	1aa4      	subs	r4, r4, r2
 800234a:	0223      	lsls	r3, r4, #8
 800234c:	d4c8      	bmi.n	80022e0 <__aeabi_dsub+0x5f4>
 800234e:	0763      	lsls	r3, r4, #29
 8002350:	08ff      	lsrs	r7, r7, #3
 8002352:	431f      	orrs	r7, r3
 8002354:	4666      	mov	r6, ip
 8002356:	2301      	movs	r3, #1
 8002358:	08e5      	lsrs	r5, r4, #3
 800235a:	e71f      	b.n	800219c <__aeabi_dsub+0x4b0>
 800235c:	001d      	movs	r5, r3
 800235e:	2400      	movs	r4, #0
 8002360:	2700      	movs	r7, #0
 8002362:	e657      	b.n	8002014 <__aeabi_dsub+0x328>
 8002364:	465c      	mov	r4, fp
 8002366:	08d0      	lsrs	r0, r2, #3
 8002368:	e66a      	b.n	8002040 <__aeabi_dsub+0x354>
 800236a:	2b00      	cmp	r3, #0
 800236c:	d100      	bne.n	8002370 <__aeabi_dsub+0x684>
 800236e:	e737      	b.n	80021e0 <__aeabi_dsub+0x4f4>
 8002370:	4653      	mov	r3, sl
 8002372:	08c0      	lsrs	r0, r0, #3
 8002374:	0767      	lsls	r7, r4, #29
 8002376:	4307      	orrs	r7, r0
 8002378:	08e5      	lsrs	r5, r4, #3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d100      	bne.n	8002380 <__aeabi_dsub+0x694>
 800237e:	e5b1      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 8002380:	2380      	movs	r3, #128	@ 0x80
 8002382:	031b      	lsls	r3, r3, #12
 8002384:	421d      	tst	r5, r3
 8002386:	d008      	beq.n	800239a <__aeabi_dsub+0x6ae>
 8002388:	4659      	mov	r1, fp
 800238a:	08c8      	lsrs	r0, r1, #3
 800238c:	4218      	tst	r0, r3
 800238e:	d104      	bne.n	800239a <__aeabi_dsub+0x6ae>
 8002390:	08d2      	lsrs	r2, r2, #3
 8002392:	0749      	lsls	r1, r1, #29
 8002394:	430a      	orrs	r2, r1
 8002396:	0017      	movs	r7, r2
 8002398:	0005      	movs	r5, r0
 800239a:	0f7b      	lsrs	r3, r7, #29
 800239c:	00ff      	lsls	r7, r7, #3
 800239e:	08ff      	lsrs	r7, r7, #3
 80023a0:	075b      	lsls	r3, r3, #29
 80023a2:	431f      	orrs	r7, r3
 80023a4:	e59e      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 80023a6:	08c0      	lsrs	r0, r0, #3
 80023a8:	0763      	lsls	r3, r4, #29
 80023aa:	4318      	orrs	r0, r3
 80023ac:	08e5      	lsrs	r5, r4, #3
 80023ae:	2900      	cmp	r1, #0
 80023b0:	d053      	beq.n	800245a <__aeabi_dsub+0x76e>
 80023b2:	2380      	movs	r3, #128	@ 0x80
 80023b4:	031b      	lsls	r3, r3, #12
 80023b6:	421d      	tst	r5, r3
 80023b8:	d00a      	beq.n	80023d0 <__aeabi_dsub+0x6e4>
 80023ba:	4659      	mov	r1, fp
 80023bc:	08cc      	lsrs	r4, r1, #3
 80023be:	421c      	tst	r4, r3
 80023c0:	d106      	bne.n	80023d0 <__aeabi_dsub+0x6e4>
 80023c2:	2601      	movs	r6, #1
 80023c4:	4663      	mov	r3, ip
 80023c6:	0025      	movs	r5, r4
 80023c8:	08d0      	lsrs	r0, r2, #3
 80023ca:	0749      	lsls	r1, r1, #29
 80023cc:	4308      	orrs	r0, r1
 80023ce:	401e      	ands	r6, r3
 80023d0:	0f47      	lsrs	r7, r0, #29
 80023d2:	00c0      	lsls	r0, r0, #3
 80023d4:	08c0      	lsrs	r0, r0, #3
 80023d6:	077f      	lsls	r7, r7, #29
 80023d8:	4307      	orrs	r7, r0
 80023da:	e583      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 80023dc:	1883      	adds	r3, r0, r2
 80023de:	4293      	cmp	r3, r2
 80023e0:	4192      	sbcs	r2, r2
 80023e2:	445c      	add	r4, fp
 80023e4:	4252      	negs	r2, r2
 80023e6:	18a5      	adds	r5, r4, r2
 80023e8:	022a      	lsls	r2, r5, #8
 80023ea:	d500      	bpl.n	80023ee <__aeabi_dsub+0x702>
 80023ec:	e724      	b.n	8002238 <__aeabi_dsub+0x54c>
 80023ee:	076f      	lsls	r7, r5, #29
 80023f0:	08db      	lsrs	r3, r3, #3
 80023f2:	431f      	orrs	r7, r3
 80023f4:	08ed      	lsrs	r5, r5, #3
 80023f6:	2301      	movs	r3, #1
 80023f8:	e6d0      	b.n	800219c <__aeabi_dsub+0x4b0>
 80023fa:	46c0      	nop			@ (mov r8, r8)
 80023fc:	000007ff 	.word	0x000007ff
 8002400:	000007fe 	.word	0x000007fe
 8002404:	ff7fffff 	.word	0xff7fffff
 8002408:	465b      	mov	r3, fp
 800240a:	08d2      	lsrs	r2, r2, #3
 800240c:	075f      	lsls	r7, r3, #29
 800240e:	4666      	mov	r6, ip
 8002410:	4317      	orrs	r7, r2
 8002412:	08dd      	lsrs	r5, r3, #3
 8002414:	e566      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 8002416:	0025      	movs	r5, r4
 8002418:	3b20      	subs	r3, #32
 800241a:	40dd      	lsrs	r5, r3
 800241c:	4663      	mov	r3, ip
 800241e:	2b20      	cmp	r3, #32
 8002420:	d005      	beq.n	800242e <__aeabi_dsub+0x742>
 8002422:	2340      	movs	r3, #64	@ 0x40
 8002424:	4661      	mov	r1, ip
 8002426:	1a5b      	subs	r3, r3, r1
 8002428:	409c      	lsls	r4, r3
 800242a:	4320      	orrs	r0, r4
 800242c:	4680      	mov	r8, r0
 800242e:	4647      	mov	r7, r8
 8002430:	1e7b      	subs	r3, r7, #1
 8002432:	419f      	sbcs	r7, r3
 8002434:	432f      	orrs	r7, r5
 8002436:	e5a0      	b.n	8001f7a <__aeabi_dsub+0x28e>
 8002438:	2120      	movs	r1, #32
 800243a:	2700      	movs	r7, #0
 800243c:	1a09      	subs	r1, r1, r0
 800243e:	e4d2      	b.n	8001de6 <__aeabi_dsub+0xfa>
 8002440:	2f00      	cmp	r7, #0
 8002442:	d100      	bne.n	8002446 <__aeabi_dsub+0x75a>
 8002444:	e713      	b.n	800226e <__aeabi_dsub+0x582>
 8002446:	465c      	mov	r4, fp
 8002448:	0017      	movs	r7, r2
 800244a:	2500      	movs	r5, #0
 800244c:	e5f6      	b.n	800203c <__aeabi_dsub+0x350>
 800244e:	08d7      	lsrs	r7, r2, #3
 8002450:	0749      	lsls	r1, r1, #29
 8002452:	2302      	movs	r3, #2
 8002454:	430f      	orrs	r7, r1
 8002456:	092d      	lsrs	r5, r5, #4
 8002458:	e6a0      	b.n	800219c <__aeabi_dsub+0x4b0>
 800245a:	0007      	movs	r7, r0
 800245c:	e542      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 800245e:	465b      	mov	r3, fp
 8002460:	2601      	movs	r6, #1
 8002462:	075f      	lsls	r7, r3, #29
 8002464:	08dd      	lsrs	r5, r3, #3
 8002466:	4663      	mov	r3, ip
 8002468:	08d2      	lsrs	r2, r2, #3
 800246a:	4317      	orrs	r7, r2
 800246c:	401e      	ands	r6, r3
 800246e:	e539      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 8002470:	465b      	mov	r3, fp
 8002472:	08d2      	lsrs	r2, r2, #3
 8002474:	075f      	lsls	r7, r3, #29
 8002476:	4317      	orrs	r7, r2
 8002478:	08dd      	lsrs	r5, r3, #3
 800247a:	e533      	b.n	8001ee4 <__aeabi_dsub+0x1f8>
 800247c:	4a1e      	ldr	r2, [pc, #120]	@ (80024f8 <__aeabi_dsub+0x80c>)
 800247e:	08db      	lsrs	r3, r3, #3
 8002480:	4022      	ands	r2, r4
 8002482:	0757      	lsls	r7, r2, #29
 8002484:	0252      	lsls	r2, r2, #9
 8002486:	2501      	movs	r5, #1
 8002488:	431f      	orrs	r7, r3
 800248a:	0b14      	lsrs	r4, r2, #12
 800248c:	e5c2      	b.n	8002014 <__aeabi_dsub+0x328>
 800248e:	000e      	movs	r6, r1
 8002490:	2001      	movs	r0, #1
 8002492:	e65f      	b.n	8002154 <__aeabi_dsub+0x468>
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00d      	beq.n	80024b4 <__aeabi_dsub+0x7c8>
 8002498:	464b      	mov	r3, r9
 800249a:	1b5b      	subs	r3, r3, r5
 800249c:	469c      	mov	ip, r3
 800249e:	2d00      	cmp	r5, #0
 80024a0:	d100      	bne.n	80024a4 <__aeabi_dsub+0x7b8>
 80024a2:	e548      	b.n	8001f36 <__aeabi_dsub+0x24a>
 80024a4:	2701      	movs	r7, #1
 80024a6:	2b38      	cmp	r3, #56	@ 0x38
 80024a8:	dd00      	ble.n	80024ac <__aeabi_dsub+0x7c0>
 80024aa:	e566      	b.n	8001f7a <__aeabi_dsub+0x28e>
 80024ac:	2380      	movs	r3, #128	@ 0x80
 80024ae:	041b      	lsls	r3, r3, #16
 80024b0:	431c      	orrs	r4, r3
 80024b2:	e550      	b.n	8001f56 <__aeabi_dsub+0x26a>
 80024b4:	1c6b      	adds	r3, r5, #1
 80024b6:	4d11      	ldr	r5, [pc, #68]	@ (80024fc <__aeabi_dsub+0x810>)
 80024b8:	422b      	tst	r3, r5
 80024ba:	d000      	beq.n	80024be <__aeabi_dsub+0x7d2>
 80024bc:	e673      	b.n	80021a6 <__aeabi_dsub+0x4ba>
 80024be:	4659      	mov	r1, fp
 80024c0:	0023      	movs	r3, r4
 80024c2:	4311      	orrs	r1, r2
 80024c4:	468a      	mov	sl, r1
 80024c6:	4303      	orrs	r3, r0
 80024c8:	e600      	b.n	80020cc <__aeabi_dsub+0x3e0>
 80024ca:	0767      	lsls	r7, r4, #29
 80024cc:	08c0      	lsrs	r0, r0, #3
 80024ce:	2300      	movs	r3, #0
 80024d0:	4307      	orrs	r7, r0
 80024d2:	08e5      	lsrs	r5, r4, #3
 80024d4:	e662      	b.n	800219c <__aeabi_dsub+0x4b0>
 80024d6:	0764      	lsls	r4, r4, #29
 80024d8:	08ff      	lsrs	r7, r7, #3
 80024da:	4327      	orrs	r7, r4
 80024dc:	0905      	lsrs	r5, r0, #4
 80024de:	e65d      	b.n	800219c <__aeabi_dsub+0x4b0>
 80024e0:	08d2      	lsrs	r2, r2, #3
 80024e2:	0749      	lsls	r1, r1, #29
 80024e4:	4311      	orrs	r1, r2
 80024e6:	000f      	movs	r7, r1
 80024e8:	2302      	movs	r3, #2
 80024ea:	092d      	lsrs	r5, r5, #4
 80024ec:	e656      	b.n	800219c <__aeabi_dsub+0x4b0>
 80024ee:	0007      	movs	r7, r0
 80024f0:	e5a4      	b.n	800203c <__aeabi_dsub+0x350>
 80024f2:	0038      	movs	r0, r7
 80024f4:	e48f      	b.n	8001e16 <__aeabi_dsub+0x12a>
 80024f6:	46c0      	nop			@ (mov r8, r8)
 80024f8:	ff7fffff 	.word	0xff7fffff
 80024fc:	000007fe 	.word	0x000007fe

08002500 <__aeabi_dcmpun>:
 8002500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002502:	46c6      	mov	lr, r8
 8002504:	031e      	lsls	r6, r3, #12
 8002506:	0b36      	lsrs	r6, r6, #12
 8002508:	46b0      	mov	r8, r6
 800250a:	4e0d      	ldr	r6, [pc, #52]	@ (8002540 <__aeabi_dcmpun+0x40>)
 800250c:	030c      	lsls	r4, r1, #12
 800250e:	004d      	lsls	r5, r1, #1
 8002510:	005f      	lsls	r7, r3, #1
 8002512:	b500      	push	{lr}
 8002514:	0b24      	lsrs	r4, r4, #12
 8002516:	0d6d      	lsrs	r5, r5, #21
 8002518:	0d7f      	lsrs	r7, r7, #21
 800251a:	42b5      	cmp	r5, r6
 800251c:	d00b      	beq.n	8002536 <__aeabi_dcmpun+0x36>
 800251e:	4908      	ldr	r1, [pc, #32]	@ (8002540 <__aeabi_dcmpun+0x40>)
 8002520:	2000      	movs	r0, #0
 8002522:	428f      	cmp	r7, r1
 8002524:	d104      	bne.n	8002530 <__aeabi_dcmpun+0x30>
 8002526:	4646      	mov	r6, r8
 8002528:	4316      	orrs	r6, r2
 800252a:	0030      	movs	r0, r6
 800252c:	1e43      	subs	r3, r0, #1
 800252e:	4198      	sbcs	r0, r3
 8002530:	bc80      	pop	{r7}
 8002532:	46b8      	mov	r8, r7
 8002534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002536:	4304      	orrs	r4, r0
 8002538:	2001      	movs	r0, #1
 800253a:	2c00      	cmp	r4, #0
 800253c:	d1f8      	bne.n	8002530 <__aeabi_dcmpun+0x30>
 800253e:	e7ee      	b.n	800251e <__aeabi_dcmpun+0x1e>
 8002540:	000007ff 	.word	0x000007ff

08002544 <__aeabi_d2iz>:
 8002544:	000b      	movs	r3, r1
 8002546:	0002      	movs	r2, r0
 8002548:	b570      	push	{r4, r5, r6, lr}
 800254a:	4d16      	ldr	r5, [pc, #88]	@ (80025a4 <__aeabi_d2iz+0x60>)
 800254c:	030c      	lsls	r4, r1, #12
 800254e:	b082      	sub	sp, #8
 8002550:	0049      	lsls	r1, r1, #1
 8002552:	2000      	movs	r0, #0
 8002554:	9200      	str	r2, [sp, #0]
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	0b24      	lsrs	r4, r4, #12
 800255a:	0d49      	lsrs	r1, r1, #21
 800255c:	0fde      	lsrs	r6, r3, #31
 800255e:	42a9      	cmp	r1, r5
 8002560:	dd04      	ble.n	800256c <__aeabi_d2iz+0x28>
 8002562:	4811      	ldr	r0, [pc, #68]	@ (80025a8 <__aeabi_d2iz+0x64>)
 8002564:	4281      	cmp	r1, r0
 8002566:	dd03      	ble.n	8002570 <__aeabi_d2iz+0x2c>
 8002568:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <__aeabi_d2iz+0x68>)
 800256a:	18f0      	adds	r0, r6, r3
 800256c:	b002      	add	sp, #8
 800256e:	bd70      	pop	{r4, r5, r6, pc}
 8002570:	2080      	movs	r0, #128	@ 0x80
 8002572:	0340      	lsls	r0, r0, #13
 8002574:	4320      	orrs	r0, r4
 8002576:	4c0e      	ldr	r4, [pc, #56]	@ (80025b0 <__aeabi_d2iz+0x6c>)
 8002578:	1a64      	subs	r4, r4, r1
 800257a:	2c1f      	cmp	r4, #31
 800257c:	dd08      	ble.n	8002590 <__aeabi_d2iz+0x4c>
 800257e:	4b0d      	ldr	r3, [pc, #52]	@ (80025b4 <__aeabi_d2iz+0x70>)
 8002580:	1a5b      	subs	r3, r3, r1
 8002582:	40d8      	lsrs	r0, r3
 8002584:	0003      	movs	r3, r0
 8002586:	4258      	negs	r0, r3
 8002588:	2e00      	cmp	r6, #0
 800258a:	d1ef      	bne.n	800256c <__aeabi_d2iz+0x28>
 800258c:	0018      	movs	r0, r3
 800258e:	e7ed      	b.n	800256c <__aeabi_d2iz+0x28>
 8002590:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <__aeabi_d2iz+0x74>)
 8002592:	9a00      	ldr	r2, [sp, #0]
 8002594:	469c      	mov	ip, r3
 8002596:	0003      	movs	r3, r0
 8002598:	4461      	add	r1, ip
 800259a:	408b      	lsls	r3, r1
 800259c:	40e2      	lsrs	r2, r4
 800259e:	4313      	orrs	r3, r2
 80025a0:	e7f1      	b.n	8002586 <__aeabi_d2iz+0x42>
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	000003fe 	.word	0x000003fe
 80025a8:	0000041d 	.word	0x0000041d
 80025ac:	7fffffff 	.word	0x7fffffff
 80025b0:	00000433 	.word	0x00000433
 80025b4:	00000413 	.word	0x00000413
 80025b8:	fffffbed 	.word	0xfffffbed

080025bc <__aeabi_i2d>:
 80025bc:	b570      	push	{r4, r5, r6, lr}
 80025be:	2800      	cmp	r0, #0
 80025c0:	d016      	beq.n	80025f0 <__aeabi_i2d+0x34>
 80025c2:	17c3      	asrs	r3, r0, #31
 80025c4:	18c5      	adds	r5, r0, r3
 80025c6:	405d      	eors	r5, r3
 80025c8:	0fc4      	lsrs	r4, r0, #31
 80025ca:	0028      	movs	r0, r5
 80025cc:	f000 f890 	bl	80026f0 <__clzsi2>
 80025d0:	4b10      	ldr	r3, [pc, #64]	@ (8002614 <__aeabi_i2d+0x58>)
 80025d2:	1a1b      	subs	r3, r3, r0
 80025d4:	055b      	lsls	r3, r3, #21
 80025d6:	0d5b      	lsrs	r3, r3, #21
 80025d8:	280a      	cmp	r0, #10
 80025da:	dc14      	bgt.n	8002606 <__aeabi_i2d+0x4a>
 80025dc:	0002      	movs	r2, r0
 80025de:	002e      	movs	r6, r5
 80025e0:	3215      	adds	r2, #21
 80025e2:	4096      	lsls	r6, r2
 80025e4:	220b      	movs	r2, #11
 80025e6:	1a12      	subs	r2, r2, r0
 80025e8:	40d5      	lsrs	r5, r2
 80025ea:	032d      	lsls	r5, r5, #12
 80025ec:	0b2d      	lsrs	r5, r5, #12
 80025ee:	e003      	b.n	80025f8 <__aeabi_i2d+0x3c>
 80025f0:	2400      	movs	r4, #0
 80025f2:	2300      	movs	r3, #0
 80025f4:	2500      	movs	r5, #0
 80025f6:	2600      	movs	r6, #0
 80025f8:	051b      	lsls	r3, r3, #20
 80025fa:	432b      	orrs	r3, r5
 80025fc:	07e4      	lsls	r4, r4, #31
 80025fe:	4323      	orrs	r3, r4
 8002600:	0030      	movs	r0, r6
 8002602:	0019      	movs	r1, r3
 8002604:	bd70      	pop	{r4, r5, r6, pc}
 8002606:	380b      	subs	r0, #11
 8002608:	4085      	lsls	r5, r0
 800260a:	032d      	lsls	r5, r5, #12
 800260c:	2600      	movs	r6, #0
 800260e:	0b2d      	lsrs	r5, r5, #12
 8002610:	e7f2      	b.n	80025f8 <__aeabi_i2d+0x3c>
 8002612:	46c0      	nop			@ (mov r8, r8)
 8002614:	0000041e 	.word	0x0000041e

08002618 <__aeabi_ui2d>:
 8002618:	b510      	push	{r4, lr}
 800261a:	1e04      	subs	r4, r0, #0
 800261c:	d010      	beq.n	8002640 <__aeabi_ui2d+0x28>
 800261e:	f000 f867 	bl	80026f0 <__clzsi2>
 8002622:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <__aeabi_ui2d+0x44>)
 8002624:	1a1b      	subs	r3, r3, r0
 8002626:	055b      	lsls	r3, r3, #21
 8002628:	0d5b      	lsrs	r3, r3, #21
 800262a:	280a      	cmp	r0, #10
 800262c:	dc0f      	bgt.n	800264e <__aeabi_ui2d+0x36>
 800262e:	220b      	movs	r2, #11
 8002630:	0021      	movs	r1, r4
 8002632:	1a12      	subs	r2, r2, r0
 8002634:	40d1      	lsrs	r1, r2
 8002636:	3015      	adds	r0, #21
 8002638:	030a      	lsls	r2, r1, #12
 800263a:	4084      	lsls	r4, r0
 800263c:	0b12      	lsrs	r2, r2, #12
 800263e:	e001      	b.n	8002644 <__aeabi_ui2d+0x2c>
 8002640:	2300      	movs	r3, #0
 8002642:	2200      	movs	r2, #0
 8002644:	051b      	lsls	r3, r3, #20
 8002646:	4313      	orrs	r3, r2
 8002648:	0020      	movs	r0, r4
 800264a:	0019      	movs	r1, r3
 800264c:	bd10      	pop	{r4, pc}
 800264e:	0022      	movs	r2, r4
 8002650:	380b      	subs	r0, #11
 8002652:	4082      	lsls	r2, r0
 8002654:	0312      	lsls	r2, r2, #12
 8002656:	2400      	movs	r4, #0
 8002658:	0b12      	lsrs	r2, r2, #12
 800265a:	e7f3      	b.n	8002644 <__aeabi_ui2d+0x2c>
 800265c:	0000041e 	.word	0x0000041e

08002660 <__aeabi_f2d>:
 8002660:	b570      	push	{r4, r5, r6, lr}
 8002662:	0242      	lsls	r2, r0, #9
 8002664:	0043      	lsls	r3, r0, #1
 8002666:	0fc4      	lsrs	r4, r0, #31
 8002668:	20fe      	movs	r0, #254	@ 0xfe
 800266a:	0e1b      	lsrs	r3, r3, #24
 800266c:	1c59      	adds	r1, r3, #1
 800266e:	0a55      	lsrs	r5, r2, #9
 8002670:	4208      	tst	r0, r1
 8002672:	d00c      	beq.n	800268e <__aeabi_f2d+0x2e>
 8002674:	21e0      	movs	r1, #224	@ 0xe0
 8002676:	0089      	lsls	r1, r1, #2
 8002678:	468c      	mov	ip, r1
 800267a:	076d      	lsls	r5, r5, #29
 800267c:	0b12      	lsrs	r2, r2, #12
 800267e:	4463      	add	r3, ip
 8002680:	051b      	lsls	r3, r3, #20
 8002682:	4313      	orrs	r3, r2
 8002684:	07e4      	lsls	r4, r4, #31
 8002686:	4323      	orrs	r3, r4
 8002688:	0028      	movs	r0, r5
 800268a:	0019      	movs	r1, r3
 800268c:	bd70      	pop	{r4, r5, r6, pc}
 800268e:	2b00      	cmp	r3, #0
 8002690:	d114      	bne.n	80026bc <__aeabi_f2d+0x5c>
 8002692:	2d00      	cmp	r5, #0
 8002694:	d01b      	beq.n	80026ce <__aeabi_f2d+0x6e>
 8002696:	0028      	movs	r0, r5
 8002698:	f000 f82a 	bl	80026f0 <__clzsi2>
 800269c:	280a      	cmp	r0, #10
 800269e:	dc1c      	bgt.n	80026da <__aeabi_f2d+0x7a>
 80026a0:	230b      	movs	r3, #11
 80026a2:	002a      	movs	r2, r5
 80026a4:	1a1b      	subs	r3, r3, r0
 80026a6:	40da      	lsrs	r2, r3
 80026a8:	0003      	movs	r3, r0
 80026aa:	3315      	adds	r3, #21
 80026ac:	409d      	lsls	r5, r3
 80026ae:	4b0e      	ldr	r3, [pc, #56]	@ (80026e8 <__aeabi_f2d+0x88>)
 80026b0:	0312      	lsls	r2, r2, #12
 80026b2:	1a1b      	subs	r3, r3, r0
 80026b4:	055b      	lsls	r3, r3, #21
 80026b6:	0b12      	lsrs	r2, r2, #12
 80026b8:	0d5b      	lsrs	r3, r3, #21
 80026ba:	e7e1      	b.n	8002680 <__aeabi_f2d+0x20>
 80026bc:	2d00      	cmp	r5, #0
 80026be:	d009      	beq.n	80026d4 <__aeabi_f2d+0x74>
 80026c0:	0b13      	lsrs	r3, r2, #12
 80026c2:	2280      	movs	r2, #128	@ 0x80
 80026c4:	0312      	lsls	r2, r2, #12
 80026c6:	431a      	orrs	r2, r3
 80026c8:	076d      	lsls	r5, r5, #29
 80026ca:	4b08      	ldr	r3, [pc, #32]	@ (80026ec <__aeabi_f2d+0x8c>)
 80026cc:	e7d8      	b.n	8002680 <__aeabi_f2d+0x20>
 80026ce:	2300      	movs	r3, #0
 80026d0:	2200      	movs	r2, #0
 80026d2:	e7d5      	b.n	8002680 <__aeabi_f2d+0x20>
 80026d4:	2200      	movs	r2, #0
 80026d6:	4b05      	ldr	r3, [pc, #20]	@ (80026ec <__aeabi_f2d+0x8c>)
 80026d8:	e7d2      	b.n	8002680 <__aeabi_f2d+0x20>
 80026da:	0003      	movs	r3, r0
 80026dc:	002a      	movs	r2, r5
 80026de:	3b0b      	subs	r3, #11
 80026e0:	409a      	lsls	r2, r3
 80026e2:	2500      	movs	r5, #0
 80026e4:	e7e3      	b.n	80026ae <__aeabi_f2d+0x4e>
 80026e6:	46c0      	nop			@ (mov r8, r8)
 80026e8:	00000389 	.word	0x00000389
 80026ec:	000007ff 	.word	0x000007ff

080026f0 <__clzsi2>:
 80026f0:	211c      	movs	r1, #28
 80026f2:	2301      	movs	r3, #1
 80026f4:	041b      	lsls	r3, r3, #16
 80026f6:	4298      	cmp	r0, r3
 80026f8:	d301      	bcc.n	80026fe <__clzsi2+0xe>
 80026fa:	0c00      	lsrs	r0, r0, #16
 80026fc:	3910      	subs	r1, #16
 80026fe:	0a1b      	lsrs	r3, r3, #8
 8002700:	4298      	cmp	r0, r3
 8002702:	d301      	bcc.n	8002708 <__clzsi2+0x18>
 8002704:	0a00      	lsrs	r0, r0, #8
 8002706:	3908      	subs	r1, #8
 8002708:	091b      	lsrs	r3, r3, #4
 800270a:	4298      	cmp	r0, r3
 800270c:	d301      	bcc.n	8002712 <__clzsi2+0x22>
 800270e:	0900      	lsrs	r0, r0, #4
 8002710:	3904      	subs	r1, #4
 8002712:	a202      	add	r2, pc, #8	@ (adr r2, 800271c <__clzsi2+0x2c>)
 8002714:	5c10      	ldrb	r0, [r2, r0]
 8002716:	1840      	adds	r0, r0, r1
 8002718:	4770      	bx	lr
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	02020304 	.word	0x02020304
 8002720:	01010101 	.word	0x01010101
	...

0800272c <__clzdi2>:
 800272c:	b510      	push	{r4, lr}
 800272e:	2900      	cmp	r1, #0
 8002730:	d103      	bne.n	800273a <__clzdi2+0xe>
 8002732:	f7ff ffdd 	bl	80026f0 <__clzsi2>
 8002736:	3020      	adds	r0, #32
 8002738:	e002      	b.n	8002740 <__clzdi2+0x14>
 800273a:	0008      	movs	r0, r1
 800273c:	f7ff ffd8 	bl	80026f0 <__clzsi2>
 8002740:	bd10      	pop	{r4, pc}
 8002742:	46c0      	nop			@ (mov r8, r8)

08002744 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len){
 8002744:	b5b0      	push	{r4, r5, r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	b29a      	uxth	r2, r3
 8002754:	2517      	movs	r5, #23
 8002756:	197c      	adds	r4, r7, r5
 8002758:	2301      	movs	r3, #1
 800275a:	425b      	negs	r3, r3
 800275c:	68b9      	ldr	r1, [r7, #8]
 800275e:	4808      	ldr	r0, [pc, #32]	@ (8002780 <_write+0x3c>)
 8002760:	f003 fbfc 	bl	8005f5c <HAL_UART_Transmit>
 8002764:	0003      	movs	r3, r0
 8002766:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 8002768:	197b      	adds	r3, r7, r5
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <_write+0x30>
		return len;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	e001      	b.n	8002778 <_write+0x34>
	else
		return -1;
 8002774:	2301      	movs	r3, #1
 8002776:	425b      	negs	r3, r3
}
 8002778:	0018      	movs	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	b006      	add	sp, #24
 800277e:	bdb0      	pop	{r4, r5, r7, pc}
 8002780:	200002c0 	.word	0x200002c0

08002784 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002784:	b590      	push	{r4, r7, lr}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800278a:	f000 fd21 	bl	80031d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800278e:	f000 f849 	bl	8002824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002792:	f000 fa0b 	bl	8002bac <MX_GPIO_Init>
  MX_RTC_Init();
 8002796:	f000 f901 	bl	800299c <MX_RTC_Init>
  MX_SPI1_Init();
 800279a:	f000 f99f 	bl	8002adc <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800279e:	f000 f9d5 	bl	8002b4c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80027a2:	f000 f8bb 	bl	800291c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("*****************Started MPU code***********************\n");
 80027a6:	4b19      	ldr	r3, [pc, #100]	@ (800280c <main+0x88>)
 80027a8:	0018      	movs	r0, r3
 80027aa:	f005 fa81 	bl	8007cb0 <puts>
  printf("Waking up the sensor now.");
 80027ae:	4b18      	ldr	r3, [pc, #96]	@ (8002810 <main+0x8c>)
 80027b0:	0018      	movs	r0, r3
 80027b2:	f005 fa17 	bl	8007be4 <iprintf>
    uint8_t stat = MPU6050_WakeUp(&hi2c1);
 80027b6:	1dfc      	adds	r4, r7, #7
 80027b8:	4b16      	ldr	r3, [pc, #88]	@ (8002814 <main+0x90>)
 80027ba:	0018      	movs	r0, r3
 80027bc:	f004 fc9e 	bl	80070fc <MPU6050_WakeUp>
 80027c0:	0003      	movs	r3, r0
 80027c2:	7023      	strb	r3, [r4, #0]
    if(stat==1)
 80027c4:	1dfb      	adds	r3, r7, #7
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d104      	bne.n	80027d6 <main+0x52>
  	  printf("\nSensor woke up!");
 80027cc:	4b12      	ldr	r3, [pc, #72]	@ (8002818 <main+0x94>)
 80027ce:	0018      	movs	r0, r3
 80027d0:	f005 fa08 	bl	8007be4 <iprintf>
 80027d4:	e003      	b.n	80027de <main+0x5a>
    else
  	  printf("\nFailed to wake up sensor!");
 80027d6:	4b11      	ldr	r3, [pc, #68]	@ (800281c <main+0x98>)
 80027d8:	0018      	movs	r0, r3
 80027da:	f005 fa03 	bl	8007be4 <iprintf>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
//	  printf("\nCode running...");
	  float accx = MPU6050_Read_AccX(&hi2c1);
 80027de:	4b0d      	ldr	r3, [pc, #52]	@ (8002814 <main+0x90>)
 80027e0:	0018      	movs	r0, r3
 80027e2:	f004 fca9 	bl	8007138 <MPU6050_Read_AccX>
 80027e6:	1c03      	adds	r3, r0, #0
 80027e8:	603b      	str	r3, [r7, #0]
	  printf("Accx: %f",accx);
 80027ea:	6838      	ldr	r0, [r7, #0]
 80027ec:	f7ff ff38 	bl	8002660 <__aeabi_f2d>
 80027f0:	0002      	movs	r2, r0
 80027f2:	000b      	movs	r3, r1
 80027f4:	490a      	ldr	r1, [pc, #40]	@ (8002820 <main+0x9c>)
 80027f6:	0008      	movs	r0, r1
 80027f8:	f005 f9f4 	bl	8007be4 <iprintf>
	  HAL_Delay(500);
 80027fc:	23fa      	movs	r3, #250	@ 0xfa
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	0018      	movs	r0, r3
 8002802:	f000 fd55 	bl	80032b0 <HAL_Delay>
  {
 8002806:	46c0      	nop			@ (mov r8, r8)
 8002808:	e7e9      	b.n	80027de <main+0x5a>
 800280a:	46c0      	nop			@ (mov r8, r8)
 800280c:	08009ce0 	.word	0x08009ce0
 8002810:	08009d1c 	.word	0x08009d1c
 8002814:	200001f0 	.word	0x200001f0
 8002818:	08009d38 	.word	0x08009d38
 800281c:	08009d4c 	.word	0x08009d4c
 8002820:	08009d68 	.word	0x08009d68

08002824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002824:	b590      	push	{r4, r7, lr}
 8002826:	b09d      	sub	sp, #116	@ 0x74
 8002828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800282a:	2438      	movs	r4, #56	@ 0x38
 800282c:	193b      	adds	r3, r7, r4
 800282e:	0018      	movs	r0, r3
 8002830:	2338      	movs	r3, #56	@ 0x38
 8002832:	001a      	movs	r2, r3
 8002834:	2100      	movs	r1, #0
 8002836:	f005 fb31 	bl	8007e9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800283a:	2324      	movs	r3, #36	@ 0x24
 800283c:	18fb      	adds	r3, r7, r3
 800283e:	0018      	movs	r0, r3
 8002840:	2314      	movs	r3, #20
 8002842:	001a      	movs	r2, r3
 8002844:	2100      	movs	r1, #0
 8002846:	f005 fb29 	bl	8007e9c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800284a:	003b      	movs	r3, r7
 800284c:	0018      	movs	r0, r3
 800284e:	2324      	movs	r3, #36	@ 0x24
 8002850:	001a      	movs	r2, r3
 8002852:	2100      	movs	r1, #0
 8002854:	f005 fb22 	bl	8007e9c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002858:	4b2e      	ldr	r3, [pc, #184]	@ (8002914 <SystemClock_Config+0xf0>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a2e      	ldr	r2, [pc, #184]	@ (8002918 <SystemClock_Config+0xf4>)
 800285e:	401a      	ands	r2, r3
 8002860:	4b2c      	ldr	r3, [pc, #176]	@ (8002914 <SystemClock_Config+0xf0>)
 8002862:	2180      	movs	r1, #128	@ 0x80
 8002864:	0109      	lsls	r1, r1, #4
 8002866:	430a      	orrs	r2, r1
 8002868:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800286a:	0021      	movs	r1, r4
 800286c:	187b      	adds	r3, r7, r1
 800286e:	220a      	movs	r2, #10
 8002870:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002872:	187b      	adds	r3, r7, r1
 8002874:	2201      	movs	r2, #1
 8002876:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002878:	187b      	adds	r3, r7, r1
 800287a:	2210      	movs	r2, #16
 800287c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800287e:	187b      	adds	r3, r7, r1
 8002880:	2201      	movs	r2, #1
 8002882:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002884:	187b      	adds	r3, r7, r1
 8002886:	2202      	movs	r2, #2
 8002888:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800288a:	187b      	adds	r3, r7, r1
 800288c:	2200      	movs	r2, #0
 800288e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8002890:	187b      	adds	r3, r7, r1
 8002892:	2280      	movs	r2, #128	@ 0x80
 8002894:	0312      	lsls	r2, r2, #12
 8002896:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8002898:	187b      	adds	r3, r7, r1
 800289a:	2280      	movs	r2, #128	@ 0x80
 800289c:	0412      	lsls	r2, r2, #16
 800289e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	0018      	movs	r0, r3
 80028a4:	f001 feec 	bl	8004680 <HAL_RCC_OscConfig>
 80028a8:	1e03      	subs	r3, r0, #0
 80028aa:	d001      	beq.n	80028b0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80028ac:	f000 fa2e 	bl	8002d0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028b0:	2124      	movs	r1, #36	@ 0x24
 80028b2:	187b      	adds	r3, r7, r1
 80028b4:	220f      	movs	r2, #15
 80028b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028b8:	187b      	adds	r3, r7, r1
 80028ba:	2203      	movs	r2, #3
 80028bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028be:	187b      	adds	r3, r7, r1
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028c4:	187b      	adds	r3, r7, r1
 80028c6:	2200      	movs	r2, #0
 80028c8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028ca:	187b      	adds	r3, r7, r1
 80028cc:	2200      	movs	r2, #0
 80028ce:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028d0:	187b      	adds	r3, r7, r1
 80028d2:	2101      	movs	r1, #1
 80028d4:	0018      	movs	r0, r3
 80028d6:	f002 faa7 	bl	8004e28 <HAL_RCC_ClockConfig>
 80028da:	1e03      	subs	r3, r0, #0
 80028dc:	d001      	beq.n	80028e2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80028de:	f000 fa15 	bl	8002d0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80028e2:	003b      	movs	r3, r7
 80028e4:	222a      	movs	r2, #42	@ 0x2a
 80028e6:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80028e8:	003b      	movs	r3, r7
 80028ea:	2200      	movs	r2, #0
 80028ec:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80028ee:	003b      	movs	r3, r7
 80028f0:	2200      	movs	r2, #0
 80028f2:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80028f4:	003b      	movs	r3, r7
 80028f6:	2280      	movs	r2, #128	@ 0x80
 80028f8:	0292      	lsls	r2, r2, #10
 80028fa:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028fc:	003b      	movs	r3, r7
 80028fe:	0018      	movs	r0, r3
 8002900:	f002 fc96 	bl	8005230 <HAL_RCCEx_PeriphCLKConfig>
 8002904:	1e03      	subs	r3, r0, #0
 8002906:	d001      	beq.n	800290c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8002908:	f000 fa00 	bl	8002d0c <Error_Handler>
  }
}
 800290c:	46c0      	nop			@ (mov r8, r8)
 800290e:	46bd      	mov	sp, r7
 8002910:	b01d      	add	sp, #116	@ 0x74
 8002912:	bd90      	pop	{r4, r7, pc}
 8002914:	40007000 	.word	0x40007000
 8002918:	ffffe7ff 	.word	0xffffe7ff

0800291c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002920:	4b1b      	ldr	r3, [pc, #108]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002922:	4a1c      	ldr	r2, [pc, #112]	@ (8002994 <MX_I2C1_Init+0x78>)
 8002924:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8002926:	4b1a      	ldr	r3, [pc, #104]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002928:	4a1b      	ldr	r2, [pc, #108]	@ (8002998 <MX_I2C1_Init+0x7c>)
 800292a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800292c:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <MX_I2C1_Init+0x74>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002932:	4b17      	ldr	r3, [pc, #92]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002934:	2201      	movs	r2, #1
 8002936:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002938:	4b15      	ldr	r3, [pc, #84]	@ (8002990 <MX_I2C1_Init+0x74>)
 800293a:	2200      	movs	r2, #0
 800293c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800293e:	4b14      	ldr	r3, [pc, #80]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002940:	2200      	movs	r2, #0
 8002942:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002944:	4b12      	ldr	r3, [pc, #72]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002946:	2200      	movs	r2, #0
 8002948:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800294a:	4b11      	ldr	r3, [pc, #68]	@ (8002990 <MX_I2C1_Init+0x74>)
 800294c:	2200      	movs	r2, #0
 800294e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002950:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002952:	2200      	movs	r2, #0
 8002954:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002956:	4b0e      	ldr	r3, [pc, #56]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002958:	0018      	movs	r0, r3
 800295a:	f000 fff5 	bl	8003948 <HAL_I2C_Init>
 800295e:	1e03      	subs	r3, r0, #0
 8002960:	d001      	beq.n	8002966 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002962:	f000 f9d3 	bl	8002d0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002966:	4b0a      	ldr	r3, [pc, #40]	@ (8002990 <MX_I2C1_Init+0x74>)
 8002968:	2100      	movs	r1, #0
 800296a:	0018      	movs	r0, r3
 800296c:	f001 fdf0 	bl	8004550 <HAL_I2CEx_ConfigAnalogFilter>
 8002970:	1e03      	subs	r3, r0, #0
 8002972:	d001      	beq.n	8002978 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002974:	f000 f9ca 	bl	8002d0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002978:	4b05      	ldr	r3, [pc, #20]	@ (8002990 <MX_I2C1_Init+0x74>)
 800297a:	2100      	movs	r1, #0
 800297c:	0018      	movs	r0, r3
 800297e:	f001 fe33 	bl	80045e8 <HAL_I2CEx_ConfigDigitalFilter>
 8002982:	1e03      	subs	r3, r0, #0
 8002984:	d001      	beq.n	800298a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002986:	f000 f9c1 	bl	8002d0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	200001f0 	.word	0x200001f0
 8002994:	40005400 	.word	0x40005400
 8002998:	00b07cb4 	.word	0x00b07cb4

0800299c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b090      	sub	sp, #64	@ 0x40
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80029a2:	232c      	movs	r3, #44	@ 0x2c
 80029a4:	18fb      	adds	r3, r7, r3
 80029a6:	0018      	movs	r0, r3
 80029a8:	2314      	movs	r3, #20
 80029aa:	001a      	movs	r2, r3
 80029ac:	2100      	movs	r1, #0
 80029ae:	f005 fa75 	bl	8007e9c <memset>
  RTC_DateTypeDef sDate = {0};
 80029b2:	2328      	movs	r3, #40	@ 0x28
 80029b4:	18fb      	adds	r3, r7, r3
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80029ba:	003b      	movs	r3, r7
 80029bc:	0018      	movs	r0, r3
 80029be:	2328      	movs	r3, #40	@ 0x28
 80029c0:	001a      	movs	r2, r3
 80029c2:	2100      	movs	r1, #0
 80029c4:	f005 fa6a 	bl	8007e9c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80029c8:	4b41      	ldr	r3, [pc, #260]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029ca:	4a42      	ldr	r2, [pc, #264]	@ (8002ad4 <MX_RTC_Init+0x138>)
 80029cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80029ce:	4b40      	ldr	r3, [pc, #256]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 80029d4:	4b3e      	ldr	r3, [pc, #248]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029d6:	221f      	movs	r2, #31
 80029d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 80029da:	4b3d      	ldr	r3, [pc, #244]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029dc:	4a3e      	ldr	r2, [pc, #248]	@ (8002ad8 <MX_RTC_Init+0x13c>)
 80029de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80029e0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80029e6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80029ec:	4b38      	ldr	r3, [pc, #224]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80029f2:	4b37      	ldr	r3, [pc, #220]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80029f8:	4b35      	ldr	r3, [pc, #212]	@ (8002ad0 <MX_RTC_Init+0x134>)
 80029fa:	0018      	movs	r0, r3
 80029fc:	f002 fd74 	bl	80054e8 <HAL_RTC_Init>
 8002a00:	1e03      	subs	r3, r0, #0
 8002a02:	d001      	beq.n	8002a08 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8002a04:	f000 f982 	bl	8002d0c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002a08:	212c      	movs	r1, #44	@ 0x2c
 8002a0a:	187b      	adds	r3, r7, r1
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002a10:	187b      	adds	r3, r7, r1
 8002a12:	2200      	movs	r2, #0
 8002a14:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8002a16:	187b      	adds	r3, r7, r1
 8002a18:	2200      	movs	r2, #0
 8002a1a:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a1c:	187b      	adds	r3, r7, r1
 8002a1e:	2200      	movs	r2, #0
 8002a20:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a22:	187b      	adds	r3, r7, r1
 8002a24:	2200      	movs	r2, #0
 8002a26:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002a28:	1879      	adds	r1, r7, r1
 8002a2a:	4b29      	ldr	r3, [pc, #164]	@ (8002ad0 <MX_RTC_Init+0x134>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	0018      	movs	r0, r3
 8002a30:	f002 fdf6 	bl	8005620 <HAL_RTC_SetTime>
 8002a34:	1e03      	subs	r3, r0, #0
 8002a36:	d001      	beq.n	8002a3c <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8002a38:	f000 f968 	bl	8002d0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002a3c:	2128      	movs	r1, #40	@ 0x28
 8002a3e:	187b      	adds	r3, r7, r1
 8002a40:	2201      	movs	r2, #1
 8002a42:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	2201      	movs	r2, #1
 8002a48:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8002a4a:	187b      	adds	r3, r7, r1
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8002a50:	187b      	adds	r3, r7, r1
 8002a52:	2200      	movs	r2, #0
 8002a54:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002a56:	1879      	adds	r1, r7, r1
 8002a58:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad0 <MX_RTC_Init+0x134>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f002 fe89 	bl	8005774 <HAL_RTC_SetDate>
 8002a62:	1e03      	subs	r3, r0, #0
 8002a64:	d001      	beq.n	8002a6a <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8002a66:	f000 f951 	bl	8002d0c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8002a6a:	003b      	movs	r3, r7
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002a70:	003b      	movs	r3, r7
 8002a72:	2200      	movs	r2, #0
 8002a74:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002a76:	003b      	movs	r3, r7
 8002a78:	2200      	movs	r2, #0
 8002a7a:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002a7c:	003b      	movs	r3, r7
 8002a7e:	2200      	movs	r2, #0
 8002a80:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a82:	003b      	movs	r3, r7
 8002a84:	2200      	movs	r2, #0
 8002a86:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a88:	003b      	movs	r3, r7
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002a8e:	003b      	movs	r3, r7
 8002a90:	2200      	movs	r2, #0
 8002a92:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8002a94:	003b      	movs	r3, r7
 8002a96:	22f0      	movs	r2, #240	@ 0xf0
 8002a98:	0512      	lsls	r2, r2, #20
 8002a9a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002a9c:	003b      	movs	r3, r7
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002aa2:	003b      	movs	r3, r7
 8002aa4:	2220      	movs	r2, #32
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002aaa:	003b      	movs	r3, r7
 8002aac:	2280      	movs	r2, #128	@ 0x80
 8002aae:	0052      	lsls	r2, r2, #1
 8002ab0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002ab2:	0039      	movs	r1, r7
 8002ab4:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <MX_RTC_Init+0x134>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f002 feef 	bl	800589c <HAL_RTC_SetAlarm_IT>
 8002abe:	1e03      	subs	r3, r0, #0
 8002ac0:	d001      	beq.n	8002ac6 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8002ac2:	f000 f923 	bl	8002d0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002ac6:	46c0      	nop			@ (mov r8, r8)
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b010      	add	sp, #64	@ 0x40
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	20000244 	.word	0x20000244
 8002ad4:	40002800 	.word	0x40002800
 8002ad8:	000003ff 	.word	0x000003ff

08002adc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002ae0:	4b18      	ldr	r3, [pc, #96]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002ae2:	4a19      	ldr	r2, [pc, #100]	@ (8002b48 <MX_SPI1_Init+0x6c>)
 8002ae4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ae6:	4b17      	ldr	r3, [pc, #92]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002ae8:	2282      	movs	r2, #130	@ 0x82
 8002aea:	0052      	lsls	r2, r2, #1
 8002aec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002aee:	4b15      	ldr	r3, [pc, #84]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002af4:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002afa:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b00:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b06:	4b0f      	ldr	r3, [pc, #60]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b08:	2280      	movs	r2, #128	@ 0x80
 8002b0a:	0092      	lsls	r2, r2, #2
 8002b0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b10:	2220      	movs	r2, #32
 8002b12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b20:	4b08      	ldr	r3, [pc, #32]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b26:	4b07      	ldr	r3, [pc, #28]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b28:	2207      	movs	r2, #7
 8002b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b2c:	4b05      	ldr	r3, [pc, #20]	@ (8002b44 <MX_SPI1_Init+0x68>)
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f003 f92c 	bl	8005d8c <HAL_SPI_Init>
 8002b34:	1e03      	subs	r3, r0, #0
 8002b36:	d001      	beq.n	8002b3c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002b38:	f000 f8e8 	bl	8002d0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b3c:	46c0      	nop			@ (mov r8, r8)
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	20000268 	.word	0x20000268
 8002b48:	40013000 	.word	0x40013000

08002b4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b50:	4b14      	ldr	r3, [pc, #80]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b52:	4a15      	ldr	r2, [pc, #84]	@ (8002ba8 <MX_USART2_UART_Init+0x5c>)
 8002b54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b56:	4b13      	ldr	r3, [pc, #76]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b58:	22e1      	movs	r2, #225	@ 0xe1
 8002b5a:	0252      	lsls	r2, r2, #9
 8002b5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b72:	220c      	movs	r2, #12
 8002b74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b7c:	4b09      	ldr	r3, [pc, #36]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b82:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b88:	4b06      	ldr	r3, [pc, #24]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b8e:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <MX_USART2_UART_Init+0x58>)
 8002b90:	0018      	movs	r0, r3
 8002b92:	f003 f98f 	bl	8005eb4 <HAL_UART_Init>
 8002b96:	1e03      	subs	r3, r0, #0
 8002b98:	d001      	beq.n	8002b9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002b9a:	f000 f8b7 	bl	8002d0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b9e:	46c0      	nop			@ (mov r8, r8)
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	200002c0 	.word	0x200002c0
 8002ba8:	40004400 	.word	0x40004400

08002bac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bac:	b590      	push	{r4, r7, lr}
 8002bae:	b08b      	sub	sp, #44	@ 0x2c
 8002bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb2:	2414      	movs	r4, #20
 8002bb4:	193b      	adds	r3, r7, r4
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	2314      	movs	r3, #20
 8002bba:	001a      	movs	r2, r3
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	f005 f96d 	bl	8007e9c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc2:	4b4e      	ldr	r3, [pc, #312]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bc6:	4b4d      	ldr	r3, [pc, #308]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002bc8:	2101      	movs	r1, #1
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002bce:	4b4b      	ldr	r3, [pc, #300]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
 8002bd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bda:	4b48      	ldr	r3, [pc, #288]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bde:	4b47      	ldr	r3, [pc, #284]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002be0:	2102      	movs	r1, #2
 8002be2:	430a      	orrs	r2, r1
 8002be4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002be6:	4b45      	ldr	r3, [pc, #276]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bea:	2202      	movs	r2, #2
 8002bec:	4013      	ands	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bf2:	4b42      	ldr	r3, [pc, #264]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bf6:	4b41      	ldr	r3, [pc, #260]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002bf8:	2104      	movs	r1, #4
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002bfe:	4b3f      	ldr	r3, [pc, #252]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c02:	2204      	movs	r2, #4
 8002c04:	4013      	ands	r3, r2
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c0a:	4b3c      	ldr	r3, [pc, #240]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002c10:	2180      	movs	r1, #128	@ 0x80
 8002c12:	430a      	orrs	r2, r1
 8002c14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c16:	4b39      	ldr	r3, [pc, #228]	@ (8002cfc <MX_GPIO_Init+0x150>)
 8002c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c1a:	2280      	movs	r2, #128	@ 0x80
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	607b      	str	r3, [r7, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8002c22:	4937      	ldr	r1, [pc, #220]	@ (8002d00 <MX_GPIO_Init+0x154>)
 8002c24:	23a0      	movs	r3, #160	@ 0xa0
 8002c26:	05db      	lsls	r3, r3, #23
 8002c28:	2200      	movs	r2, #0
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f000 fe48 	bl	80038c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8002c30:	4b34      	ldr	r3, [pc, #208]	@ (8002d04 <MX_GPIO_Init+0x158>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	2107      	movs	r1, #7
 8002c36:	0018      	movs	r0, r3
 8002c38:	f000 fe42 	bl	80038c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8002c3c:	193b      	adds	r3, r7, r4
 8002c3e:	4a30      	ldr	r2, [pc, #192]	@ (8002d00 <MX_GPIO_Init+0x154>)
 8002c40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c42:	193b      	adds	r3, r7, r4
 8002c44:	2201      	movs	r2, #1
 8002c46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	193b      	adds	r3, r7, r4
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c4e:	193b      	adds	r3, r7, r4
 8002c50:	2202      	movs	r2, #2
 8002c52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c54:	193a      	adds	r2, r7, r4
 8002c56:	23a0      	movs	r3, #160	@ 0xa0
 8002c58:	05db      	lsls	r3, r3, #23
 8002c5a:	0011      	movs	r1, r2
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f000 fcb1 	bl	80035c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8002c62:	0021      	movs	r1, r4
 8002c64:	187b      	adds	r3, r7, r1
 8002c66:	2213      	movs	r2, #19
 8002c68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c6a:	187b      	adds	r3, r7, r1
 8002c6c:	2288      	movs	r2, #136	@ 0x88
 8002c6e:	0352      	lsls	r2, r2, #13
 8002c70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	187b      	adds	r3, r7, r1
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c78:	000c      	movs	r4, r1
 8002c7a:	187b      	adds	r3, r7, r1
 8002c7c:	4a22      	ldr	r2, [pc, #136]	@ (8002d08 <MX_GPIO_Init+0x15c>)
 8002c7e:	0019      	movs	r1, r3
 8002c80:	0010      	movs	r0, r2
 8002c82:	f000 fc9f 	bl	80035c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8002c86:	0021      	movs	r1, r4
 8002c88:	187b      	adds	r3, r7, r1
 8002c8a:	2280      	movs	r2, #128	@ 0x80
 8002c8c:	0192      	lsls	r2, r2, #6
 8002c8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c90:	187b      	adds	r3, r7, r1
 8002c92:	2288      	movs	r2, #136	@ 0x88
 8002c94:	0352      	lsls	r2, r2, #13
 8002c96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	187b      	adds	r3, r7, r1
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8002c9e:	000c      	movs	r4, r1
 8002ca0:	187b      	adds	r3, r7, r1
 8002ca2:	4a18      	ldr	r2, [pc, #96]	@ (8002d04 <MX_GPIO_Init+0x158>)
 8002ca4:	0019      	movs	r1, r3
 8002ca6:	0010      	movs	r0, r2
 8002ca8:	f000 fc8c 	bl	80035c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8002cac:	0021      	movs	r1, r4
 8002cae:	187b      	adds	r3, r7, r1
 8002cb0:	2207      	movs	r2, #7
 8002cb2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb4:	187b      	adds	r3, r7, r1
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cba:	187b      	adds	r3, r7, r1
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cc0:	187b      	adds	r3, r7, r1
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cc6:	187b      	adds	r3, r7, r1
 8002cc8:	4a0e      	ldr	r2, [pc, #56]	@ (8002d04 <MX_GPIO_Init+0x158>)
 8002cca:	0019      	movs	r1, r3
 8002ccc:	0010      	movs	r0, r2
 8002cce:	f000 fc79 	bl	80035c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	2005      	movs	r0, #5
 8002cd8:	f000 fbba 	bl	8003450 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002cdc:	2005      	movs	r0, #5
 8002cde:	f000 fbcc 	bl	800347a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	2007      	movs	r0, #7
 8002ce8:	f000 fbb2 	bl	8003450 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002cec:	2007      	movs	r0, #7
 8002cee:	f000 fbc4 	bl	800347a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002cf2:	46c0      	nop			@ (mov r8, r8)
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	b00b      	add	sp, #44	@ 0x2c
 8002cf8:	bd90      	pop	{r4, r7, pc}
 8002cfa:	46c0      	nop			@ (mov r8, r8)
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	00009002 	.word	0x00009002
 8002d04:	50000800 	.word	0x50000800
 8002d08:	50000400 	.word	0x50000400

08002d0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d10:	b672      	cpsid	i
}
 8002d12:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d14:	46c0      	nop			@ (mov r8, r8)
 8002d16:	e7fd      	b.n	8002d14 <Error_Handler+0x8>

08002d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d1c:	4b07      	ldr	r3, [pc, #28]	@ (8002d3c <HAL_MspInit+0x24>)
 8002d1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d20:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <HAL_MspInit+0x24>)
 8002d22:	2101      	movs	r1, #1
 8002d24:	430a      	orrs	r2, r1
 8002d26:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d28:	4b04      	ldr	r3, [pc, #16]	@ (8002d3c <HAL_MspInit+0x24>)
 8002d2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d2c:	4b03      	ldr	r3, [pc, #12]	@ (8002d3c <HAL_MspInit+0x24>)
 8002d2e:	2180      	movs	r1, #128	@ 0x80
 8002d30:	0549      	lsls	r1, r1, #21
 8002d32:	430a      	orrs	r2, r1
 8002d34:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d36:	46c0      	nop			@ (mov r8, r8)
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40021000 	.word	0x40021000

08002d40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	b089      	sub	sp, #36	@ 0x24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d48:	240c      	movs	r4, #12
 8002d4a:	193b      	adds	r3, r7, r4
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	2314      	movs	r3, #20
 8002d50:	001a      	movs	r2, r3
 8002d52:	2100      	movs	r1, #0
 8002d54:	f005 f8a2 	bl	8007e9c <memset>
  if(hi2c->Instance==I2C1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a22      	ldr	r2, [pc, #136]	@ (8002de8 <HAL_I2C_MspInit+0xa8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d13e      	bne.n	8002de0 <HAL_I2C_MspInit+0xa0>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d62:	4b22      	ldr	r3, [pc, #136]	@ (8002dec <HAL_I2C_MspInit+0xac>)
 8002d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d66:	4b21      	ldr	r3, [pc, #132]	@ (8002dec <HAL_I2C_MspInit+0xac>)
 8002d68:	2102      	movs	r1, #2
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dec <HAL_I2C_MspInit+0xac>)
 8002d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d72:	2202      	movs	r2, #2
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
 8002d78:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d7a:	193b      	adds	r3, r7, r4
 8002d7c:	2280      	movs	r2, #128	@ 0x80
 8002d7e:	0092      	lsls	r2, r2, #2
 8002d80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d82:	193b      	adds	r3, r7, r4
 8002d84:	2212      	movs	r2, #18
 8002d86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d88:	193b      	adds	r3, r7, r4
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d8e:	193b      	adds	r3, r7, r4
 8002d90:	2203      	movs	r2, #3
 8002d92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d94:	193b      	adds	r3, r7, r4
 8002d96:	2204      	movs	r2, #4
 8002d98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9a:	193b      	adds	r3, r7, r4
 8002d9c:	4a14      	ldr	r2, [pc, #80]	@ (8002df0 <HAL_I2C_MspInit+0xb0>)
 8002d9e:	0019      	movs	r1, r3
 8002da0:	0010      	movs	r0, r2
 8002da2:	f000 fc0f 	bl	80035c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002da6:	0021      	movs	r1, r4
 8002da8:	187b      	adds	r3, r7, r1
 8002daa:	2240      	movs	r2, #64	@ 0x40
 8002dac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	2212      	movs	r2, #18
 8002db2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	187b      	adds	r3, r7, r1
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dba:	187b      	adds	r3, r7, r1
 8002dbc:	2203      	movs	r2, #3
 8002dbe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002dc0:	187b      	adds	r3, r7, r1
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc6:	187b      	adds	r3, r7, r1
 8002dc8:	4a09      	ldr	r2, [pc, #36]	@ (8002df0 <HAL_I2C_MspInit+0xb0>)
 8002dca:	0019      	movs	r1, r3
 8002dcc:	0010      	movs	r0, r2
 8002dce:	f000 fbf9 	bl	80035c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002dd2:	4b06      	ldr	r3, [pc, #24]	@ (8002dec <HAL_I2C_MspInit+0xac>)
 8002dd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dd6:	4b05      	ldr	r3, [pc, #20]	@ (8002dec <HAL_I2C_MspInit+0xac>)
 8002dd8:	2180      	movs	r1, #128	@ 0x80
 8002dda:	0389      	lsls	r1, r1, #14
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002de0:	46c0      	nop			@ (mov r8, r8)
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b009      	add	sp, #36	@ 0x24
 8002de6:	bd90      	pop	{r4, r7, pc}
 8002de8:	40005400 	.word	0x40005400
 8002dec:	40021000 	.word	0x40021000
 8002df0:	50000400 	.word	0x50000400

08002df4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a0a      	ldr	r2, [pc, #40]	@ (8002e2c <HAL_RTC_MspInit+0x38>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d10e      	bne.n	8002e24 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002e06:	4b0a      	ldr	r3, [pc, #40]	@ (8002e30 <HAL_RTC_MspInit+0x3c>)
 8002e08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e0a:	4b09      	ldr	r3, [pc, #36]	@ (8002e30 <HAL_RTC_MspInit+0x3c>)
 8002e0c:	2180      	movs	r1, #128	@ 0x80
 8002e0e:	02c9      	lsls	r1, r1, #11
 8002e10:	430a      	orrs	r2, r1
 8002e12:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002e14:	2200      	movs	r2, #0
 8002e16:	2100      	movs	r1, #0
 8002e18:	2002      	movs	r0, #2
 8002e1a:	f000 fb19 	bl	8003450 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002e1e:	2002      	movs	r0, #2
 8002e20:	f000 fb2b 	bl	800347a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002e24:	46c0      	nop			@ (mov r8, r8)
 8002e26:	46bd      	mov	sp, r7
 8002e28:	b002      	add	sp, #8
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40002800 	.word	0x40002800
 8002e30:	40021000 	.word	0x40021000

08002e34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b08b      	sub	sp, #44	@ 0x2c
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3c:	2414      	movs	r4, #20
 8002e3e:	193b      	adds	r3, r7, r4
 8002e40:	0018      	movs	r0, r3
 8002e42:	2314      	movs	r3, #20
 8002e44:	001a      	movs	r2, r3
 8002e46:	2100      	movs	r1, #0
 8002e48:	f005 f828 	bl	8007e9c <memset>
  if(hspi->Instance==SPI1)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a28      	ldr	r2, [pc, #160]	@ (8002ef4 <HAL_SPI_MspInit+0xc0>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d14a      	bne.n	8002eec <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e56:	4b28      	ldr	r3, [pc, #160]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e5a:	4b27      	ldr	r3, [pc, #156]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e5c:	2180      	movs	r1, #128	@ 0x80
 8002e5e:	0149      	lsls	r1, r1, #5
 8002e60:	430a      	orrs	r2, r1
 8002e62:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e64:	4b24      	ldr	r3, [pc, #144]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e68:	4b23      	ldr	r3, [pc, #140]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e70:	4b21      	ldr	r3, [pc, #132]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e74:	2202      	movs	r2, #2
 8002e76:	4013      	ands	r3, r2
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e80:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e82:	2101      	movs	r1, #1
 8002e84:	430a      	orrs	r2, r1
 8002e86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef8 <HAL_SPI_MspInit+0xc4>)
 8002e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	4013      	ands	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8002e94:	193b      	adds	r3, r7, r4
 8002e96:	2208      	movs	r2, #8
 8002e98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9a:	193b      	adds	r3, r7, r4
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	193b      	adds	r3, r7, r4
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea6:	193b      	adds	r3, r7, r4
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002eac:	193b      	adds	r3, r7, r4
 8002eae:	2200      	movs	r2, #0
 8002eb0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8002eb2:	193b      	adds	r3, r7, r4
 8002eb4:	4a11      	ldr	r2, [pc, #68]	@ (8002efc <HAL_SPI_MspInit+0xc8>)
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	0010      	movs	r0, r2
 8002eba:	f000 fb83 	bl	80035c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8002ebe:	0021      	movs	r1, r4
 8002ec0:	187b      	adds	r3, r7, r1
 8002ec2:	22c0      	movs	r2, #192	@ 0xc0
 8002ec4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec6:	187b      	adds	r3, r7, r1
 8002ec8:	2202      	movs	r2, #2
 8002eca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	187b      	adds	r3, r7, r1
 8002ece:	2200      	movs	r2, #0
 8002ed0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed2:	187b      	adds	r3, r7, r1
 8002ed4:	2203      	movs	r2, #3
 8002ed6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002ed8:	187b      	adds	r3, r7, r1
 8002eda:	2200      	movs	r2, #0
 8002edc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ede:	187a      	adds	r2, r7, r1
 8002ee0:	23a0      	movs	r3, #160	@ 0xa0
 8002ee2:	05db      	lsls	r3, r3, #23
 8002ee4:	0011      	movs	r1, r2
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f000 fb6c 	bl	80035c4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002eec:	46c0      	nop			@ (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	b00b      	add	sp, #44	@ 0x2c
 8002ef2:	bd90      	pop	{r4, r7, pc}
 8002ef4:	40013000 	.word	0x40013000
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	50000400 	.word	0x50000400

08002f00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f00:	b590      	push	{r4, r7, lr}
 8002f02:	b089      	sub	sp, #36	@ 0x24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f08:	240c      	movs	r4, #12
 8002f0a:	193b      	adds	r3, r7, r4
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	2314      	movs	r3, #20
 8002f10:	001a      	movs	r2, r3
 8002f12:	2100      	movs	r1, #0
 8002f14:	f004 ffc2 	bl	8007e9c <memset>
  if(huart->Instance==USART2)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8002f90 <HAL_UART_MspInit+0x90>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d131      	bne.n	8002f86 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f22:	4b1c      	ldr	r3, [pc, #112]	@ (8002f94 <HAL_UART_MspInit+0x94>)
 8002f24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f26:	4b1b      	ldr	r3, [pc, #108]	@ (8002f94 <HAL_UART_MspInit+0x94>)
 8002f28:	2180      	movs	r1, #128	@ 0x80
 8002f2a:	0289      	lsls	r1, r1, #10
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f30:	4b18      	ldr	r3, [pc, #96]	@ (8002f94 <HAL_UART_MspInit+0x94>)
 8002f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f34:	4b17      	ldr	r3, [pc, #92]	@ (8002f94 <HAL_UART_MspInit+0x94>)
 8002f36:	2101      	movs	r1, #1
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f3c:	4b15      	ldr	r3, [pc, #84]	@ (8002f94 <HAL_UART_MspInit+0x94>)
 8002f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f40:	2201      	movs	r2, #1
 8002f42:	4013      	ands	r3, r2
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002f48:	0021      	movs	r1, r4
 8002f4a:	187b      	adds	r3, r7, r1
 8002f4c:	220c      	movs	r2, #12
 8002f4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f50:	187b      	adds	r3, r7, r1
 8002f52:	2202      	movs	r2, #2
 8002f54:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f56:	187b      	adds	r3, r7, r1
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5c:	187b      	adds	r3, r7, r1
 8002f5e:	2203      	movs	r2, #3
 8002f60:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002f62:	187b      	adds	r3, r7, r1
 8002f64:	2204      	movs	r2, #4
 8002f66:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f68:	187a      	adds	r2, r7, r1
 8002f6a:	23a0      	movs	r3, #160	@ 0xa0
 8002f6c:	05db      	lsls	r3, r3, #23
 8002f6e:	0011      	movs	r1, r2
 8002f70:	0018      	movs	r0, r3
 8002f72:	f000 fb27 	bl	80035c4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f76:	2200      	movs	r2, #0
 8002f78:	2100      	movs	r1, #0
 8002f7a:	201c      	movs	r0, #28
 8002f7c:	f000 fa68 	bl	8003450 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f80:	201c      	movs	r0, #28
 8002f82:	f000 fa7a 	bl	800347a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002f86:	46c0      	nop			@ (mov r8, r8)
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	b009      	add	sp, #36	@ 0x24
 8002f8c:	bd90      	pop	{r4, r7, pc}
 8002f8e:	46c0      	nop			@ (mov r8, r8)
 8002f90:	40004400 	.word	0x40004400
 8002f94:	40021000 	.word	0x40021000

08002f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f9c:	46c0      	nop			@ (mov r8, r8)
 8002f9e:	e7fd      	b.n	8002f9c <NMI_Handler+0x4>

08002fa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fa4:	46c0      	nop			@ (mov r8, r8)
 8002fa6:	e7fd      	b.n	8002fa4 <HardFault_Handler+0x4>

08002fa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002fac:	46c0      	nop			@ (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fb6:	46c0      	nop			@ (mov r8, r8)
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fc0:	f000 f95a 	bl	8003278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fc4:	46c0      	nop			@ (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002fd0:	4b03      	ldr	r3, [pc, #12]	@ (8002fe0 <RTC_IRQHandler+0x14>)
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f002 fdc4 	bl	8005b60 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002fd8:	46c0      	nop			@ (mov r8, r8)
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	46c0      	nop			@ (mov r8, r8)
 8002fe0:	20000244 	.word	0x20000244

08002fe4 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8002fe8:	2001      	movs	r0, #1
 8002fea:	f000 fc87 	bl	80038fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8002fee:	2002      	movs	r0, #2
 8002ff0:	f000 fc84 	bl	80038fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002ff4:	46c0      	nop			@ (mov r8, r8)
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8002ffe:	2010      	movs	r0, #16
 8003000:	f000 fc7c 	bl	80038fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8003004:	2380      	movs	r3, #128	@ 0x80
 8003006:	019b      	lsls	r3, r3, #6
 8003008:	0018      	movs	r0, r3
 800300a:	f000 fc77 	bl	80038fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800300e:	46c0      	nop			@ (mov r8, r8)
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003018:	4b03      	ldr	r3, [pc, #12]	@ (8003028 <USART2_IRQHandler+0x14>)
 800301a:	0018      	movs	r0, r3
 800301c:	f003 f83e 	bl	800609c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003020:	46c0      	nop			@ (mov r8, r8)
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	46c0      	nop			@ (mov r8, r8)
 8003028:	200002c0 	.word	0x200002c0

0800302c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  return 1;
 8003030:	2301      	movs	r3, #1
}
 8003032:	0018      	movs	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <_kill>:

int _kill(int pid, int sig)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003042:	f004 ff85 	bl	8007f50 <__errno>
 8003046:	0003      	movs	r3, r0
 8003048:	2216      	movs	r2, #22
 800304a:	601a      	str	r2, [r3, #0]
  return -1;
 800304c:	2301      	movs	r3, #1
 800304e:	425b      	negs	r3, r3
}
 8003050:	0018      	movs	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	b002      	add	sp, #8
 8003056:	bd80      	pop	{r7, pc}

08003058 <_exit>:

void _exit (int status)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003060:	2301      	movs	r3, #1
 8003062:	425a      	negs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	0011      	movs	r1, r2
 8003068:	0018      	movs	r0, r3
 800306a:	f7ff ffe5 	bl	8003038 <_kill>
  while (1) {}    /* Make sure we hang here */
 800306e:	46c0      	nop			@ (mov r8, r8)
 8003070:	e7fd      	b.n	800306e <_exit+0x16>

08003072 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b086      	sub	sp, #24
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	e00a      	b.n	800309a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003084:	e000      	b.n	8003088 <_read+0x16>
 8003086:	bf00      	nop
 8003088:	0001      	movs	r1, r0
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	1c5a      	adds	r2, r3, #1
 800308e:	60ba      	str	r2, [r7, #8]
 8003090:	b2ca      	uxtb	r2, r1
 8003092:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	3301      	adds	r3, #1
 8003098:	617b      	str	r3, [r7, #20]
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	429a      	cmp	r2, r3
 80030a0:	dbf0      	blt.n	8003084 <_read+0x12>
  }

  return len;
 80030a2:	687b      	ldr	r3, [r7, #4]
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b006      	add	sp, #24
 80030aa:	bd80      	pop	{r7, pc}

080030ac <_close>:
  }
  return len;
}

int _close(int file)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030b4:	2301      	movs	r3, #1
 80030b6:	425b      	negs	r3, r3
}
 80030b8:	0018      	movs	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b002      	add	sp, #8
 80030be:	bd80      	pop	{r7, pc}

080030c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	2280      	movs	r2, #128	@ 0x80
 80030ce:	0192      	lsls	r2, r2, #6
 80030d0:	605a      	str	r2, [r3, #4]
  return 0;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b002      	add	sp, #8
 80030da:	bd80      	pop	{r7, pc}

080030dc <_isatty>:

int _isatty(int file)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030e4:	2301      	movs	r3, #1
}
 80030e6:	0018      	movs	r0, r3
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b002      	add	sp, #8
 80030ec:	bd80      	pop	{r7, pc}

080030ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b084      	sub	sp, #16
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	0018      	movs	r0, r3
 80030fe:	46bd      	mov	sp, r7
 8003100:	b004      	add	sp, #16
 8003102:	bd80      	pop	{r7, pc}

08003104 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800310c:	4a14      	ldr	r2, [pc, #80]	@ (8003160 <_sbrk+0x5c>)
 800310e:	4b15      	ldr	r3, [pc, #84]	@ (8003164 <_sbrk+0x60>)
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003118:	4b13      	ldr	r3, [pc, #76]	@ (8003168 <_sbrk+0x64>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d102      	bne.n	8003126 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003120:	4b11      	ldr	r3, [pc, #68]	@ (8003168 <_sbrk+0x64>)
 8003122:	4a12      	ldr	r2, [pc, #72]	@ (800316c <_sbrk+0x68>)
 8003124:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003126:	4b10      	ldr	r3, [pc, #64]	@ (8003168 <_sbrk+0x64>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	18d3      	adds	r3, r2, r3
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	429a      	cmp	r2, r3
 8003132:	d207      	bcs.n	8003144 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003134:	f004 ff0c 	bl	8007f50 <__errno>
 8003138:	0003      	movs	r3, r0
 800313a:	220c      	movs	r2, #12
 800313c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800313e:	2301      	movs	r3, #1
 8003140:	425b      	negs	r3, r3
 8003142:	e009      	b.n	8003158 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003144:	4b08      	ldr	r3, [pc, #32]	@ (8003168 <_sbrk+0x64>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800314a:	4b07      	ldr	r3, [pc, #28]	@ (8003168 <_sbrk+0x64>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	18d2      	adds	r2, r2, r3
 8003152:	4b05      	ldr	r3, [pc, #20]	@ (8003168 <_sbrk+0x64>)
 8003154:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003156:	68fb      	ldr	r3, [r7, #12]
}
 8003158:	0018      	movs	r0, r3
 800315a:	46bd      	mov	sp, r7
 800315c:	b006      	add	sp, #24
 800315e:	bd80      	pop	{r7, pc}
 8003160:	20005000 	.word	0x20005000
 8003164:	00000400 	.word	0x00000400
 8003168:	20000348 	.word	0x20000348
 800316c:	200004a0 	.word	0x200004a0

08003170 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003174:	46c0      	nop			@ (mov r8, r8)
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
	...

0800317c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800317c:	480d      	ldr	r0, [pc, #52]	@ (80031b4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800317e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003180:	f7ff fff6 	bl	8003170 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003184:	480c      	ldr	r0, [pc, #48]	@ (80031b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003186:	490d      	ldr	r1, [pc, #52]	@ (80031bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003188:	4a0d      	ldr	r2, [pc, #52]	@ (80031c0 <LoopForever+0xe>)
  movs r3, #0
 800318a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800318c:	e002      	b.n	8003194 <LoopCopyDataInit>

0800318e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800318e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003192:	3304      	adds	r3, #4

08003194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003198:	d3f9      	bcc.n	800318e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800319a:	4a0a      	ldr	r2, [pc, #40]	@ (80031c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800319c:	4c0a      	ldr	r4, [pc, #40]	@ (80031c8 <LoopForever+0x16>)
  movs r3, #0
 800319e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031a0:	e001      	b.n	80031a6 <LoopFillZerobss>

080031a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031a4:	3204      	adds	r2, #4

080031a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031a8:	d3fb      	bcc.n	80031a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031aa:	f004 fed7 	bl	8007f5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031ae:	f7ff fae9 	bl	8002784 <main>

080031b2 <LoopForever>:

LoopForever:
    b LoopForever
 80031b2:	e7fe      	b.n	80031b2 <LoopForever>
   ldr   r0, =_estack
 80031b4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80031b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031bc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80031c0:	0800a1a4 	.word	0x0800a1a4
  ldr r2, =_sbss
 80031c4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80031c8:	2000049c 	.word	0x2000049c

080031cc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031cc:	e7fe      	b.n	80031cc <ADC1_COMP_IRQHandler>
	...

080031d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031d6:	1dfb      	adds	r3, r7, #7
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80031dc:	4b0b      	ldr	r3, [pc, #44]	@ (800320c <HAL_Init+0x3c>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <HAL_Init+0x3c>)
 80031e2:	2140      	movs	r1, #64	@ 0x40
 80031e4:	430a      	orrs	r2, r1
 80031e6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031e8:	2000      	movs	r0, #0
 80031ea:	f000 f811 	bl	8003210 <HAL_InitTick>
 80031ee:	1e03      	subs	r3, r0, #0
 80031f0:	d003      	beq.n	80031fa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80031f2:	1dfb      	adds	r3, r7, #7
 80031f4:	2201      	movs	r2, #1
 80031f6:	701a      	strb	r2, [r3, #0]
 80031f8:	e001      	b.n	80031fe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80031fa:	f7ff fd8d 	bl	8002d18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031fe:	1dfb      	adds	r3, r7, #7
 8003200:	781b      	ldrb	r3, [r3, #0]
}
 8003202:	0018      	movs	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	b002      	add	sp, #8
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			@ (mov r8, r8)
 800320c:	40022000 	.word	0x40022000

08003210 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003210:	b590      	push	{r4, r7, lr}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003218:	4b14      	ldr	r3, [pc, #80]	@ (800326c <HAL_InitTick+0x5c>)
 800321a:	681c      	ldr	r4, [r3, #0]
 800321c:	4b14      	ldr	r3, [pc, #80]	@ (8003270 <HAL_InitTick+0x60>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	0019      	movs	r1, r3
 8003222:	23fa      	movs	r3, #250	@ 0xfa
 8003224:	0098      	lsls	r0, r3, #2
 8003226:	f7fc ff8b 	bl	8000140 <__udivsi3>
 800322a:	0003      	movs	r3, r0
 800322c:	0019      	movs	r1, r3
 800322e:	0020      	movs	r0, r4
 8003230:	f7fc ff86 	bl	8000140 <__udivsi3>
 8003234:	0003      	movs	r3, r0
 8003236:	0018      	movs	r0, r3
 8003238:	f000 f92f 	bl	800349a <HAL_SYSTICK_Config>
 800323c:	1e03      	subs	r3, r0, #0
 800323e:	d001      	beq.n	8003244 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e00f      	b.n	8003264 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d80b      	bhi.n	8003262 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	2301      	movs	r3, #1
 800324e:	425b      	negs	r3, r3
 8003250:	2200      	movs	r2, #0
 8003252:	0018      	movs	r0, r3
 8003254:	f000 f8fc 	bl	8003450 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003258:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <HAL_InitTick+0x64>)
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
 8003260:	e000      	b.n	8003264 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b003      	add	sp, #12
 800326a:	bd90      	pop	{r4, r7, pc}
 800326c:	20000000 	.word	0x20000000
 8003270:	20000008 	.word	0x20000008
 8003274:	20000004 	.word	0x20000004

08003278 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800327c:	4b05      	ldr	r3, [pc, #20]	@ (8003294 <HAL_IncTick+0x1c>)
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	001a      	movs	r2, r3
 8003282:	4b05      	ldr	r3, [pc, #20]	@ (8003298 <HAL_IncTick+0x20>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	18d2      	adds	r2, r2, r3
 8003288:	4b03      	ldr	r3, [pc, #12]	@ (8003298 <HAL_IncTick+0x20>)
 800328a:	601a      	str	r2, [r3, #0]
}
 800328c:	46c0      	nop			@ (mov r8, r8)
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	20000008 	.word	0x20000008
 8003298:	2000034c 	.word	0x2000034c

0800329c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  return uwTick;
 80032a0:	4b02      	ldr	r3, [pc, #8]	@ (80032ac <HAL_GetTick+0x10>)
 80032a2:	681b      	ldr	r3, [r3, #0]
}
 80032a4:	0018      	movs	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	2000034c 	.word	0x2000034c

080032b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032b8:	f7ff fff0 	bl	800329c <HAL_GetTick>
 80032bc:	0003      	movs	r3, r0
 80032be:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	3301      	adds	r3, #1
 80032c8:	d005      	beq.n	80032d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ca:	4b0a      	ldr	r3, [pc, #40]	@ (80032f4 <HAL_Delay+0x44>)
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	001a      	movs	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	189b      	adds	r3, r3, r2
 80032d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032d6:	46c0      	nop			@ (mov r8, r8)
 80032d8:	f7ff ffe0 	bl	800329c <HAL_GetTick>
 80032dc:	0002      	movs	r2, r0
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d8f7      	bhi.n	80032d8 <HAL_Delay+0x28>
  {
  }
}
 80032e8:	46c0      	nop			@ (mov r8, r8)
 80032ea:	46c0      	nop			@ (mov r8, r8)
 80032ec:	46bd      	mov	sp, r7
 80032ee:	b004      	add	sp, #16
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	46c0      	nop			@ (mov r8, r8)
 80032f4:	20000008 	.word	0x20000008

080032f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	0002      	movs	r2, r0
 8003300:	1dfb      	adds	r3, r7, #7
 8003302:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003304:	1dfb      	adds	r3, r7, #7
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	2b7f      	cmp	r3, #127	@ 0x7f
 800330a:	d809      	bhi.n	8003320 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800330c:	1dfb      	adds	r3, r7, #7
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	001a      	movs	r2, r3
 8003312:	231f      	movs	r3, #31
 8003314:	401a      	ands	r2, r3
 8003316:	4b04      	ldr	r3, [pc, #16]	@ (8003328 <__NVIC_EnableIRQ+0x30>)
 8003318:	2101      	movs	r1, #1
 800331a:	4091      	lsls	r1, r2
 800331c:	000a      	movs	r2, r1
 800331e:	601a      	str	r2, [r3, #0]
  }
}
 8003320:	46c0      	nop			@ (mov r8, r8)
 8003322:	46bd      	mov	sp, r7
 8003324:	b002      	add	sp, #8
 8003326:	bd80      	pop	{r7, pc}
 8003328:	e000e100 	.word	0xe000e100

0800332c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800332c:	b590      	push	{r4, r7, lr}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	0002      	movs	r2, r0
 8003334:	6039      	str	r1, [r7, #0]
 8003336:	1dfb      	adds	r3, r7, #7
 8003338:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800333a:	1dfb      	adds	r3, r7, #7
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003340:	d828      	bhi.n	8003394 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003342:	4a2f      	ldr	r2, [pc, #188]	@ (8003400 <__NVIC_SetPriority+0xd4>)
 8003344:	1dfb      	adds	r3, r7, #7
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	b25b      	sxtb	r3, r3
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	33c0      	adds	r3, #192	@ 0xc0
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	589b      	ldr	r3, [r3, r2]
 8003352:	1dfa      	adds	r2, r7, #7
 8003354:	7812      	ldrb	r2, [r2, #0]
 8003356:	0011      	movs	r1, r2
 8003358:	2203      	movs	r2, #3
 800335a:	400a      	ands	r2, r1
 800335c:	00d2      	lsls	r2, r2, #3
 800335e:	21ff      	movs	r1, #255	@ 0xff
 8003360:	4091      	lsls	r1, r2
 8003362:	000a      	movs	r2, r1
 8003364:	43d2      	mvns	r2, r2
 8003366:	401a      	ands	r2, r3
 8003368:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	019b      	lsls	r3, r3, #6
 800336e:	22ff      	movs	r2, #255	@ 0xff
 8003370:	401a      	ands	r2, r3
 8003372:	1dfb      	adds	r3, r7, #7
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	0018      	movs	r0, r3
 8003378:	2303      	movs	r3, #3
 800337a:	4003      	ands	r3, r0
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003380:	481f      	ldr	r0, [pc, #124]	@ (8003400 <__NVIC_SetPriority+0xd4>)
 8003382:	1dfb      	adds	r3, r7, #7
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	b25b      	sxtb	r3, r3
 8003388:	089b      	lsrs	r3, r3, #2
 800338a:	430a      	orrs	r2, r1
 800338c:	33c0      	adds	r3, #192	@ 0xc0
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003392:	e031      	b.n	80033f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003394:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <__NVIC_SetPriority+0xd8>)
 8003396:	1dfb      	adds	r3, r7, #7
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	0019      	movs	r1, r3
 800339c:	230f      	movs	r3, #15
 800339e:	400b      	ands	r3, r1
 80033a0:	3b08      	subs	r3, #8
 80033a2:	089b      	lsrs	r3, r3, #2
 80033a4:	3306      	adds	r3, #6
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	18d3      	adds	r3, r2, r3
 80033aa:	3304      	adds	r3, #4
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	1dfa      	adds	r2, r7, #7
 80033b0:	7812      	ldrb	r2, [r2, #0]
 80033b2:	0011      	movs	r1, r2
 80033b4:	2203      	movs	r2, #3
 80033b6:	400a      	ands	r2, r1
 80033b8:	00d2      	lsls	r2, r2, #3
 80033ba:	21ff      	movs	r1, #255	@ 0xff
 80033bc:	4091      	lsls	r1, r2
 80033be:	000a      	movs	r2, r1
 80033c0:	43d2      	mvns	r2, r2
 80033c2:	401a      	ands	r2, r3
 80033c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	019b      	lsls	r3, r3, #6
 80033ca:	22ff      	movs	r2, #255	@ 0xff
 80033cc:	401a      	ands	r2, r3
 80033ce:	1dfb      	adds	r3, r7, #7
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	0018      	movs	r0, r3
 80033d4:	2303      	movs	r3, #3
 80033d6:	4003      	ands	r3, r0
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033dc:	4809      	ldr	r0, [pc, #36]	@ (8003404 <__NVIC_SetPriority+0xd8>)
 80033de:	1dfb      	adds	r3, r7, #7
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	001c      	movs	r4, r3
 80033e4:	230f      	movs	r3, #15
 80033e6:	4023      	ands	r3, r4
 80033e8:	3b08      	subs	r3, #8
 80033ea:	089b      	lsrs	r3, r3, #2
 80033ec:	430a      	orrs	r2, r1
 80033ee:	3306      	adds	r3, #6
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	18c3      	adds	r3, r0, r3
 80033f4:	3304      	adds	r3, #4
 80033f6:	601a      	str	r2, [r3, #0]
}
 80033f8:	46c0      	nop			@ (mov r8, r8)
 80033fa:	46bd      	mov	sp, r7
 80033fc:	b003      	add	sp, #12
 80033fe:	bd90      	pop	{r4, r7, pc}
 8003400:	e000e100 	.word	0xe000e100
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	1e5a      	subs	r2, r3, #1
 8003414:	2380      	movs	r3, #128	@ 0x80
 8003416:	045b      	lsls	r3, r3, #17
 8003418:	429a      	cmp	r2, r3
 800341a:	d301      	bcc.n	8003420 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800341c:	2301      	movs	r3, #1
 800341e:	e010      	b.n	8003442 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003420:	4b0a      	ldr	r3, [pc, #40]	@ (800344c <SysTick_Config+0x44>)
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	3a01      	subs	r2, #1
 8003426:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003428:	2301      	movs	r3, #1
 800342a:	425b      	negs	r3, r3
 800342c:	2103      	movs	r1, #3
 800342e:	0018      	movs	r0, r3
 8003430:	f7ff ff7c 	bl	800332c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003434:	4b05      	ldr	r3, [pc, #20]	@ (800344c <SysTick_Config+0x44>)
 8003436:	2200      	movs	r2, #0
 8003438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800343a:	4b04      	ldr	r3, [pc, #16]	@ (800344c <SysTick_Config+0x44>)
 800343c:	2207      	movs	r2, #7
 800343e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003440:	2300      	movs	r3, #0
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	b002      	add	sp, #8
 8003448:	bd80      	pop	{r7, pc}
 800344a:	46c0      	nop			@ (mov r8, r8)
 800344c:	e000e010 	.word	0xe000e010

08003450 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	60b9      	str	r1, [r7, #8]
 8003458:	607a      	str	r2, [r7, #4]
 800345a:	210f      	movs	r1, #15
 800345c:	187b      	adds	r3, r7, r1
 800345e:	1c02      	adds	r2, r0, #0
 8003460:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	187b      	adds	r3, r7, r1
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	b25b      	sxtb	r3, r3
 800346a:	0011      	movs	r1, r2
 800346c:	0018      	movs	r0, r3
 800346e:	f7ff ff5d 	bl	800332c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8003472:	46c0      	nop			@ (mov r8, r8)
 8003474:	46bd      	mov	sp, r7
 8003476:	b004      	add	sp, #16
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b082      	sub	sp, #8
 800347e:	af00      	add	r7, sp, #0
 8003480:	0002      	movs	r2, r0
 8003482:	1dfb      	adds	r3, r7, #7
 8003484:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003486:	1dfb      	adds	r3, r7, #7
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	b25b      	sxtb	r3, r3
 800348c:	0018      	movs	r0, r3
 800348e:	f7ff ff33 	bl	80032f8 <__NVIC_EnableIRQ>
}
 8003492:	46c0      	nop			@ (mov r8, r8)
 8003494:	46bd      	mov	sp, r7
 8003496:	b002      	add	sp, #8
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	0018      	movs	r0, r3
 80034a6:	f7ff ffaf 	bl	8003408 <SysTick_Config>
 80034aa:	0003      	movs	r3, r0
}
 80034ac:	0018      	movs	r0, r3
 80034ae:	46bd      	mov	sp, r7
 80034b0:	b002      	add	sp, #8
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034bc:	230f      	movs	r3, #15
 80034be:	18fb      	adds	r3, r7, r3
 80034c0:	2200      	movs	r2, #0
 80034c2:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2225      	movs	r2, #37	@ 0x25
 80034c8:	5c9b      	ldrb	r3, [r3, r2]
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d008      	beq.n	80034e2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2204      	movs	r2, #4
 80034d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2224      	movs	r2, #36	@ 0x24
 80034da:	2100      	movs	r1, #0
 80034dc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e024      	b.n	800352c <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	210e      	movs	r1, #14
 80034ee:	438a      	bics	r2, r1
 80034f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2101      	movs	r1, #1
 80034fe:	438a      	bics	r2, r1
 8003500:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003506:	221c      	movs	r2, #28
 8003508:	401a      	ands	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	2101      	movs	r1, #1
 8003510:	4091      	lsls	r1, r2
 8003512:	000a      	movs	r2, r1
 8003514:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2225      	movs	r2, #37	@ 0x25
 800351a:	2101      	movs	r1, #1
 800351c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2224      	movs	r2, #36	@ 0x24
 8003522:	2100      	movs	r1, #0
 8003524:	5499      	strb	r1, [r3, r2]

    return status;
 8003526:	230f      	movs	r3, #15
 8003528:	18fb      	adds	r3, r7, r3
 800352a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800352c:	0018      	movs	r0, r3
 800352e:	46bd      	mov	sp, r7
 8003530:	b004      	add	sp, #16
 8003532:	bd80      	pop	{r7, pc}

08003534 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800353c:	210f      	movs	r1, #15
 800353e:	187b      	adds	r3, r7, r1
 8003540:	2200      	movs	r2, #0
 8003542:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2225      	movs	r2, #37	@ 0x25
 8003548:	5c9b      	ldrb	r3, [r3, r2]
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d006      	beq.n	800355e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2204      	movs	r2, #4
 8003554:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003556:	187b      	adds	r3, r7, r1
 8003558:	2201      	movs	r2, #1
 800355a:	701a      	strb	r2, [r3, #0]
 800355c:	e02a      	b.n	80035b4 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	210e      	movs	r1, #14
 800356a:	438a      	bics	r2, r1
 800356c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2101      	movs	r1, #1
 800357a:	438a      	bics	r2, r1
 800357c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003582:	221c      	movs	r2, #28
 8003584:	401a      	ands	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358a:	2101      	movs	r1, #1
 800358c:	4091      	lsls	r1, r2
 800358e:	000a      	movs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2225      	movs	r2, #37	@ 0x25
 8003596:	2101      	movs	r1, #1
 8003598:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2224      	movs	r2, #36	@ 0x24
 800359e:	2100      	movs	r1, #0
 80035a0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d004      	beq.n	80035b4 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	0010      	movs	r0, r2
 80035b2:	4798      	blx	r3
    }
  }
  return status;
 80035b4:	230f      	movs	r3, #15
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	781b      	ldrb	r3, [r3, #0]
}
 80035ba:	0018      	movs	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	b004      	add	sp, #16
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80035da:	e155      	b.n	8003888 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2101      	movs	r1, #1
 80035e2:	697a      	ldr	r2, [r7, #20]
 80035e4:	4091      	lsls	r1, r2
 80035e6:	000a      	movs	r2, r1
 80035e8:	4013      	ands	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d100      	bne.n	80035f4 <HAL_GPIO_Init+0x30>
 80035f2:	e146      	b.n	8003882 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2203      	movs	r2, #3
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d005      	beq.n	800360c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2203      	movs	r2, #3
 8003606:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003608:	2b02      	cmp	r3, #2
 800360a:	d130      	bne.n	800366e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	2203      	movs	r2, #3
 8003618:	409a      	lsls	r2, r3
 800361a:	0013      	movs	r3, r2
 800361c:	43da      	mvns	r2, r3
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	409a      	lsls	r2, r3
 800362e:	0013      	movs	r3, r2
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003642:	2201      	movs	r2, #1
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	409a      	lsls	r2, r3
 8003648:	0013      	movs	r3, r2
 800364a:	43da      	mvns	r2, r3
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	2201      	movs	r2, #1
 800365a:	401a      	ands	r2, r3
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	409a      	lsls	r2, r3
 8003660:	0013      	movs	r3, r2
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2203      	movs	r2, #3
 8003674:	4013      	ands	r3, r2
 8003676:	2b03      	cmp	r3, #3
 8003678:	d017      	beq.n	80036aa <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	2203      	movs	r2, #3
 8003686:	409a      	lsls	r2, r3
 8003688:	0013      	movs	r3, r2
 800368a:	43da      	mvns	r2, r3
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	409a      	lsls	r2, r3
 800369c:	0013      	movs	r3, r2
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2203      	movs	r2, #3
 80036b0:	4013      	ands	r3, r2
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d123      	bne.n	80036fe <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	08da      	lsrs	r2, r3, #3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3208      	adds	r2, #8
 80036be:	0092      	lsls	r2, r2, #2
 80036c0:	58d3      	ldr	r3, [r2, r3]
 80036c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	2207      	movs	r2, #7
 80036c8:	4013      	ands	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	220f      	movs	r2, #15
 80036ce:	409a      	lsls	r2, r3
 80036d0:	0013      	movs	r3, r2
 80036d2:	43da      	mvns	r2, r3
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	691a      	ldr	r2, [r3, #16]
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	2107      	movs	r1, #7
 80036e2:	400b      	ands	r3, r1
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	409a      	lsls	r2, r3
 80036e8:	0013      	movs	r3, r2
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	08da      	lsrs	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3208      	adds	r2, #8
 80036f8:	0092      	lsls	r2, r2, #2
 80036fa:	6939      	ldr	r1, [r7, #16]
 80036fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	2203      	movs	r2, #3
 800370a:	409a      	lsls	r2, r3
 800370c:	0013      	movs	r3, r2
 800370e:	43da      	mvns	r2, r3
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	4013      	ands	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2203      	movs	r2, #3
 800371c:	401a      	ands	r2, r3
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	409a      	lsls	r2, r3
 8003724:	0013      	movs	r3, r2
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	23c0      	movs	r3, #192	@ 0xc0
 8003738:	029b      	lsls	r3, r3, #10
 800373a:	4013      	ands	r3, r2
 800373c:	d100      	bne.n	8003740 <HAL_GPIO_Init+0x17c>
 800373e:	e0a0      	b.n	8003882 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003740:	4b57      	ldr	r3, [pc, #348]	@ (80038a0 <HAL_GPIO_Init+0x2dc>)
 8003742:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003744:	4b56      	ldr	r3, [pc, #344]	@ (80038a0 <HAL_GPIO_Init+0x2dc>)
 8003746:	2101      	movs	r1, #1
 8003748:	430a      	orrs	r2, r1
 800374a:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800374c:	4a55      	ldr	r2, [pc, #340]	@ (80038a4 <HAL_GPIO_Init+0x2e0>)
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	089b      	lsrs	r3, r3, #2
 8003752:	3302      	adds	r3, #2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	589b      	ldr	r3, [r3, r2]
 8003758:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	2203      	movs	r2, #3
 800375e:	4013      	ands	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	220f      	movs	r2, #15
 8003764:	409a      	lsls	r2, r3
 8003766:	0013      	movs	r3, r2
 8003768:	43da      	mvns	r2, r3
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	4013      	ands	r3, r2
 800376e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	23a0      	movs	r3, #160	@ 0xa0
 8003774:	05db      	lsls	r3, r3, #23
 8003776:	429a      	cmp	r2, r3
 8003778:	d01f      	beq.n	80037ba <HAL_GPIO_Init+0x1f6>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a4a      	ldr	r2, [pc, #296]	@ (80038a8 <HAL_GPIO_Init+0x2e4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d019      	beq.n	80037b6 <HAL_GPIO_Init+0x1f2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a49      	ldr	r2, [pc, #292]	@ (80038ac <HAL_GPIO_Init+0x2e8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d013      	beq.n	80037b2 <HAL_GPIO_Init+0x1ee>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a48      	ldr	r2, [pc, #288]	@ (80038b0 <HAL_GPIO_Init+0x2ec>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d00d      	beq.n	80037ae <HAL_GPIO_Init+0x1ea>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a47      	ldr	r2, [pc, #284]	@ (80038b4 <HAL_GPIO_Init+0x2f0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d007      	beq.n	80037aa <HAL_GPIO_Init+0x1e6>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a46      	ldr	r2, [pc, #280]	@ (80038b8 <HAL_GPIO_Init+0x2f4>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d101      	bne.n	80037a6 <HAL_GPIO_Init+0x1e2>
 80037a2:	2305      	movs	r3, #5
 80037a4:	e00a      	b.n	80037bc <HAL_GPIO_Init+0x1f8>
 80037a6:	2306      	movs	r3, #6
 80037a8:	e008      	b.n	80037bc <HAL_GPIO_Init+0x1f8>
 80037aa:	2304      	movs	r3, #4
 80037ac:	e006      	b.n	80037bc <HAL_GPIO_Init+0x1f8>
 80037ae:	2303      	movs	r3, #3
 80037b0:	e004      	b.n	80037bc <HAL_GPIO_Init+0x1f8>
 80037b2:	2302      	movs	r3, #2
 80037b4:	e002      	b.n	80037bc <HAL_GPIO_Init+0x1f8>
 80037b6:	2301      	movs	r3, #1
 80037b8:	e000      	b.n	80037bc <HAL_GPIO_Init+0x1f8>
 80037ba:	2300      	movs	r3, #0
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	2103      	movs	r1, #3
 80037c0:	400a      	ands	r2, r1
 80037c2:	0092      	lsls	r2, r2, #2
 80037c4:	4093      	lsls	r3, r2
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037cc:	4935      	ldr	r1, [pc, #212]	@ (80038a4 <HAL_GPIO_Init+0x2e0>)
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	089b      	lsrs	r3, r3, #2
 80037d2:	3302      	adds	r3, #2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037da:	4b38      	ldr	r3, [pc, #224]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	43da      	mvns	r2, r3
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	4013      	ands	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685a      	ldr	r2, [r3, #4]
 80037ee:	2380      	movs	r3, #128	@ 0x80
 80037f0:	035b      	lsls	r3, r3, #13
 80037f2:	4013      	ands	r3, r2
 80037f4:	d003      	beq.n	80037fe <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80037fe:	4b2f      	ldr	r3, [pc, #188]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003804:	4b2d      	ldr	r3, [pc, #180]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	43da      	mvns	r2, r3
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4013      	ands	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	2380      	movs	r3, #128	@ 0x80
 800381a:	039b      	lsls	r3, r3, #14
 800381c:	4013      	ands	r3, r2
 800381e:	d003      	beq.n	8003828 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003828:	4b24      	ldr	r3, [pc, #144]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800382e:	4b23      	ldr	r3, [pc, #140]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	43da      	mvns	r2, r3
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	4013      	ands	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	2380      	movs	r3, #128	@ 0x80
 8003844:	029b      	lsls	r3, r3, #10
 8003846:	4013      	ands	r3, r2
 8003848:	d003      	beq.n	8003852 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	4313      	orrs	r3, r2
 8003850:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003852:	4b1a      	ldr	r3, [pc, #104]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003858:	4b18      	ldr	r3, [pc, #96]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	43da      	mvns	r2, r3
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	4013      	ands	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	2380      	movs	r3, #128	@ 0x80
 800386e:	025b      	lsls	r3, r3, #9
 8003870:	4013      	ands	r3, r2
 8003872:	d003      	beq.n	800387c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800387c:	4b0f      	ldr	r3, [pc, #60]	@ (80038bc <HAL_GPIO_Init+0x2f8>)
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	3301      	adds	r3, #1
 8003886:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	40da      	lsrs	r2, r3
 8003890:	1e13      	subs	r3, r2, #0
 8003892:	d000      	beq.n	8003896 <HAL_GPIO_Init+0x2d2>
 8003894:	e6a2      	b.n	80035dc <HAL_GPIO_Init+0x18>
  }
}
 8003896:	46c0      	nop			@ (mov r8, r8)
 8003898:	46c0      	nop			@ (mov r8, r8)
 800389a:	46bd      	mov	sp, r7
 800389c:	b006      	add	sp, #24
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40010000 	.word	0x40010000
 80038a8:	50000400 	.word	0x50000400
 80038ac:	50000800 	.word	0x50000800
 80038b0:	50000c00 	.word	0x50000c00
 80038b4:	50001000 	.word	0x50001000
 80038b8:	50001c00 	.word	0x50001c00
 80038bc:	40010400 	.word	0x40010400

080038c0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	0008      	movs	r0, r1
 80038ca:	0011      	movs	r1, r2
 80038cc:	1cbb      	adds	r3, r7, #2
 80038ce:	1c02      	adds	r2, r0, #0
 80038d0:	801a      	strh	r2, [r3, #0]
 80038d2:	1c7b      	adds	r3, r7, #1
 80038d4:	1c0a      	adds	r2, r1, #0
 80038d6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038d8:	1c7b      	adds	r3, r7, #1
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d004      	beq.n	80038ea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038e0:	1cbb      	adds	r3, r7, #2
 80038e2:	881a      	ldrh	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80038e8:	e003      	b.n	80038f2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80038ea:	1cbb      	adds	r3, r7, #2
 80038ec:	881a      	ldrh	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80038f2:	46c0      	nop			@ (mov r8, r8)
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b002      	add	sp, #8
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	0002      	movs	r2, r0
 8003904:	1dbb      	adds	r3, r7, #6
 8003906:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003908:	4b09      	ldr	r3, [pc, #36]	@ (8003930 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	1dba      	adds	r2, r7, #6
 800390e:	8812      	ldrh	r2, [r2, #0]
 8003910:	4013      	ands	r3, r2
 8003912:	d008      	beq.n	8003926 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003914:	4b06      	ldr	r3, [pc, #24]	@ (8003930 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003916:	1dba      	adds	r2, r7, #6
 8003918:	8812      	ldrh	r2, [r2, #0]
 800391a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800391c:	1dbb      	adds	r3, r7, #6
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	0018      	movs	r0, r3
 8003922:	f000 f807 	bl	8003934 <HAL_GPIO_EXTI_Callback>
  }
}
 8003926:	46c0      	nop			@ (mov r8, r8)
 8003928:	46bd      	mov	sp, r7
 800392a:	b002      	add	sp, #8
 800392c:	bd80      	pop	{r7, pc}
 800392e:	46c0      	nop			@ (mov r8, r8)
 8003930:	40010400 	.word	0x40010400

08003934 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	0002      	movs	r2, r0
 800393c:	1dbb      	adds	r3, r7, #6
 800393e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003940:	46c0      	nop			@ (mov r8, r8)
 8003942:	46bd      	mov	sp, r7
 8003944:	b002      	add	sp, #8
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e08f      	b.n	8003a7a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2241      	movs	r2, #65	@ 0x41
 800395e:	5c9b      	ldrb	r3, [r3, r2]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d107      	bne.n	8003976 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2240      	movs	r2, #64	@ 0x40
 800396a:	2100      	movs	r1, #0
 800396c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	0018      	movs	r0, r3
 8003972:	f7ff f9e5 	bl	8002d40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2241      	movs	r2, #65	@ 0x41
 800397a:	2124      	movs	r1, #36	@ 0x24
 800397c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2101      	movs	r1, #1
 800398a:	438a      	bics	r2, r1
 800398c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	493b      	ldr	r1, [pc, #236]	@ (8003a84 <HAL_I2C_Init+0x13c>)
 8003998:	400a      	ands	r2, r1
 800399a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4938      	ldr	r1, [pc, #224]	@ (8003a88 <HAL_I2C_Init+0x140>)
 80039a8:	400a      	ands	r2, r1
 80039aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d108      	bne.n	80039c6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2180      	movs	r1, #128	@ 0x80
 80039be:	0209      	lsls	r1, r1, #8
 80039c0:	430a      	orrs	r2, r1
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	e007      	b.n	80039d6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	689a      	ldr	r2, [r3, #8]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2184      	movs	r1, #132	@ 0x84
 80039d0:	0209      	lsls	r1, r1, #8
 80039d2:	430a      	orrs	r2, r1
 80039d4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d109      	bne.n	80039f2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2180      	movs	r1, #128	@ 0x80
 80039ea:	0109      	lsls	r1, r1, #4
 80039ec:	430a      	orrs	r2, r1
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	e007      	b.n	8003a02 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4923      	ldr	r1, [pc, #140]	@ (8003a8c <HAL_I2C_Init+0x144>)
 80039fe:	400a      	ands	r2, r1
 8003a00:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4920      	ldr	r1, [pc, #128]	@ (8003a90 <HAL_I2C_Init+0x148>)
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68da      	ldr	r2, [r3, #12]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	491a      	ldr	r1, [pc, #104]	@ (8003a88 <HAL_I2C_Init+0x140>)
 8003a1e:	400a      	ands	r2, r1
 8003a20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691a      	ldr	r2, [r3, #16]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	69d9      	ldr	r1, [r3, #28]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a1a      	ldr	r2, [r3, #32]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2101      	movs	r1, #1
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2241      	movs	r2, #65	@ 0x41
 8003a66:	2120      	movs	r1, #32
 8003a68:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2242      	movs	r2, #66	@ 0x42
 8003a74:	2100      	movs	r1, #0
 8003a76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	b002      	add	sp, #8
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	46c0      	nop			@ (mov r8, r8)
 8003a84:	f0ffffff 	.word	0xf0ffffff
 8003a88:	ffff7fff 	.word	0xffff7fff
 8003a8c:	fffff7ff 	.word	0xfffff7ff
 8003a90:	02008000 	.word	0x02008000

08003a94 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a94:	b590      	push	{r4, r7, lr}
 8003a96:	b089      	sub	sp, #36	@ 0x24
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	000c      	movs	r4, r1
 8003a9e:	0010      	movs	r0, r2
 8003aa0:	0019      	movs	r1, r3
 8003aa2:	230a      	movs	r3, #10
 8003aa4:	18fb      	adds	r3, r7, r3
 8003aa6:	1c22      	adds	r2, r4, #0
 8003aa8:	801a      	strh	r2, [r3, #0]
 8003aaa:	2308      	movs	r3, #8
 8003aac:	18fb      	adds	r3, r7, r3
 8003aae:	1c02      	adds	r2, r0, #0
 8003ab0:	801a      	strh	r2, [r3, #0]
 8003ab2:	1dbb      	adds	r3, r7, #6
 8003ab4:	1c0a      	adds	r2, r1, #0
 8003ab6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2241      	movs	r2, #65	@ 0x41
 8003abc:	5c9b      	ldrb	r3, [r3, r2]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	d000      	beq.n	8003ac6 <HAL_I2C_Mem_Write+0x32>
 8003ac4:	e10c      	b.n	8003ce0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d004      	beq.n	8003ad6 <HAL_I2C_Mem_Write+0x42>
 8003acc:	232c      	movs	r3, #44	@ 0x2c
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	881b      	ldrh	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d105      	bne.n	8003ae2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2280      	movs	r2, #128	@ 0x80
 8003ada:	0092      	lsls	r2, r2, #2
 8003adc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e0ff      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2240      	movs	r2, #64	@ 0x40
 8003ae6:	5c9b      	ldrb	r3, [r3, r2]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_I2C_Mem_Write+0x5c>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e0f8      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2240      	movs	r2, #64	@ 0x40
 8003af4:	2101      	movs	r1, #1
 8003af6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003af8:	f7ff fbd0 	bl	800329c <HAL_GetTick>
 8003afc:	0003      	movs	r3, r0
 8003afe:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b00:	2380      	movs	r3, #128	@ 0x80
 8003b02:	0219      	lsls	r1, r3, #8
 8003b04:	68f8      	ldr	r0, [r7, #12]
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	2319      	movs	r3, #25
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	f000 fb0b 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003b12:	1e03      	subs	r3, r0, #0
 8003b14:	d001      	beq.n	8003b1a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e0e3      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2241      	movs	r2, #65	@ 0x41
 8003b1e:	2121      	movs	r1, #33	@ 0x21
 8003b20:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2242      	movs	r2, #66	@ 0x42
 8003b26:	2140      	movs	r1, #64	@ 0x40
 8003b28:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	222c      	movs	r2, #44	@ 0x2c
 8003b3a:	18ba      	adds	r2, r7, r2
 8003b3c:	8812      	ldrh	r2, [r2, #0]
 8003b3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b46:	1dbb      	adds	r3, r7, #6
 8003b48:	881c      	ldrh	r4, [r3, #0]
 8003b4a:	2308      	movs	r3, #8
 8003b4c:	18fb      	adds	r3, r7, r3
 8003b4e:	881a      	ldrh	r2, [r3, #0]
 8003b50:	230a      	movs	r3, #10
 8003b52:	18fb      	adds	r3, r7, r3
 8003b54:	8819      	ldrh	r1, [r3, #0]
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	9301      	str	r3, [sp, #4]
 8003b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	0023      	movs	r3, r4
 8003b62:	f000 f9f9 	bl	8003f58 <I2C_RequestMemoryWrite>
 8003b66:	1e03      	subs	r3, r0, #0
 8003b68:	d005      	beq.n	8003b76 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2240      	movs	r2, #64	@ 0x40
 8003b6e:	2100      	movs	r1, #0
 8003b70:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e0b5      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	2bff      	cmp	r3, #255	@ 0xff
 8003b7e:	d911      	bls.n	8003ba4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	22ff      	movs	r2, #255	@ 0xff
 8003b84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	2380      	movs	r3, #128	@ 0x80
 8003b8e:	045c      	lsls	r4, r3, #17
 8003b90:	230a      	movs	r3, #10
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	8819      	ldrh	r1, [r3, #0]
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	0023      	movs	r3, r4
 8003b9e:	f000 fc9d 	bl	80044dc <I2C_TransferConfig>
 8003ba2:	e012      	b.n	8003bca <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb2:	b2da      	uxtb	r2, r3
 8003bb4:	2380      	movs	r3, #128	@ 0x80
 8003bb6:	049c      	lsls	r4, r3, #18
 8003bb8:	230a      	movs	r3, #10
 8003bba:	18fb      	adds	r3, r7, r3
 8003bbc:	8819      	ldrh	r1, [r3, #0]
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	0023      	movs	r3, r4
 8003bc6:	f000 fc89 	bl	80044dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bca:	697a      	ldr	r2, [r7, #20]
 8003bcc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f000 fb01 	bl	80041d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003bd6:	1e03      	subs	r3, r0, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e081      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	781a      	ldrb	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d03a      	beq.n	8003c8e <HAL_I2C_Mem_Write+0x1fa>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d136      	bne.n	8003c8e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	0013      	movs	r3, r2
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2180      	movs	r1, #128	@ 0x80
 8003c2e:	f000 fa7b 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003c32:	1e03      	subs	r3, r0, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e053      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2bff      	cmp	r3, #255	@ 0xff
 8003c42:	d911      	bls.n	8003c68 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	22ff      	movs	r2, #255	@ 0xff
 8003c48:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	2380      	movs	r3, #128	@ 0x80
 8003c52:	045c      	lsls	r4, r3, #17
 8003c54:	230a      	movs	r3, #10
 8003c56:	18fb      	adds	r3, r7, r3
 8003c58:	8819      	ldrh	r1, [r3, #0]
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	0023      	movs	r3, r4
 8003c62:	f000 fc3b 	bl	80044dc <I2C_TransferConfig>
 8003c66:	e012      	b.n	8003c8e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c76:	b2da      	uxtb	r2, r3
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	049c      	lsls	r4, r3, #18
 8003c7c:	230a      	movs	r3, #10
 8003c7e:	18fb      	adds	r3, r7, r3
 8003c80:	8819      	ldrh	r1, [r3, #0]
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	2300      	movs	r3, #0
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	0023      	movs	r3, r4
 8003c8a:	f000 fc27 	bl	80044dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d198      	bne.n	8003bca <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	f000 fae0 	bl	8004264 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ca4:	1e03      	subs	r3, r0, #0
 8003ca6:	d001      	beq.n	8003cac <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e01a      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	490b      	ldr	r1, [pc, #44]	@ (8003cec <HAL_I2C_Mem_Write+0x258>)
 8003cc0:	400a      	ands	r2, r1
 8003cc2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2241      	movs	r2, #65	@ 0x41
 8003cc8:	2120      	movs	r1, #32
 8003cca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2242      	movs	r2, #66	@ 0x42
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2240      	movs	r2, #64	@ 0x40
 8003cd8:	2100      	movs	r1, #0
 8003cda:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	e000      	b.n	8003ce2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003ce0:	2302      	movs	r3, #2
  }
}
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	b007      	add	sp, #28
 8003ce8:	bd90      	pop	{r4, r7, pc}
 8003cea:	46c0      	nop			@ (mov r8, r8)
 8003cec:	fe00e800 	.word	0xfe00e800

08003cf0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf0:	b590      	push	{r4, r7, lr}
 8003cf2:	b089      	sub	sp, #36	@ 0x24
 8003cf4:	af02      	add	r7, sp, #8
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	000c      	movs	r4, r1
 8003cfa:	0010      	movs	r0, r2
 8003cfc:	0019      	movs	r1, r3
 8003cfe:	230a      	movs	r3, #10
 8003d00:	18fb      	adds	r3, r7, r3
 8003d02:	1c22      	adds	r2, r4, #0
 8003d04:	801a      	strh	r2, [r3, #0]
 8003d06:	2308      	movs	r3, #8
 8003d08:	18fb      	adds	r3, r7, r3
 8003d0a:	1c02      	adds	r2, r0, #0
 8003d0c:	801a      	strh	r2, [r3, #0]
 8003d0e:	1dbb      	adds	r3, r7, #6
 8003d10:	1c0a      	adds	r2, r1, #0
 8003d12:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2241      	movs	r2, #65	@ 0x41
 8003d18:	5c9b      	ldrb	r3, [r3, r2]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b20      	cmp	r3, #32
 8003d1e:	d000      	beq.n	8003d22 <HAL_I2C_Mem_Read+0x32>
 8003d20:	e110      	b.n	8003f44 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d004      	beq.n	8003d32 <HAL_I2C_Mem_Read+0x42>
 8003d28:	232c      	movs	r3, #44	@ 0x2c
 8003d2a:	18fb      	adds	r3, r7, r3
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d105      	bne.n	8003d3e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2280      	movs	r2, #128	@ 0x80
 8003d36:	0092      	lsls	r2, r2, #2
 8003d38:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e103      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2240      	movs	r2, #64	@ 0x40
 8003d42:	5c9b      	ldrb	r3, [r3, r2]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d101      	bne.n	8003d4c <HAL_I2C_Mem_Read+0x5c>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	e0fc      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2240      	movs	r2, #64	@ 0x40
 8003d50:	2101      	movs	r1, #1
 8003d52:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d54:	f7ff faa2 	bl	800329c <HAL_GetTick>
 8003d58:	0003      	movs	r3, r0
 8003d5a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d5c:	2380      	movs	r3, #128	@ 0x80
 8003d5e:	0219      	lsls	r1, r3, #8
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	2319      	movs	r3, #25
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f000 f9dd 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003d6e:	1e03      	subs	r3, r0, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e0e7      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2241      	movs	r2, #65	@ 0x41
 8003d7a:	2122      	movs	r1, #34	@ 0x22
 8003d7c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2242      	movs	r2, #66	@ 0x42
 8003d82:	2140      	movs	r1, #64	@ 0x40
 8003d84:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	222c      	movs	r2, #44	@ 0x2c
 8003d96:	18ba      	adds	r2, r7, r2
 8003d98:	8812      	ldrh	r2, [r2, #0]
 8003d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003da2:	1dbb      	adds	r3, r7, #6
 8003da4:	881c      	ldrh	r4, [r3, #0]
 8003da6:	2308      	movs	r3, #8
 8003da8:	18fb      	adds	r3, r7, r3
 8003daa:	881a      	ldrh	r2, [r3, #0]
 8003dac:	230a      	movs	r3, #10
 8003dae:	18fb      	adds	r3, r7, r3
 8003db0:	8819      	ldrh	r1, [r3, #0]
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	9301      	str	r3, [sp, #4]
 8003db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	0023      	movs	r3, r4
 8003dbe:	f000 f92f 	bl	8004020 <I2C_RequestMemoryRead>
 8003dc2:	1e03      	subs	r3, r0, #0
 8003dc4:	d005      	beq.n	8003dd2 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2240      	movs	r2, #64	@ 0x40
 8003dca:	2100      	movs	r1, #0
 8003dcc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e0b9      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2bff      	cmp	r3, #255	@ 0xff
 8003dda:	d911      	bls.n	8003e00 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2201      	movs	r2, #1
 8003de0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	2380      	movs	r3, #128	@ 0x80
 8003dea:	045c      	lsls	r4, r3, #17
 8003dec:	230a      	movs	r3, #10
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	8819      	ldrh	r1, [r3, #0]
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	4b56      	ldr	r3, [pc, #344]	@ (8003f50 <HAL_I2C_Mem_Read+0x260>)
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	0023      	movs	r3, r4
 8003dfa:	f000 fb6f 	bl	80044dc <I2C_TransferConfig>
 8003dfe:	e012      	b.n	8003e26 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	2380      	movs	r3, #128	@ 0x80
 8003e12:	049c      	lsls	r4, r3, #18
 8003e14:	230a      	movs	r3, #10
 8003e16:	18fb      	adds	r3, r7, r3
 8003e18:	8819      	ldrh	r1, [r3, #0]
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	4b4c      	ldr	r3, [pc, #304]	@ (8003f50 <HAL_I2C_Mem_Read+0x260>)
 8003e1e:	9300      	str	r3, [sp, #0]
 8003e20:	0023      	movs	r3, r4
 8003e22:	f000 fb5b 	bl	80044dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	0013      	movs	r3, r2
 8003e30:	2200      	movs	r2, #0
 8003e32:	2104      	movs	r1, #4
 8003e34:	f000 f978 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003e38:	1e03      	subs	r3, r0, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e082      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	1c5a      	adds	r2, r3, #1
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d03a      	beq.n	8003ef2 <HAL_I2C_Mem_Read+0x202>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d136      	bne.n	8003ef2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	0013      	movs	r3, r2
 8003e8e:	2200      	movs	r2, #0
 8003e90:	2180      	movs	r1, #128	@ 0x80
 8003e92:	f000 f949 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003e96:	1e03      	subs	r3, r0, #0
 8003e98:	d001      	beq.n	8003e9e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e053      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	2bff      	cmp	r3, #255	@ 0xff
 8003ea6:	d911      	bls.n	8003ecc <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	2380      	movs	r3, #128	@ 0x80
 8003eb6:	045c      	lsls	r4, r3, #17
 8003eb8:	230a      	movs	r3, #10
 8003eba:	18fb      	adds	r3, r7, r3
 8003ebc:	8819      	ldrh	r1, [r3, #0]
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	0023      	movs	r3, r4
 8003ec6:	f000 fb09 	bl	80044dc <I2C_TransferConfig>
 8003eca:	e012      	b.n	8003ef2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	2380      	movs	r3, #128	@ 0x80
 8003ede:	049c      	lsls	r4, r3, #18
 8003ee0:	230a      	movs	r3, #10
 8003ee2:	18fb      	adds	r3, r7, r3
 8003ee4:	8819      	ldrh	r1, [r3, #0]
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	2300      	movs	r3, #0
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	0023      	movs	r3, r4
 8003eee:	f000 faf5 	bl	80044dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d194      	bne.n	8003e26 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	0018      	movs	r0, r3
 8003f04:	f000 f9ae 	bl	8004264 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f08:	1e03      	subs	r3, r0, #0
 8003f0a:	d001      	beq.n	8003f10 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e01a      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2220      	movs	r2, #32
 8003f16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	490c      	ldr	r1, [pc, #48]	@ (8003f54 <HAL_I2C_Mem_Read+0x264>)
 8003f24:	400a      	ands	r2, r1
 8003f26:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2241      	movs	r2, #65	@ 0x41
 8003f2c:	2120      	movs	r1, #32
 8003f2e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2242      	movs	r2, #66	@ 0x42
 8003f34:	2100      	movs	r1, #0
 8003f36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2240      	movs	r2, #64	@ 0x40
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003f40:	2300      	movs	r3, #0
 8003f42:	e000      	b.n	8003f46 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8003f44:	2302      	movs	r3, #2
  }
}
 8003f46:	0018      	movs	r0, r3
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	b007      	add	sp, #28
 8003f4c:	bd90      	pop	{r4, r7, pc}
 8003f4e:	46c0      	nop			@ (mov r8, r8)
 8003f50:	80002400 	.word	0x80002400
 8003f54:	fe00e800 	.word	0xfe00e800

08003f58 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003f58:	b5b0      	push	{r4, r5, r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af02      	add	r7, sp, #8
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	000c      	movs	r4, r1
 8003f62:	0010      	movs	r0, r2
 8003f64:	0019      	movs	r1, r3
 8003f66:	250a      	movs	r5, #10
 8003f68:	197b      	adds	r3, r7, r5
 8003f6a:	1c22      	adds	r2, r4, #0
 8003f6c:	801a      	strh	r2, [r3, #0]
 8003f6e:	2308      	movs	r3, #8
 8003f70:	18fb      	adds	r3, r7, r3
 8003f72:	1c02      	adds	r2, r0, #0
 8003f74:	801a      	strh	r2, [r3, #0]
 8003f76:	1dbb      	adds	r3, r7, #6
 8003f78:	1c0a      	adds	r2, r1, #0
 8003f7a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003f7c:	1dbb      	adds	r3, r7, #6
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	2380      	movs	r3, #128	@ 0x80
 8003f84:	045c      	lsls	r4, r3, #17
 8003f86:	197b      	adds	r3, r7, r5
 8003f88:	8819      	ldrh	r1, [r3, #0]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	4b23      	ldr	r3, [pc, #140]	@ (800401c <I2C_RequestMemoryWrite+0xc4>)
 8003f8e:	9300      	str	r3, [sp, #0]
 8003f90:	0023      	movs	r3, r4
 8003f92:	f000 faa3 	bl	80044dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f98:	6a39      	ldr	r1, [r7, #32]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	f000 f91b 	bl	80041d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003fa2:	1e03      	subs	r3, r0, #0
 8003fa4:	d001      	beq.n	8003faa <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e033      	b.n	8004012 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003faa:	1dbb      	adds	r3, r7, #6
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d107      	bne.n	8003fc2 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fb2:	2308      	movs	r3, #8
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	b2da      	uxtb	r2, r3
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fc0:	e019      	b.n	8003ff6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003fc2:	2308      	movs	r3, #8
 8003fc4:	18fb      	adds	r3, r7, r3
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	0a1b      	lsrs	r3, r3, #8
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd6:	6a39      	ldr	r1, [r7, #32]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f000 f8fc 	bl	80041d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003fe0:	1e03      	subs	r3, r0, #0
 8003fe2:	d001      	beq.n	8003fe8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e014      	b.n	8004012 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fe8:	2308      	movs	r3, #8
 8003fea:	18fb      	adds	r3, r7, r3
 8003fec:	881b      	ldrh	r3, [r3, #0]
 8003fee:	b2da      	uxtb	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003ff6:	6a3a      	ldr	r2, [r7, #32]
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	0013      	movs	r3, r2
 8004000:	2200      	movs	r2, #0
 8004002:	2180      	movs	r1, #128	@ 0x80
 8004004:	f000 f890 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8004008:	1e03      	subs	r3, r0, #0
 800400a:	d001      	beq.n	8004010 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e000      	b.n	8004012 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	0018      	movs	r0, r3
 8004014:	46bd      	mov	sp, r7
 8004016:	b004      	add	sp, #16
 8004018:	bdb0      	pop	{r4, r5, r7, pc}
 800401a:	46c0      	nop			@ (mov r8, r8)
 800401c:	80002000 	.word	0x80002000

08004020 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004020:	b5b0      	push	{r4, r5, r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af02      	add	r7, sp, #8
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	000c      	movs	r4, r1
 800402a:	0010      	movs	r0, r2
 800402c:	0019      	movs	r1, r3
 800402e:	250a      	movs	r5, #10
 8004030:	197b      	adds	r3, r7, r5
 8004032:	1c22      	adds	r2, r4, #0
 8004034:	801a      	strh	r2, [r3, #0]
 8004036:	2308      	movs	r3, #8
 8004038:	18fb      	adds	r3, r7, r3
 800403a:	1c02      	adds	r2, r0, #0
 800403c:	801a      	strh	r2, [r3, #0]
 800403e:	1dbb      	adds	r3, r7, #6
 8004040:	1c0a      	adds	r2, r1, #0
 8004042:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004044:	1dbb      	adds	r3, r7, #6
 8004046:	881b      	ldrh	r3, [r3, #0]
 8004048:	b2da      	uxtb	r2, r3
 800404a:	197b      	adds	r3, r7, r5
 800404c:	8819      	ldrh	r1, [r3, #0]
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	4b23      	ldr	r3, [pc, #140]	@ (80040e0 <I2C_RequestMemoryRead+0xc0>)
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	2300      	movs	r3, #0
 8004056:	f000 fa41 	bl	80044dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800405a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800405c:	6a39      	ldr	r1, [r7, #32]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	0018      	movs	r0, r3
 8004062:	f000 f8b9 	bl	80041d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004066:	1e03      	subs	r3, r0, #0
 8004068:	d001      	beq.n	800406e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e033      	b.n	80040d6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800406e:	1dbb      	adds	r3, r7, #6
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d107      	bne.n	8004086 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004076:	2308      	movs	r3, #8
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	881b      	ldrh	r3, [r3, #0]
 800407c:	b2da      	uxtb	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	629a      	str	r2, [r3, #40]	@ 0x28
 8004084:	e019      	b.n	80040ba <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004086:	2308      	movs	r3, #8
 8004088:	18fb      	adds	r3, r7, r3
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	0a1b      	lsrs	r3, r3, #8
 800408e:	b29b      	uxth	r3, r3
 8004090:	b2da      	uxtb	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409a:	6a39      	ldr	r1, [r7, #32]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	0018      	movs	r0, r3
 80040a0:	f000 f89a 	bl	80041d8 <I2C_WaitOnTXISFlagUntilTimeout>
 80040a4:	1e03      	subs	r3, r0, #0
 80040a6:	d001      	beq.n	80040ac <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e014      	b.n	80040d6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040ac:	2308      	movs	r3, #8
 80040ae:	18fb      	adds	r3, r7, r3
 80040b0:	881b      	ldrh	r3, [r3, #0]
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80040ba:	6a3a      	ldr	r2, [r7, #32]
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	0013      	movs	r3, r2
 80040c4:	2200      	movs	r2, #0
 80040c6:	2140      	movs	r1, #64	@ 0x40
 80040c8:	f000 f82e 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 80040cc:	1e03      	subs	r3, r0, #0
 80040ce:	d001      	beq.n	80040d4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e000      	b.n	80040d6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	0018      	movs	r0, r3
 80040d8:	46bd      	mov	sp, r7
 80040da:	b004      	add	sp, #16
 80040dc:	bdb0      	pop	{r4, r5, r7, pc}
 80040de:	46c0      	nop			@ (mov r8, r8)
 80040e0:	80002000 	.word	0x80002000

080040e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	2202      	movs	r2, #2
 80040f4:	4013      	ands	r3, r2
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d103      	bne.n	8004102 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2200      	movs	r2, #0
 8004100:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	2201      	movs	r2, #1
 800410a:	4013      	ands	r3, r2
 800410c:	2b01      	cmp	r3, #1
 800410e:	d007      	beq.n	8004120 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699a      	ldr	r2, [r3, #24]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2101      	movs	r1, #1
 800411c:	430a      	orrs	r2, r1
 800411e:	619a      	str	r2, [r3, #24]
  }
}
 8004120:	46c0      	nop			@ (mov r8, r8)
 8004122:	46bd      	mov	sp, r7
 8004124:	b002      	add	sp, #8
 8004126:	bd80      	pop	{r7, pc}

08004128 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	603b      	str	r3, [r7, #0]
 8004134:	1dfb      	adds	r3, r7, #7
 8004136:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004138:	e03a      	b.n	80041b0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800413a:	69ba      	ldr	r2, [r7, #24]
 800413c:	6839      	ldr	r1, [r7, #0]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	0018      	movs	r0, r3
 8004142:	f000 f8d3 	bl	80042ec <I2C_IsErrorOccurred>
 8004146:	1e03      	subs	r3, r0, #0
 8004148:	d001      	beq.n	800414e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e040      	b.n	80041d0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	3301      	adds	r3, #1
 8004152:	d02d      	beq.n	80041b0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004154:	f7ff f8a2 	bl	800329c <HAL_GetTick>
 8004158:	0002      	movs	r2, r0
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	429a      	cmp	r2, r3
 8004162:	d302      	bcc.n	800416a <I2C_WaitOnFlagUntilTimeout+0x42>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d122      	bne.n	80041b0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	699b      	ldr	r3, [r3, #24]
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	4013      	ands	r3, r2
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	425a      	negs	r2, r3
 800417a:	4153      	adcs	r3, r2
 800417c:	b2db      	uxtb	r3, r3
 800417e:	001a      	movs	r2, r3
 8004180:	1dfb      	adds	r3, r7, #7
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d113      	bne.n	80041b0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418c:	2220      	movs	r2, #32
 800418e:	431a      	orrs	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2241      	movs	r2, #65	@ 0x41
 8004198:	2120      	movs	r1, #32
 800419a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2242      	movs	r2, #66	@ 0x42
 80041a0:	2100      	movs	r1, #0
 80041a2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2240      	movs	r2, #64	@ 0x40
 80041a8:	2100      	movs	r1, #0
 80041aa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e00f      	b.n	80041d0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	68ba      	ldr	r2, [r7, #8]
 80041b8:	4013      	ands	r3, r2
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	425a      	negs	r2, r3
 80041c0:	4153      	adcs	r3, r2
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	001a      	movs	r2, r3
 80041c6:	1dfb      	adds	r3, r7, #7
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d0b5      	beq.n	800413a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	0018      	movs	r0, r3
 80041d2:	46bd      	mov	sp, r7
 80041d4:	b004      	add	sp, #16
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80041e4:	e032      	b.n	800424c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	68b9      	ldr	r1, [r7, #8]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	0018      	movs	r0, r3
 80041ee:	f000 f87d 	bl	80042ec <I2C_IsErrorOccurred>
 80041f2:	1e03      	subs	r3, r0, #0
 80041f4:	d001      	beq.n	80041fa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e030      	b.n	800425c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	3301      	adds	r3, #1
 80041fe:	d025      	beq.n	800424c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004200:	f7ff f84c 	bl	800329c <HAL_GetTick>
 8004204:	0002      	movs	r2, r0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	68ba      	ldr	r2, [r7, #8]
 800420c:	429a      	cmp	r2, r3
 800420e:	d302      	bcc.n	8004216 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d11a      	bne.n	800424c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	2202      	movs	r2, #2
 800421e:	4013      	ands	r3, r2
 8004220:	2b02      	cmp	r3, #2
 8004222:	d013      	beq.n	800424c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004228:	2220      	movs	r2, #32
 800422a:	431a      	orrs	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2241      	movs	r2, #65	@ 0x41
 8004234:	2120      	movs	r1, #32
 8004236:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2242      	movs	r2, #66	@ 0x42
 800423c:	2100      	movs	r1, #0
 800423e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2240      	movs	r2, #64	@ 0x40
 8004244:	2100      	movs	r1, #0
 8004246:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e007      	b.n	800425c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2202      	movs	r2, #2
 8004254:	4013      	ands	r3, r2
 8004256:	2b02      	cmp	r3, #2
 8004258:	d1c5      	bne.n	80041e6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	0018      	movs	r0, r3
 800425e:	46bd      	mov	sp, r7
 8004260:	b004      	add	sp, #16
 8004262:	bd80      	pop	{r7, pc}

08004264 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004270:	e02f      	b.n	80042d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	68b9      	ldr	r1, [r7, #8]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	0018      	movs	r0, r3
 800427a:	f000 f837 	bl	80042ec <I2C_IsErrorOccurred>
 800427e:	1e03      	subs	r3, r0, #0
 8004280:	d001      	beq.n	8004286 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e02d      	b.n	80042e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004286:	f7ff f809 	bl	800329c <HAL_GetTick>
 800428a:	0002      	movs	r2, r0
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	429a      	cmp	r2, r3
 8004294:	d302      	bcc.n	800429c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d11a      	bne.n	80042d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	2220      	movs	r2, #32
 80042a4:	4013      	ands	r3, r2
 80042a6:	2b20      	cmp	r3, #32
 80042a8:	d013      	beq.n	80042d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	2220      	movs	r2, #32
 80042b0:	431a      	orrs	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2241      	movs	r2, #65	@ 0x41
 80042ba:	2120      	movs	r1, #32
 80042bc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2242      	movs	r2, #66	@ 0x42
 80042c2:	2100      	movs	r1, #0
 80042c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2240      	movs	r2, #64	@ 0x40
 80042ca:	2100      	movs	r1, #0
 80042cc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e007      	b.n	80042e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	2220      	movs	r2, #32
 80042da:	4013      	ands	r3, r2
 80042dc:	2b20      	cmp	r3, #32
 80042de:	d1c8      	bne.n	8004272 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	0018      	movs	r0, r3
 80042e4:	46bd      	mov	sp, r7
 80042e6:	b004      	add	sp, #16
 80042e8:	bd80      	pop	{r7, pc}
	...

080042ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	@ 0x28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042f8:	2327      	movs	r3, #39	@ 0x27
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	2200      	movs	r2, #0
 80042fe:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	2210      	movs	r2, #16
 8004314:	4013      	ands	r3, r2
 8004316:	d100      	bne.n	800431a <I2C_IsErrorOccurred+0x2e>
 8004318:	e079      	b.n	800440e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2210      	movs	r2, #16
 8004320:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004322:	e057      	b.n	80043d4 <I2C_IsErrorOccurred+0xe8>
 8004324:	2227      	movs	r2, #39	@ 0x27
 8004326:	18bb      	adds	r3, r7, r2
 8004328:	18ba      	adds	r2, r7, r2
 800432a:	7812      	ldrb	r2, [r2, #0]
 800432c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	3301      	adds	r3, #1
 8004332:	d04f      	beq.n	80043d4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004334:	f7fe ffb2 	bl	800329c <HAL_GetTick>
 8004338:	0002      	movs	r2, r0
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	429a      	cmp	r2, r3
 8004342:	d302      	bcc.n	800434a <I2C_IsErrorOccurred+0x5e>
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d144      	bne.n	80043d4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	2380      	movs	r3, #128	@ 0x80
 8004352:	01db      	lsls	r3, r3, #7
 8004354:	4013      	ands	r3, r2
 8004356:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004358:	2013      	movs	r0, #19
 800435a:	183b      	adds	r3, r7, r0
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	2142      	movs	r1, #66	@ 0x42
 8004360:	5c52      	ldrb	r2, [r2, r1]
 8004362:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699a      	ldr	r2, [r3, #24]
 800436a:	2380      	movs	r3, #128	@ 0x80
 800436c:	021b      	lsls	r3, r3, #8
 800436e:	401a      	ands	r2, r3
 8004370:	2380      	movs	r3, #128	@ 0x80
 8004372:	021b      	lsls	r3, r3, #8
 8004374:	429a      	cmp	r2, r3
 8004376:	d126      	bne.n	80043c6 <I2C_IsErrorOccurred+0xda>
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	2380      	movs	r3, #128	@ 0x80
 800437c:	01db      	lsls	r3, r3, #7
 800437e:	429a      	cmp	r2, r3
 8004380:	d021      	beq.n	80043c6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004382:	183b      	adds	r3, r7, r0
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	2b20      	cmp	r3, #32
 8004388:	d01d      	beq.n	80043c6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2180      	movs	r1, #128	@ 0x80
 8004396:	01c9      	lsls	r1, r1, #7
 8004398:	430a      	orrs	r2, r1
 800439a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800439c:	f7fe ff7e 	bl	800329c <HAL_GetTick>
 80043a0:	0003      	movs	r3, r0
 80043a2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043a4:	e00f      	b.n	80043c6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80043a6:	f7fe ff79 	bl	800329c <HAL_GetTick>
 80043aa:	0002      	movs	r2, r0
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b19      	cmp	r3, #25
 80043b2:	d908      	bls.n	80043c6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	2220      	movs	r2, #32
 80043b8:	4313      	orrs	r3, r2
 80043ba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80043bc:	2327      	movs	r3, #39	@ 0x27
 80043be:	18fb      	adds	r3, r7, r3
 80043c0:	2201      	movs	r2, #1
 80043c2:	701a      	strb	r2, [r3, #0]

              break;
 80043c4:	e006      	b.n	80043d4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	2220      	movs	r2, #32
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b20      	cmp	r3, #32
 80043d2:	d1e8      	bne.n	80043a6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	2220      	movs	r2, #32
 80043dc:	4013      	ands	r3, r2
 80043de:	2b20      	cmp	r3, #32
 80043e0:	d004      	beq.n	80043ec <I2C_IsErrorOccurred+0x100>
 80043e2:	2327      	movs	r3, #39	@ 0x27
 80043e4:	18fb      	adds	r3, r7, r3
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d09b      	beq.n	8004324 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80043ec:	2327      	movs	r3, #39	@ 0x27
 80043ee:	18fb      	adds	r3, r7, r3
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d103      	bne.n	80043fe <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2220      	movs	r2, #32
 80043fc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80043fe:	6a3b      	ldr	r3, [r7, #32]
 8004400:	2204      	movs	r2, #4
 8004402:	4313      	orrs	r3, r2
 8004404:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004406:	2327      	movs	r3, #39	@ 0x27
 8004408:	18fb      	adds	r3, r7, r3
 800440a:	2201      	movs	r2, #1
 800440c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	2380      	movs	r3, #128	@ 0x80
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	4013      	ands	r3, r2
 800441e:	d00c      	beq.n	800443a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	2201      	movs	r2, #1
 8004424:	4313      	orrs	r3, r2
 8004426:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2280      	movs	r2, #128	@ 0x80
 800442e:	0052      	lsls	r2, r2, #1
 8004430:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004432:	2327      	movs	r3, #39	@ 0x27
 8004434:	18fb      	adds	r3, r7, r3
 8004436:	2201      	movs	r2, #1
 8004438:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	2380      	movs	r3, #128	@ 0x80
 800443e:	00db      	lsls	r3, r3, #3
 8004440:	4013      	ands	r3, r2
 8004442:	d00c      	beq.n	800445e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	2208      	movs	r2, #8
 8004448:	4313      	orrs	r3, r2
 800444a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2280      	movs	r2, #128	@ 0x80
 8004452:	00d2      	lsls	r2, r2, #3
 8004454:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004456:	2327      	movs	r3, #39	@ 0x27
 8004458:	18fb      	adds	r3, r7, r3
 800445a:	2201      	movs	r2, #1
 800445c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800445e:	69ba      	ldr	r2, [r7, #24]
 8004460:	2380      	movs	r3, #128	@ 0x80
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	4013      	ands	r3, r2
 8004466:	d00c      	beq.n	8004482 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004468:	6a3b      	ldr	r3, [r7, #32]
 800446a:	2202      	movs	r2, #2
 800446c:	4313      	orrs	r3, r2
 800446e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2280      	movs	r2, #128	@ 0x80
 8004476:	0092      	lsls	r2, r2, #2
 8004478:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800447a:	2327      	movs	r3, #39	@ 0x27
 800447c:	18fb      	adds	r3, r7, r3
 800447e:	2201      	movs	r2, #1
 8004480:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004482:	2327      	movs	r3, #39	@ 0x27
 8004484:	18fb      	adds	r3, r7, r3
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01d      	beq.n	80044c8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	0018      	movs	r0, r3
 8004490:	f7ff fe28 	bl	80040e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	490e      	ldr	r1, [pc, #56]	@ (80044d8 <I2C_IsErrorOccurred+0x1ec>)
 80044a0:	400a      	ands	r2, r1
 80044a2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044a8:	6a3b      	ldr	r3, [r7, #32]
 80044aa:	431a      	orrs	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2241      	movs	r2, #65	@ 0x41
 80044b4:	2120      	movs	r1, #32
 80044b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2242      	movs	r2, #66	@ 0x42
 80044bc:	2100      	movs	r1, #0
 80044be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2240      	movs	r2, #64	@ 0x40
 80044c4:	2100      	movs	r1, #0
 80044c6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80044c8:	2327      	movs	r3, #39	@ 0x27
 80044ca:	18fb      	adds	r3, r7, r3
 80044cc:	781b      	ldrb	r3, [r3, #0]
}
 80044ce:	0018      	movs	r0, r3
 80044d0:	46bd      	mov	sp, r7
 80044d2:	b00a      	add	sp, #40	@ 0x28
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	46c0      	nop			@ (mov r8, r8)
 80044d8:	fe00e800 	.word	0xfe00e800

080044dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80044dc:	b590      	push	{r4, r7, lr}
 80044de:	b087      	sub	sp, #28
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	0008      	movs	r0, r1
 80044e6:	0011      	movs	r1, r2
 80044e8:	607b      	str	r3, [r7, #4]
 80044ea:	240a      	movs	r4, #10
 80044ec:	193b      	adds	r3, r7, r4
 80044ee:	1c02      	adds	r2, r0, #0
 80044f0:	801a      	strh	r2, [r3, #0]
 80044f2:	2009      	movs	r0, #9
 80044f4:	183b      	adds	r3, r7, r0
 80044f6:	1c0a      	adds	r2, r1, #0
 80044f8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80044fa:	193b      	adds	r3, r7, r4
 80044fc:	881b      	ldrh	r3, [r3, #0]
 80044fe:	059b      	lsls	r3, r3, #22
 8004500:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004502:	183b      	adds	r3, r7, r0
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	0419      	lsls	r1, r3, #16
 8004508:	23ff      	movs	r3, #255	@ 0xff
 800450a:	041b      	lsls	r3, r3, #16
 800450c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800450e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004516:	4313      	orrs	r3, r2
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	085b      	lsrs	r3, r3, #1
 800451c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004526:	0d51      	lsrs	r1, r2, #21
 8004528:	2280      	movs	r2, #128	@ 0x80
 800452a:	00d2      	lsls	r2, r2, #3
 800452c:	400a      	ands	r2, r1
 800452e:	4907      	ldr	r1, [pc, #28]	@ (800454c <I2C_TransferConfig+0x70>)
 8004530:	430a      	orrs	r2, r1
 8004532:	43d2      	mvns	r2, r2
 8004534:	401a      	ands	r2, r3
 8004536:	0011      	movs	r1, r2
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	430a      	orrs	r2, r1
 8004540:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004542:	46c0      	nop			@ (mov r8, r8)
 8004544:	46bd      	mov	sp, r7
 8004546:	b007      	add	sp, #28
 8004548:	bd90      	pop	{r4, r7, pc}
 800454a:	46c0      	nop			@ (mov r8, r8)
 800454c:	03ff63ff 	.word	0x03ff63ff

08004550 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2241      	movs	r2, #65	@ 0x41
 800455e:	5c9b      	ldrb	r3, [r3, r2]
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b20      	cmp	r3, #32
 8004564:	d138      	bne.n	80045d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2240      	movs	r2, #64	@ 0x40
 800456a:	5c9b      	ldrb	r3, [r3, r2]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004570:	2302      	movs	r3, #2
 8004572:	e032      	b.n	80045da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2240      	movs	r2, #64	@ 0x40
 8004578:	2101      	movs	r1, #1
 800457a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2241      	movs	r2, #65	@ 0x41
 8004580:	2124      	movs	r1, #36	@ 0x24
 8004582:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2101      	movs	r1, #1
 8004590:	438a      	bics	r2, r1
 8004592:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4911      	ldr	r1, [pc, #68]	@ (80045e4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80045a0:	400a      	ands	r2, r1
 80045a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6819      	ldr	r1, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	430a      	orrs	r2, r1
 80045b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2101      	movs	r1, #1
 80045c0:	430a      	orrs	r2, r1
 80045c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2241      	movs	r2, #65	@ 0x41
 80045c8:	2120      	movs	r1, #32
 80045ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2240      	movs	r2, #64	@ 0x40
 80045d0:	2100      	movs	r1, #0
 80045d2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	e000      	b.n	80045da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80045d8:	2302      	movs	r3, #2
  }
}
 80045da:	0018      	movs	r0, r3
 80045dc:	46bd      	mov	sp, r7
 80045de:	b002      	add	sp, #8
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	46c0      	nop			@ (mov r8, r8)
 80045e4:	ffffefff 	.word	0xffffefff

080045e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2241      	movs	r2, #65	@ 0x41
 80045f6:	5c9b      	ldrb	r3, [r3, r2]
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b20      	cmp	r3, #32
 80045fc:	d139      	bne.n	8004672 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2240      	movs	r2, #64	@ 0x40
 8004602:	5c9b      	ldrb	r3, [r3, r2]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004608:	2302      	movs	r3, #2
 800460a:	e033      	b.n	8004674 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2240      	movs	r2, #64	@ 0x40
 8004610:	2101      	movs	r1, #1
 8004612:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2241      	movs	r2, #65	@ 0x41
 8004618:	2124      	movs	r1, #36	@ 0x24
 800461a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2101      	movs	r1, #1
 8004628:	438a      	bics	r2, r1
 800462a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4a11      	ldr	r2, [pc, #68]	@ (800467c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004638:	4013      	ands	r3, r2
 800463a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	021b      	lsls	r3, r3, #8
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	4313      	orrs	r3, r2
 8004644:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2101      	movs	r1, #1
 800465a:	430a      	orrs	r2, r1
 800465c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2241      	movs	r2, #65	@ 0x41
 8004662:	2120      	movs	r1, #32
 8004664:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2240      	movs	r2, #64	@ 0x40
 800466a:	2100      	movs	r1, #0
 800466c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800466e:	2300      	movs	r3, #0
 8004670:	e000      	b.n	8004674 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004672:	2302      	movs	r3, #2
  }
}
 8004674:	0018      	movs	r0, r3
 8004676:	46bd      	mov	sp, r7
 8004678:	b004      	add	sp, #16
 800467a:	bd80      	pop	{r7, pc}
 800467c:	fffff0ff 	.word	0xfffff0ff

08004680 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004680:	b5b0      	push	{r4, r5, r7, lr}
 8004682:	b08a      	sub	sp, #40	@ 0x28
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d102      	bne.n	8004694 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	f000 fbbf 	bl	8004e12 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004694:	4bc9      	ldr	r3, [pc, #804]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	220c      	movs	r2, #12
 800469a:	4013      	ands	r3, r2
 800469c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800469e:	4bc7      	ldr	r3, [pc, #796]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	2380      	movs	r3, #128	@ 0x80
 80046a4:	025b      	lsls	r3, r3, #9
 80046a6:	4013      	ands	r3, r2
 80046a8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2201      	movs	r2, #1
 80046b0:	4013      	ands	r3, r2
 80046b2:	d100      	bne.n	80046b6 <HAL_RCC_OscConfig+0x36>
 80046b4:	e07e      	b.n	80047b4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	2b08      	cmp	r3, #8
 80046ba:	d007      	beq.n	80046cc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	2b0c      	cmp	r3, #12
 80046c0:	d112      	bne.n	80046e8 <HAL_RCC_OscConfig+0x68>
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	2380      	movs	r3, #128	@ 0x80
 80046c6:	025b      	lsls	r3, r3, #9
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d10d      	bne.n	80046e8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046cc:	4bbb      	ldr	r3, [pc, #748]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	2380      	movs	r3, #128	@ 0x80
 80046d2:	029b      	lsls	r3, r3, #10
 80046d4:	4013      	ands	r3, r2
 80046d6:	d100      	bne.n	80046da <HAL_RCC_OscConfig+0x5a>
 80046d8:	e06b      	b.n	80047b2 <HAL_RCC_OscConfig+0x132>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d167      	bne.n	80047b2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	f000 fb95 	bl	8004e12 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	2380      	movs	r3, #128	@ 0x80
 80046ee:	025b      	lsls	r3, r3, #9
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d107      	bne.n	8004704 <HAL_RCC_OscConfig+0x84>
 80046f4:	4bb1      	ldr	r3, [pc, #708]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	4bb0      	ldr	r3, [pc, #704]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80046fa:	2180      	movs	r1, #128	@ 0x80
 80046fc:	0249      	lsls	r1, r1, #9
 80046fe:	430a      	orrs	r2, r1
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	e027      	b.n	8004754 <HAL_RCC_OscConfig+0xd4>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	23a0      	movs	r3, #160	@ 0xa0
 800470a:	02db      	lsls	r3, r3, #11
 800470c:	429a      	cmp	r2, r3
 800470e:	d10e      	bne.n	800472e <HAL_RCC_OscConfig+0xae>
 8004710:	4baa      	ldr	r3, [pc, #680]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	4ba9      	ldr	r3, [pc, #676]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004716:	2180      	movs	r1, #128	@ 0x80
 8004718:	02c9      	lsls	r1, r1, #11
 800471a:	430a      	orrs	r2, r1
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	4ba7      	ldr	r3, [pc, #668]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	4ba6      	ldr	r3, [pc, #664]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004724:	2180      	movs	r1, #128	@ 0x80
 8004726:	0249      	lsls	r1, r1, #9
 8004728:	430a      	orrs	r2, r1
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	e012      	b.n	8004754 <HAL_RCC_OscConfig+0xd4>
 800472e:	4ba3      	ldr	r3, [pc, #652]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	4ba2      	ldr	r3, [pc, #648]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004734:	49a2      	ldr	r1, [pc, #648]	@ (80049c0 <HAL_RCC_OscConfig+0x340>)
 8004736:	400a      	ands	r2, r1
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	4ba0      	ldr	r3, [pc, #640]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	2380      	movs	r3, #128	@ 0x80
 8004740:	025b      	lsls	r3, r3, #9
 8004742:	4013      	ands	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	4b9c      	ldr	r3, [pc, #624]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	4b9b      	ldr	r3, [pc, #620]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800474e:	499d      	ldr	r1, [pc, #628]	@ (80049c4 <HAL_RCC_OscConfig+0x344>)
 8004750:	400a      	ands	r2, r1
 8004752:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d015      	beq.n	8004788 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800475c:	f7fe fd9e 	bl	800329c <HAL_GetTick>
 8004760:	0003      	movs	r3, r0
 8004762:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004764:	e009      	b.n	800477a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004766:	f7fe fd99 	bl	800329c <HAL_GetTick>
 800476a:	0002      	movs	r2, r0
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b64      	cmp	r3, #100	@ 0x64
 8004772:	d902      	bls.n	800477a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	f000 fb4c 	bl	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800477a:	4b90      	ldr	r3, [pc, #576]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	2380      	movs	r3, #128	@ 0x80
 8004780:	029b      	lsls	r3, r3, #10
 8004782:	4013      	ands	r3, r2
 8004784:	d0ef      	beq.n	8004766 <HAL_RCC_OscConfig+0xe6>
 8004786:	e015      	b.n	80047b4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004788:	f7fe fd88 	bl	800329c <HAL_GetTick>
 800478c:	0003      	movs	r3, r0
 800478e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004790:	e008      	b.n	80047a4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004792:	f7fe fd83 	bl	800329c <HAL_GetTick>
 8004796:	0002      	movs	r2, r0
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b64      	cmp	r3, #100	@ 0x64
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e336      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047a4:	4b85      	ldr	r3, [pc, #532]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	2380      	movs	r3, #128	@ 0x80
 80047aa:	029b      	lsls	r3, r3, #10
 80047ac:	4013      	ands	r3, r2
 80047ae:	d1f0      	bne.n	8004792 <HAL_RCC_OscConfig+0x112>
 80047b0:	e000      	b.n	80047b4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2202      	movs	r2, #2
 80047ba:	4013      	ands	r3, r2
 80047bc:	d100      	bne.n	80047c0 <HAL_RCC_OscConfig+0x140>
 80047be:	e099      	b.n	80048f4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80047c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c8:	2220      	movs	r2, #32
 80047ca:	4013      	ands	r3, r2
 80047cc:	d009      	beq.n	80047e2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80047ce:	4b7b      	ldr	r3, [pc, #492]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	4b7a      	ldr	r3, [pc, #488]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80047d4:	2120      	movs	r1, #32
 80047d6:	430a      	orrs	r2, r1
 80047d8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	2220      	movs	r2, #32
 80047de:	4393      	bics	r3, r2
 80047e0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	2b04      	cmp	r3, #4
 80047e6:	d005      	beq.n	80047f4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b0c      	cmp	r3, #12
 80047ec:	d13e      	bne.n	800486c <HAL_RCC_OscConfig+0x1ec>
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d13b      	bne.n	800486c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80047f4:	4b71      	ldr	r3, [pc, #452]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2204      	movs	r2, #4
 80047fa:	4013      	ands	r3, r2
 80047fc:	d004      	beq.n	8004808 <HAL_RCC_OscConfig+0x188>
 80047fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e304      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004808:	4b6c      	ldr	r3, [pc, #432]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	4a6e      	ldr	r2, [pc, #440]	@ (80049c8 <HAL_RCC_OscConfig+0x348>)
 800480e:	4013      	ands	r3, r2
 8004810:	0019      	movs	r1, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	021a      	lsls	r2, r3, #8
 8004818:	4b68      	ldr	r3, [pc, #416]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800481a:	430a      	orrs	r2, r1
 800481c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800481e:	4b67      	ldr	r3, [pc, #412]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2209      	movs	r2, #9
 8004824:	4393      	bics	r3, r2
 8004826:	0019      	movs	r1, r3
 8004828:	4b64      	ldr	r3, [pc, #400]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800482a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800482c:	430a      	orrs	r2, r1
 800482e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004830:	f000 fc42 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 8004834:	0001      	movs	r1, r0
 8004836:	4b61      	ldr	r3, [pc, #388]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	091b      	lsrs	r3, r3, #4
 800483c:	220f      	movs	r2, #15
 800483e:	4013      	ands	r3, r2
 8004840:	4a62      	ldr	r2, [pc, #392]	@ (80049cc <HAL_RCC_OscConfig+0x34c>)
 8004842:	5cd3      	ldrb	r3, [r2, r3]
 8004844:	000a      	movs	r2, r1
 8004846:	40da      	lsrs	r2, r3
 8004848:	4b61      	ldr	r3, [pc, #388]	@ (80049d0 <HAL_RCC_OscConfig+0x350>)
 800484a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800484c:	4b61      	ldr	r3, [pc, #388]	@ (80049d4 <HAL_RCC_OscConfig+0x354>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2513      	movs	r5, #19
 8004852:	197c      	adds	r4, r7, r5
 8004854:	0018      	movs	r0, r3
 8004856:	f7fe fcdb 	bl	8003210 <HAL_InitTick>
 800485a:	0003      	movs	r3, r0
 800485c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800485e:	197b      	adds	r3, r7, r5
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d046      	beq.n	80048f4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004866:	197b      	adds	r3, r7, r5
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	e2d2      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800486c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486e:	2b00      	cmp	r3, #0
 8004870:	d027      	beq.n	80048c2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004872:	4b52      	ldr	r3, [pc, #328]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2209      	movs	r2, #9
 8004878:	4393      	bics	r3, r2
 800487a:	0019      	movs	r1, r3
 800487c:	4b4f      	ldr	r3, [pc, #316]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800487e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004880:	430a      	orrs	r2, r1
 8004882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004884:	f7fe fd0a 	bl	800329c <HAL_GetTick>
 8004888:	0003      	movs	r3, r0
 800488a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800488c:	e008      	b.n	80048a0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800488e:	f7fe fd05 	bl	800329c <HAL_GetTick>
 8004892:	0002      	movs	r2, r0
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b02      	cmp	r3, #2
 800489a:	d901      	bls.n	80048a0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e2b8      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048a0:	4b46      	ldr	r3, [pc, #280]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2204      	movs	r2, #4
 80048a6:	4013      	ands	r3, r2
 80048a8:	d0f1      	beq.n	800488e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048aa:	4b44      	ldr	r3, [pc, #272]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	4a46      	ldr	r2, [pc, #280]	@ (80049c8 <HAL_RCC_OscConfig+0x348>)
 80048b0:	4013      	ands	r3, r2
 80048b2:	0019      	movs	r1, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	021a      	lsls	r2, r3, #8
 80048ba:	4b40      	ldr	r3, [pc, #256]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80048bc:	430a      	orrs	r2, r1
 80048be:	605a      	str	r2, [r3, #4]
 80048c0:	e018      	b.n	80048f4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048c2:	4b3e      	ldr	r3, [pc, #248]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	4b3d      	ldr	r3, [pc, #244]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80048c8:	2101      	movs	r1, #1
 80048ca:	438a      	bics	r2, r1
 80048cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ce:	f7fe fce5 	bl	800329c <HAL_GetTick>
 80048d2:	0003      	movs	r3, r0
 80048d4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048d8:	f7fe fce0 	bl	800329c <HAL_GetTick>
 80048dc:	0002      	movs	r2, r0
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e293      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80048ea:	4b34      	ldr	r3, [pc, #208]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2204      	movs	r2, #4
 80048f0:	4013      	ands	r3, r2
 80048f2:	d1f1      	bne.n	80048d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2210      	movs	r2, #16
 80048fa:	4013      	ands	r3, r2
 80048fc:	d100      	bne.n	8004900 <HAL_RCC_OscConfig+0x280>
 80048fe:	e0a2      	b.n	8004a46 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d140      	bne.n	8004988 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004906:	4b2d      	ldr	r3, [pc, #180]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	2380      	movs	r3, #128	@ 0x80
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4013      	ands	r3, r2
 8004910:	d005      	beq.n	800491e <HAL_RCC_OscConfig+0x29e>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69db      	ldr	r3, [r3, #28]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d101      	bne.n	800491e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e279      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800491e:	4b27      	ldr	r3, [pc, #156]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	4a2d      	ldr	r2, [pc, #180]	@ (80049d8 <HAL_RCC_OscConfig+0x358>)
 8004924:	4013      	ands	r3, r2
 8004926:	0019      	movs	r1, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800492c:	4b23      	ldr	r3, [pc, #140]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 800492e:	430a      	orrs	r2, r1
 8004930:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004932:	4b22      	ldr	r3, [pc, #136]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	021b      	lsls	r3, r3, #8
 8004938:	0a19      	lsrs	r1, r3, #8
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	061a      	lsls	r2, r3, #24
 8004940:	4b1e      	ldr	r3, [pc, #120]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004942:	430a      	orrs	r2, r1
 8004944:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494a:	0b5b      	lsrs	r3, r3, #13
 800494c:	3301      	adds	r3, #1
 800494e:	2280      	movs	r2, #128	@ 0x80
 8004950:	0212      	lsls	r2, r2, #8
 8004952:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004954:	4b19      	ldr	r3, [pc, #100]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	091b      	lsrs	r3, r3, #4
 800495a:	210f      	movs	r1, #15
 800495c:	400b      	ands	r3, r1
 800495e:	491b      	ldr	r1, [pc, #108]	@ (80049cc <HAL_RCC_OscConfig+0x34c>)
 8004960:	5ccb      	ldrb	r3, [r1, r3]
 8004962:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004964:	4b1a      	ldr	r3, [pc, #104]	@ (80049d0 <HAL_RCC_OscConfig+0x350>)
 8004966:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004968:	4b1a      	ldr	r3, [pc, #104]	@ (80049d4 <HAL_RCC_OscConfig+0x354>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2513      	movs	r5, #19
 800496e:	197c      	adds	r4, r7, r5
 8004970:	0018      	movs	r0, r3
 8004972:	f7fe fc4d 	bl	8003210 <HAL_InitTick>
 8004976:	0003      	movs	r3, r0
 8004978:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800497a:	197b      	adds	r3, r7, r5
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d061      	beq.n	8004a46 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004982:	197b      	adds	r3, r7, r5
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	e244      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d040      	beq.n	8004a12 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004990:	4b0a      	ldr	r3, [pc, #40]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	4b09      	ldr	r3, [pc, #36]	@ (80049bc <HAL_RCC_OscConfig+0x33c>)
 8004996:	2180      	movs	r1, #128	@ 0x80
 8004998:	0049      	lsls	r1, r1, #1
 800499a:	430a      	orrs	r2, r1
 800499c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499e:	f7fe fc7d 	bl	800329c <HAL_GetTick>
 80049a2:	0003      	movs	r3, r0
 80049a4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80049a6:	e019      	b.n	80049dc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049a8:	f7fe fc78 	bl	800329c <HAL_GetTick>
 80049ac:	0002      	movs	r2, r0
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d912      	bls.n	80049dc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e22b      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
 80049ba:	46c0      	nop			@ (mov r8, r8)
 80049bc:	40021000 	.word	0x40021000
 80049c0:	fffeffff 	.word	0xfffeffff
 80049c4:	fffbffff 	.word	0xfffbffff
 80049c8:	ffffe0ff 	.word	0xffffe0ff
 80049cc:	08009db4 	.word	0x08009db4
 80049d0:	20000000 	.word	0x20000000
 80049d4:	20000004 	.word	0x20000004
 80049d8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80049dc:	4bca      	ldr	r3, [pc, #808]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	2380      	movs	r3, #128	@ 0x80
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4013      	ands	r3, r2
 80049e6:	d0df      	beq.n	80049a8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049e8:	4bc7      	ldr	r3, [pc, #796]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	4ac7      	ldr	r2, [pc, #796]	@ (8004d0c <HAL_RCC_OscConfig+0x68c>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	0019      	movs	r1, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049f6:	4bc4      	ldr	r3, [pc, #784]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 80049f8:	430a      	orrs	r2, r1
 80049fa:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049fc:	4bc2      	ldr	r3, [pc, #776]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	021b      	lsls	r3, r3, #8
 8004a02:	0a19      	lsrs	r1, r3, #8
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	061a      	lsls	r2, r3, #24
 8004a0a:	4bbf      	ldr	r3, [pc, #764]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	605a      	str	r2, [r3, #4]
 8004a10:	e019      	b.n	8004a46 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a12:	4bbd      	ldr	r3, [pc, #756]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	4bbc      	ldr	r3, [pc, #752]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a18:	49bd      	ldr	r1, [pc, #756]	@ (8004d10 <HAL_RCC_OscConfig+0x690>)
 8004a1a:	400a      	ands	r2, r1
 8004a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a1e:	f7fe fc3d 	bl	800329c <HAL_GetTick>
 8004a22:	0003      	movs	r3, r0
 8004a24:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a28:	f7fe fc38 	bl	800329c <HAL_GetTick>
 8004a2c:	0002      	movs	r2, r0
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e1eb      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004a3a:	4bb3      	ldr	r3, [pc, #716]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	2380      	movs	r3, #128	@ 0x80
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4013      	ands	r3, r2
 8004a44:	d1f0      	bne.n	8004a28 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2208      	movs	r2, #8
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d036      	beq.n	8004abe <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d019      	beq.n	8004a8c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a58:	4bab      	ldr	r3, [pc, #684]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004a5c:	4baa      	ldr	r3, [pc, #680]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a5e:	2101      	movs	r1, #1
 8004a60:	430a      	orrs	r2, r1
 8004a62:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a64:	f7fe fc1a 	bl	800329c <HAL_GetTick>
 8004a68:	0003      	movs	r3, r0
 8004a6a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004a6c:	e008      	b.n	8004a80 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a6e:	f7fe fc15 	bl	800329c <HAL_GetTick>
 8004a72:	0002      	movs	r2, r0
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d901      	bls.n	8004a80 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e1c8      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004a80:	4ba1      	ldr	r3, [pc, #644]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a84:	2202      	movs	r2, #2
 8004a86:	4013      	ands	r3, r2
 8004a88:	d0f1      	beq.n	8004a6e <HAL_RCC_OscConfig+0x3ee>
 8004a8a:	e018      	b.n	8004abe <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a8c:	4b9e      	ldr	r3, [pc, #632]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004a90:	4b9d      	ldr	r3, [pc, #628]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004a92:	2101      	movs	r1, #1
 8004a94:	438a      	bics	r2, r1
 8004a96:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a98:	f7fe fc00 	bl	800329c <HAL_GetTick>
 8004a9c:	0003      	movs	r3, r0
 8004a9e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004aa0:	e008      	b.n	8004ab4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aa2:	f7fe fbfb 	bl	800329c <HAL_GetTick>
 8004aa6:	0002      	movs	r2, r0
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d901      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e1ae      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ab4:	4b94      	ldr	r3, [pc, #592]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004ab6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ab8:	2202      	movs	r2, #2
 8004aba:	4013      	ands	r3, r2
 8004abc:	d1f1      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2204      	movs	r2, #4
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d100      	bne.n	8004aca <HAL_RCC_OscConfig+0x44a>
 8004ac8:	e0ae      	b.n	8004c28 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aca:	2023      	movs	r0, #35	@ 0x23
 8004acc:	183b      	adds	r3, r7, r0
 8004ace:	2200      	movs	r2, #0
 8004ad0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ad2:	4b8d      	ldr	r3, [pc, #564]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004ad4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ad6:	2380      	movs	r3, #128	@ 0x80
 8004ad8:	055b      	lsls	r3, r3, #21
 8004ada:	4013      	ands	r3, r2
 8004adc:	d109      	bne.n	8004af2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ade:	4b8a      	ldr	r3, [pc, #552]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004ae0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ae2:	4b89      	ldr	r3, [pc, #548]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004ae4:	2180      	movs	r1, #128	@ 0x80
 8004ae6:	0549      	lsls	r1, r1, #21
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004aec:	183b      	adds	r3, r7, r0
 8004aee:	2201      	movs	r2, #1
 8004af0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af2:	4b88      	ldr	r3, [pc, #544]	@ (8004d14 <HAL_RCC_OscConfig+0x694>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	2380      	movs	r3, #128	@ 0x80
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	4013      	ands	r3, r2
 8004afc:	d11a      	bne.n	8004b34 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004afe:	4b85      	ldr	r3, [pc, #532]	@ (8004d14 <HAL_RCC_OscConfig+0x694>)
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	4b84      	ldr	r3, [pc, #528]	@ (8004d14 <HAL_RCC_OscConfig+0x694>)
 8004b04:	2180      	movs	r1, #128	@ 0x80
 8004b06:	0049      	lsls	r1, r1, #1
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b0c:	f7fe fbc6 	bl	800329c <HAL_GetTick>
 8004b10:	0003      	movs	r3, r0
 8004b12:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b14:	e008      	b.n	8004b28 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b16:	f7fe fbc1 	bl	800329c <HAL_GetTick>
 8004b1a:	0002      	movs	r2, r0
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b64      	cmp	r3, #100	@ 0x64
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e174      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b28:	4b7a      	ldr	r3, [pc, #488]	@ (8004d14 <HAL_RCC_OscConfig+0x694>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	2380      	movs	r3, #128	@ 0x80
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	4013      	ands	r3, r2
 8004b32:	d0f0      	beq.n	8004b16 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	2380      	movs	r3, #128	@ 0x80
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d107      	bne.n	8004b50 <HAL_RCC_OscConfig+0x4d0>
 8004b40:	4b71      	ldr	r3, [pc, #452]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b44:	4b70      	ldr	r3, [pc, #448]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b46:	2180      	movs	r1, #128	@ 0x80
 8004b48:	0049      	lsls	r1, r1, #1
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b4e:	e031      	b.n	8004bb4 <HAL_RCC_OscConfig+0x534>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10c      	bne.n	8004b72 <HAL_RCC_OscConfig+0x4f2>
 8004b58:	4b6b      	ldr	r3, [pc, #428]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b5e:	496c      	ldr	r1, [pc, #432]	@ (8004d10 <HAL_RCC_OscConfig+0x690>)
 8004b60:	400a      	ands	r2, r1
 8004b62:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b64:	4b68      	ldr	r3, [pc, #416]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b66:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b68:	4b67      	ldr	r3, [pc, #412]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b6a:	496b      	ldr	r1, [pc, #428]	@ (8004d18 <HAL_RCC_OscConfig+0x698>)
 8004b6c:	400a      	ands	r2, r1
 8004b6e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b70:	e020      	b.n	8004bb4 <HAL_RCC_OscConfig+0x534>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	689a      	ldr	r2, [r3, #8]
 8004b76:	23a0      	movs	r3, #160	@ 0xa0
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d10e      	bne.n	8004b9c <HAL_RCC_OscConfig+0x51c>
 8004b7e:	4b62      	ldr	r3, [pc, #392]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b82:	4b61      	ldr	r3, [pc, #388]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b84:	2180      	movs	r1, #128	@ 0x80
 8004b86:	00c9      	lsls	r1, r1, #3
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b8c:	4b5e      	ldr	r3, [pc, #376]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b90:	4b5d      	ldr	r3, [pc, #372]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b92:	2180      	movs	r1, #128	@ 0x80
 8004b94:	0049      	lsls	r1, r1, #1
 8004b96:	430a      	orrs	r2, r1
 8004b98:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b9a:	e00b      	b.n	8004bb4 <HAL_RCC_OscConfig+0x534>
 8004b9c:	4b5a      	ldr	r3, [pc, #360]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004b9e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ba0:	4b59      	ldr	r3, [pc, #356]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004ba2:	495b      	ldr	r1, [pc, #364]	@ (8004d10 <HAL_RCC_OscConfig+0x690>)
 8004ba4:	400a      	ands	r2, r1
 8004ba6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ba8:	4b57      	ldr	r3, [pc, #348]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004baa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bac:	4b56      	ldr	r3, [pc, #344]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004bae:	495a      	ldr	r1, [pc, #360]	@ (8004d18 <HAL_RCC_OscConfig+0x698>)
 8004bb0:	400a      	ands	r2, r1
 8004bb2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d015      	beq.n	8004be8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bbc:	f7fe fb6e 	bl	800329c <HAL_GetTick>
 8004bc0:	0003      	movs	r3, r0
 8004bc2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bc4:	e009      	b.n	8004bda <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bc6:	f7fe fb69 	bl	800329c <HAL_GetTick>
 8004bca:	0002      	movs	r2, r0
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	4a52      	ldr	r2, [pc, #328]	@ (8004d1c <HAL_RCC_OscConfig+0x69c>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e11b      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bda:	4b4b      	ldr	r3, [pc, #300]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004bdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bde:	2380      	movs	r3, #128	@ 0x80
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4013      	ands	r3, r2
 8004be4:	d0ef      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x546>
 8004be6:	e014      	b.n	8004c12 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be8:	f7fe fb58 	bl	800329c <HAL_GetTick>
 8004bec:	0003      	movs	r3, r0
 8004bee:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004bf0:	e009      	b.n	8004c06 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bf2:	f7fe fb53 	bl	800329c <HAL_GetTick>
 8004bf6:	0002      	movs	r2, r0
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	4a47      	ldr	r2, [pc, #284]	@ (8004d1c <HAL_RCC_OscConfig+0x69c>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e105      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c06:	4b40      	ldr	r3, [pc, #256]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c0a:	2380      	movs	r3, #128	@ 0x80
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4013      	ands	r3, r2
 8004c10:	d1ef      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c12:	2323      	movs	r3, #35	@ 0x23
 8004c14:	18fb      	adds	r3, r7, r3
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d105      	bne.n	8004c28 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c1c:	4b3a      	ldr	r3, [pc, #232]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c20:	4b39      	ldr	r3, [pc, #228]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c22:	493f      	ldr	r1, [pc, #252]	@ (8004d20 <HAL_RCC_OscConfig+0x6a0>)
 8004c24:	400a      	ands	r2, r1
 8004c26:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	4013      	ands	r3, r2
 8004c30:	d049      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d026      	beq.n	8004c88 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004c3a:	4b33      	ldr	r3, [pc, #204]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	4b32      	ldr	r3, [pc, #200]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c40:	2101      	movs	r1, #1
 8004c42:	430a      	orrs	r2, r1
 8004c44:	609a      	str	r2, [r3, #8]
 8004c46:	4b30      	ldr	r3, [pc, #192]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c4a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c4c:	2101      	movs	r1, #1
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c52:	4b34      	ldr	r3, [pc, #208]	@ (8004d24 <HAL_RCC_OscConfig+0x6a4>)
 8004c54:	6a1a      	ldr	r2, [r3, #32]
 8004c56:	4b33      	ldr	r3, [pc, #204]	@ (8004d24 <HAL_RCC_OscConfig+0x6a4>)
 8004c58:	2180      	movs	r1, #128	@ 0x80
 8004c5a:	0189      	lsls	r1, r1, #6
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c60:	f7fe fb1c 	bl	800329c <HAL_GetTick>
 8004c64:	0003      	movs	r3, r0
 8004c66:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c68:	e008      	b.n	8004c7c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c6a:	f7fe fb17 	bl	800329c <HAL_GetTick>
 8004c6e:	0002      	movs	r2, r0
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d901      	bls.n	8004c7c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e0ca      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c7c:	4b22      	ldr	r3, [pc, #136]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	2202      	movs	r2, #2
 8004c82:	4013      	ands	r3, r2
 8004c84:	d0f1      	beq.n	8004c6a <HAL_RCC_OscConfig+0x5ea>
 8004c86:	e01e      	b.n	8004cc6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004c88:	4b1f      	ldr	r3, [pc, #124]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004c8e:	2101      	movs	r1, #1
 8004c90:	438a      	bics	r2, r1
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	4b23      	ldr	r3, [pc, #140]	@ (8004d24 <HAL_RCC_OscConfig+0x6a4>)
 8004c96:	6a1a      	ldr	r2, [r3, #32]
 8004c98:	4b22      	ldr	r3, [pc, #136]	@ (8004d24 <HAL_RCC_OscConfig+0x6a4>)
 8004c9a:	4923      	ldr	r1, [pc, #140]	@ (8004d28 <HAL_RCC_OscConfig+0x6a8>)
 8004c9c:	400a      	ands	r2, r1
 8004c9e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca0:	f7fe fafc 	bl	800329c <HAL_GetTick>
 8004ca4:	0003      	movs	r3, r0
 8004ca6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004caa:	f7fe faf7 	bl	800329c <HAL_GetTick>
 8004cae:	0002      	movs	r2, r0
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e0aa      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004cbc:	4b12      	ldr	r3, [pc, #72]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	d1f1      	bne.n	8004caa <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d100      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x650>
 8004cce:	e09f      	b.n	8004e10 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	2b0c      	cmp	r3, #12
 8004cd4:	d100      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x658>
 8004cd6:	e078      	b.n	8004dca <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d159      	bne.n	8004d94 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ce0:	4b09      	ldr	r3, [pc, #36]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	4b08      	ldr	r3, [pc, #32]	@ (8004d08 <HAL_RCC_OscConfig+0x688>)
 8004ce6:	4911      	ldr	r1, [pc, #68]	@ (8004d2c <HAL_RCC_OscConfig+0x6ac>)
 8004ce8:	400a      	ands	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cec:	f7fe fad6 	bl	800329c <HAL_GetTick>
 8004cf0:	0003      	movs	r3, r0
 8004cf2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004cf4:	e01c      	b.n	8004d30 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cf6:	f7fe fad1 	bl	800329c <HAL_GetTick>
 8004cfa:	0002      	movs	r2, r0
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d915      	bls.n	8004d30 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e084      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
 8004d08:	40021000 	.word	0x40021000
 8004d0c:	ffff1fff 	.word	0xffff1fff
 8004d10:	fffffeff 	.word	0xfffffeff
 8004d14:	40007000 	.word	0x40007000
 8004d18:	fffffbff 	.word	0xfffffbff
 8004d1c:	00001388 	.word	0x00001388
 8004d20:	efffffff 	.word	0xefffffff
 8004d24:	40010000 	.word	0x40010000
 8004d28:	ffffdfff 	.word	0xffffdfff
 8004d2c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d30:	4b3a      	ldr	r3, [pc, #232]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	2380      	movs	r3, #128	@ 0x80
 8004d36:	049b      	lsls	r3, r3, #18
 8004d38:	4013      	ands	r3, r2
 8004d3a:	d1dc      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d3c:	4b37      	ldr	r3, [pc, #220]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	4a37      	ldr	r2, [pc, #220]	@ (8004e20 <HAL_RCC_OscConfig+0x7a0>)
 8004d42:	4013      	ands	r3, r2
 8004d44:	0019      	movs	r1, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d4e:	431a      	orrs	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d54:	431a      	orrs	r2, r3
 8004d56:	4b31      	ldr	r3, [pc, #196]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d5c:	4b2f      	ldr	r3, [pc, #188]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	4b2e      	ldr	r3, [pc, #184]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d62:	2180      	movs	r1, #128	@ 0x80
 8004d64:	0449      	lsls	r1, r1, #17
 8004d66:	430a      	orrs	r2, r1
 8004d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6a:	f7fe fa97 	bl	800329c <HAL_GetTick>
 8004d6e:	0003      	movs	r3, r0
 8004d70:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d74:	f7fe fa92 	bl	800329c <HAL_GetTick>
 8004d78:	0002      	movs	r2, r0
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e045      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004d86:	4b25      	ldr	r3, [pc, #148]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	2380      	movs	r3, #128	@ 0x80
 8004d8c:	049b      	lsls	r3, r3, #18
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d0f0      	beq.n	8004d74 <HAL_RCC_OscConfig+0x6f4>
 8004d92:	e03d      	b.n	8004e10 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d94:	4b21      	ldr	r3, [pc, #132]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	4b20      	ldr	r3, [pc, #128]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004d9a:	4922      	ldr	r1, [pc, #136]	@ (8004e24 <HAL_RCC_OscConfig+0x7a4>)
 8004d9c:	400a      	ands	r2, r1
 8004d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da0:	f7fe fa7c 	bl	800329c <HAL_GetTick>
 8004da4:	0003      	movs	r3, r0
 8004da6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004da8:	e008      	b.n	8004dbc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004daa:	f7fe fa77 	bl	800329c <HAL_GetTick>
 8004dae:	0002      	movs	r2, r0
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e02a      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004dbc:	4b17      	ldr	r3, [pc, #92]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	2380      	movs	r3, #128	@ 0x80
 8004dc2:	049b      	lsls	r3, r3, #18
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	d1f0      	bne.n	8004daa <HAL_RCC_OscConfig+0x72a>
 8004dc8:	e022      	b.n	8004e10 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d101      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e01d      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004dd6:	4b11      	ldr	r3, [pc, #68]	@ (8004e1c <HAL_RCC_OscConfig+0x79c>)
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ddc:	69ba      	ldr	r2, [r7, #24]
 8004dde:	2380      	movs	r3, #128	@ 0x80
 8004de0:	025b      	lsls	r3, r3, #9
 8004de2:	401a      	ands	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d10f      	bne.n	8004e0c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	23f0      	movs	r3, #240	@ 0xf0
 8004df0:	039b      	lsls	r3, r3, #14
 8004df2:	401a      	ands	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d107      	bne.n	8004e0c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	23c0      	movs	r3, #192	@ 0xc0
 8004e00:	041b      	lsls	r3, r3, #16
 8004e02:	401a      	ands	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d001      	beq.n	8004e10 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e000      	b.n	8004e12 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	0018      	movs	r0, r3
 8004e14:	46bd      	mov	sp, r7
 8004e16:	b00a      	add	sp, #40	@ 0x28
 8004e18:	bdb0      	pop	{r4, r5, r7, pc}
 8004e1a:	46c0      	nop			@ (mov r8, r8)
 8004e1c:	40021000 	.word	0x40021000
 8004e20:	ff02ffff 	.word	0xff02ffff
 8004e24:	feffffff 	.word	0xfeffffff

08004e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e28:	b5b0      	push	{r4, r5, r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e128      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e3c:	4b96      	ldr	r3, [pc, #600]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2201      	movs	r2, #1
 8004e42:	4013      	ands	r3, r2
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d91e      	bls.n	8004e88 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e4a:	4b93      	ldr	r3, [pc, #588]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	4393      	bics	r3, r2
 8004e52:	0019      	movs	r1, r3
 8004e54:	4b90      	ldr	r3, [pc, #576]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8004e56:	683a      	ldr	r2, [r7, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004e5c:	f7fe fa1e 	bl	800329c <HAL_GetTick>
 8004e60:	0003      	movs	r3, r0
 8004e62:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e64:	e009      	b.n	8004e7a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e66:	f7fe fa19 	bl	800329c <HAL_GetTick>
 8004e6a:	0002      	movs	r2, r0
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	4a8a      	ldr	r2, [pc, #552]	@ (800509c <HAL_RCC_ClockConfig+0x274>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e109      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e7a:	4b87      	ldr	r3, [pc, #540]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	4013      	ands	r3, r2
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d1ee      	bne.n	8004e66 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	4013      	ands	r3, r2
 8004e90:	d009      	beq.n	8004ea6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e92:	4b83      	ldr	r3, [pc, #524]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	22f0      	movs	r2, #240	@ 0xf0
 8004e98:	4393      	bics	r3, r2
 8004e9a:	0019      	movs	r1, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689a      	ldr	r2, [r3, #8]
 8004ea0:	4b7f      	ldr	r3, [pc, #508]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	4013      	ands	r3, r2
 8004eae:	d100      	bne.n	8004eb2 <HAL_RCC_ClockConfig+0x8a>
 8004eb0:	e089      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d107      	bne.n	8004eca <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004eba:	4b79      	ldr	r3, [pc, #484]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	2380      	movs	r3, #128	@ 0x80
 8004ec0:	029b      	lsls	r3, r3, #10
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d120      	bne.n	8004f08 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e0e1      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2b03      	cmp	r3, #3
 8004ed0:	d107      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ed2:	4b73      	ldr	r3, [pc, #460]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	2380      	movs	r3, #128	@ 0x80
 8004ed8:	049b      	lsls	r3, r3, #18
 8004eda:	4013      	ands	r3, r2
 8004edc:	d114      	bne.n	8004f08 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e0d5      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d106      	bne.n	8004ef8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004eea:	4b6d      	ldr	r3, [pc, #436]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2204      	movs	r2, #4
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	d109      	bne.n	8004f08 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0ca      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004ef8:	4b69      	ldr	r3, [pc, #420]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	2380      	movs	r3, #128	@ 0x80
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4013      	ands	r3, r2
 8004f02:	d101      	bne.n	8004f08 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0c2      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f08:	4b65      	ldr	r3, [pc, #404]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	4393      	bics	r3, r2
 8004f10:	0019      	movs	r1, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	4b62      	ldr	r3, [pc, #392]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f1c:	f7fe f9be 	bl	800329c <HAL_GetTick>
 8004f20:	0003      	movs	r3, r0
 8004f22:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d111      	bne.n	8004f50 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f2c:	e009      	b.n	8004f42 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f2e:	f7fe f9b5 	bl	800329c <HAL_GetTick>
 8004f32:	0002      	movs	r2, r0
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	4a58      	ldr	r2, [pc, #352]	@ (800509c <HAL_RCC_ClockConfig+0x274>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e0a5      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f42:	4b57      	ldr	r3, [pc, #348]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	220c      	movs	r2, #12
 8004f48:	4013      	ands	r3, r2
 8004f4a:	2b08      	cmp	r3, #8
 8004f4c:	d1ef      	bne.n	8004f2e <HAL_RCC_ClockConfig+0x106>
 8004f4e:	e03a      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b03      	cmp	r3, #3
 8004f56:	d111      	bne.n	8004f7c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f58:	e009      	b.n	8004f6e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f5a:	f7fe f99f 	bl	800329c <HAL_GetTick>
 8004f5e:	0002      	movs	r2, r0
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	4a4d      	ldr	r2, [pc, #308]	@ (800509c <HAL_RCC_ClockConfig+0x274>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e08f      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f6e:	4b4c      	ldr	r3, [pc, #304]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	220c      	movs	r2, #12
 8004f74:	4013      	ands	r3, r2
 8004f76:	2b0c      	cmp	r3, #12
 8004f78:	d1ef      	bne.n	8004f5a <HAL_RCC_ClockConfig+0x132>
 8004f7a:	e024      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d11b      	bne.n	8004fbc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f84:	e009      	b.n	8004f9a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f86:	f7fe f989 	bl	800329c <HAL_GetTick>
 8004f8a:	0002      	movs	r2, r0
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	4a42      	ldr	r2, [pc, #264]	@ (800509c <HAL_RCC_ClockConfig+0x274>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e079      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f9a:	4b41      	ldr	r3, [pc, #260]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	220c      	movs	r2, #12
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d1ef      	bne.n	8004f86 <HAL_RCC_ClockConfig+0x15e>
 8004fa6:	e00e      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fa8:	f7fe f978 	bl	800329c <HAL_GetTick>
 8004fac:	0002      	movs	r2, r0
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	4a3a      	ldr	r2, [pc, #232]	@ (800509c <HAL_RCC_ClockConfig+0x274>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e068      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004fbc:	4b38      	ldr	r3, [pc, #224]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	220c      	movs	r2, #12
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	d1f0      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fc6:	4b34      	ldr	r3, [pc, #208]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	4013      	ands	r3, r2
 8004fce:	683a      	ldr	r2, [r7, #0]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d21e      	bcs.n	8005012 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fd4:	4b30      	ldr	r3, [pc, #192]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	4393      	bics	r3, r2
 8004fdc:	0019      	movs	r1, r3
 8004fde:	4b2e      	ldr	r3, [pc, #184]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004fe6:	f7fe f959 	bl	800329c <HAL_GetTick>
 8004fea:	0003      	movs	r3, r0
 8004fec:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fee:	e009      	b.n	8005004 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ff0:	f7fe f954 	bl	800329c <HAL_GetTick>
 8004ff4:	0002      	movs	r2, r0
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	4a28      	ldr	r2, [pc, #160]	@ (800509c <HAL_RCC_ClockConfig+0x274>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d901      	bls.n	8005004 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e044      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005004:	4b24      	ldr	r3, [pc, #144]	@ (8005098 <HAL_RCC_ClockConfig+0x270>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2201      	movs	r2, #1
 800500a:	4013      	ands	r3, r2
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	429a      	cmp	r2, r3
 8005010:	d1ee      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2204      	movs	r2, #4
 8005018:	4013      	ands	r3, r2
 800501a:	d009      	beq.n	8005030 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800501c:	4b20      	ldr	r3, [pc, #128]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	4a20      	ldr	r2, [pc, #128]	@ (80050a4 <HAL_RCC_ClockConfig+0x27c>)
 8005022:	4013      	ands	r3, r2
 8005024:	0019      	movs	r1, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	4b1d      	ldr	r3, [pc, #116]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 800502c:	430a      	orrs	r2, r1
 800502e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2208      	movs	r2, #8
 8005036:	4013      	ands	r3, r2
 8005038:	d00a      	beq.n	8005050 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800503a:	4b19      	ldr	r3, [pc, #100]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	4a1a      	ldr	r2, [pc, #104]	@ (80050a8 <HAL_RCC_ClockConfig+0x280>)
 8005040:	4013      	ands	r3, r2
 8005042:	0019      	movs	r1, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	00da      	lsls	r2, r3, #3
 800504a:	4b15      	ldr	r3, [pc, #84]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 800504c:	430a      	orrs	r2, r1
 800504e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005050:	f000 f832 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 8005054:	0001      	movs	r1, r0
 8005056:	4b12      	ldr	r3, [pc, #72]	@ (80050a0 <HAL_RCC_ClockConfig+0x278>)
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	091b      	lsrs	r3, r3, #4
 800505c:	220f      	movs	r2, #15
 800505e:	4013      	ands	r3, r2
 8005060:	4a12      	ldr	r2, [pc, #72]	@ (80050ac <HAL_RCC_ClockConfig+0x284>)
 8005062:	5cd3      	ldrb	r3, [r2, r3]
 8005064:	000a      	movs	r2, r1
 8005066:	40da      	lsrs	r2, r3
 8005068:	4b11      	ldr	r3, [pc, #68]	@ (80050b0 <HAL_RCC_ClockConfig+0x288>)
 800506a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800506c:	4b11      	ldr	r3, [pc, #68]	@ (80050b4 <HAL_RCC_ClockConfig+0x28c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	250b      	movs	r5, #11
 8005072:	197c      	adds	r4, r7, r5
 8005074:	0018      	movs	r0, r3
 8005076:	f7fe f8cb 	bl	8003210 <HAL_InitTick>
 800507a:	0003      	movs	r3, r0
 800507c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800507e:	197b      	adds	r3, r7, r5
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005086:	197b      	adds	r3, r7, r5
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	e000      	b.n	800508e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	0018      	movs	r0, r3
 8005090:	46bd      	mov	sp, r7
 8005092:	b004      	add	sp, #16
 8005094:	bdb0      	pop	{r4, r5, r7, pc}
 8005096:	46c0      	nop			@ (mov r8, r8)
 8005098:	40022000 	.word	0x40022000
 800509c:	00001388 	.word	0x00001388
 80050a0:	40021000 	.word	0x40021000
 80050a4:	fffff8ff 	.word	0xfffff8ff
 80050a8:	ffffc7ff 	.word	0xffffc7ff
 80050ac:	08009db4 	.word	0x08009db4
 80050b0:	20000000 	.word	0x20000000
 80050b4:	20000004 	.word	0x20000004

080050b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b086      	sub	sp, #24
 80050bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80050be:	4b3c      	ldr	r3, [pc, #240]	@ (80051b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	220c      	movs	r2, #12
 80050c8:	4013      	ands	r3, r2
 80050ca:	2b0c      	cmp	r3, #12
 80050cc:	d013      	beq.n	80050f6 <HAL_RCC_GetSysClockFreq+0x3e>
 80050ce:	d85c      	bhi.n	800518a <HAL_RCC_GetSysClockFreq+0xd2>
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d002      	beq.n	80050da <HAL_RCC_GetSysClockFreq+0x22>
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d00b      	beq.n	80050f0 <HAL_RCC_GetSysClockFreq+0x38>
 80050d8:	e057      	b.n	800518a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80050da:	4b35      	ldr	r3, [pc, #212]	@ (80051b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2210      	movs	r2, #16
 80050e0:	4013      	ands	r3, r2
 80050e2:	d002      	beq.n	80050ea <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80050e4:	4b33      	ldr	r3, [pc, #204]	@ (80051b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80050e6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80050e8:	e05d      	b.n	80051a6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80050ea:	4b33      	ldr	r3, [pc, #204]	@ (80051b8 <HAL_RCC_GetSysClockFreq+0x100>)
 80050ec:	613b      	str	r3, [r7, #16]
      break;
 80050ee:	e05a      	b.n	80051a6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050f0:	4b32      	ldr	r3, [pc, #200]	@ (80051bc <HAL_RCC_GetSysClockFreq+0x104>)
 80050f2:	613b      	str	r3, [r7, #16]
      break;
 80050f4:	e057      	b.n	80051a6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	0c9b      	lsrs	r3, r3, #18
 80050fa:	220f      	movs	r2, #15
 80050fc:	4013      	ands	r3, r2
 80050fe:	4a30      	ldr	r2, [pc, #192]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005100:	5cd3      	ldrb	r3, [r2, r3]
 8005102:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	0d9b      	lsrs	r3, r3, #22
 8005108:	2203      	movs	r2, #3
 800510a:	4013      	ands	r3, r2
 800510c:	3301      	adds	r3, #1
 800510e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005110:	4b27      	ldr	r3, [pc, #156]	@ (80051b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005112:	68da      	ldr	r2, [r3, #12]
 8005114:	2380      	movs	r3, #128	@ 0x80
 8005116:	025b      	lsls	r3, r3, #9
 8005118:	4013      	ands	r3, r2
 800511a:	d00f      	beq.n	800513c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800511c:	68b9      	ldr	r1, [r7, #8]
 800511e:	000a      	movs	r2, r1
 8005120:	0152      	lsls	r2, r2, #5
 8005122:	1a52      	subs	r2, r2, r1
 8005124:	0193      	lsls	r3, r2, #6
 8005126:	1a9b      	subs	r3, r3, r2
 8005128:	00db      	lsls	r3, r3, #3
 800512a:	185b      	adds	r3, r3, r1
 800512c:	025b      	lsls	r3, r3, #9
 800512e:	6879      	ldr	r1, [r7, #4]
 8005130:	0018      	movs	r0, r3
 8005132:	f7fb f805 	bl	8000140 <__udivsi3>
 8005136:	0003      	movs	r3, r0
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	e023      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800513c:	4b1c      	ldr	r3, [pc, #112]	@ (80051b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2210      	movs	r2, #16
 8005142:	4013      	ands	r3, r2
 8005144:	d00f      	beq.n	8005166 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005146:	68b9      	ldr	r1, [r7, #8]
 8005148:	000a      	movs	r2, r1
 800514a:	0152      	lsls	r2, r2, #5
 800514c:	1a52      	subs	r2, r2, r1
 800514e:	0193      	lsls	r3, r2, #6
 8005150:	1a9b      	subs	r3, r3, r2
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	185b      	adds	r3, r3, r1
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	6879      	ldr	r1, [r7, #4]
 800515a:	0018      	movs	r0, r3
 800515c:	f7fa fff0 	bl	8000140 <__udivsi3>
 8005160:	0003      	movs	r3, r0
 8005162:	617b      	str	r3, [r7, #20]
 8005164:	e00e      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	000a      	movs	r2, r1
 800516a:	0152      	lsls	r2, r2, #5
 800516c:	1a52      	subs	r2, r2, r1
 800516e:	0193      	lsls	r3, r2, #6
 8005170:	1a9b      	subs	r3, r3, r2
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	185b      	adds	r3, r3, r1
 8005176:	029b      	lsls	r3, r3, #10
 8005178:	6879      	ldr	r1, [r7, #4]
 800517a:	0018      	movs	r0, r3
 800517c:	f7fa ffe0 	bl	8000140 <__udivsi3>
 8005180:	0003      	movs	r3, r0
 8005182:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	613b      	str	r3, [r7, #16]
      break;
 8005188:	e00d      	b.n	80051a6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800518a:	4b09      	ldr	r3, [pc, #36]	@ (80051b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	0b5b      	lsrs	r3, r3, #13
 8005190:	2207      	movs	r2, #7
 8005192:	4013      	ands	r3, r2
 8005194:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	3301      	adds	r3, #1
 800519a:	2280      	movs	r2, #128	@ 0x80
 800519c:	0212      	lsls	r2, r2, #8
 800519e:	409a      	lsls	r2, r3
 80051a0:	0013      	movs	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]
      break;
 80051a4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80051a6:	693b      	ldr	r3, [r7, #16]
}
 80051a8:	0018      	movs	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	b006      	add	sp, #24
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40021000 	.word	0x40021000
 80051b4:	003d0900 	.word	0x003d0900
 80051b8:	00f42400 	.word	0x00f42400
 80051bc:	007a1200 	.word	0x007a1200
 80051c0:	08009dcc 	.word	0x08009dcc

080051c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051c8:	4b02      	ldr	r3, [pc, #8]	@ (80051d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80051ca:	681b      	ldr	r3, [r3, #0]
}
 80051cc:	0018      	movs	r0, r3
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	46c0      	nop			@ (mov r8, r8)
 80051d4:	20000000 	.word	0x20000000

080051d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051dc:	f7ff fff2 	bl	80051c4 <HAL_RCC_GetHCLKFreq>
 80051e0:	0001      	movs	r1, r0
 80051e2:	4b06      	ldr	r3, [pc, #24]	@ (80051fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	0a1b      	lsrs	r3, r3, #8
 80051e8:	2207      	movs	r2, #7
 80051ea:	4013      	ands	r3, r2
 80051ec:	4a04      	ldr	r2, [pc, #16]	@ (8005200 <HAL_RCC_GetPCLK1Freq+0x28>)
 80051ee:	5cd3      	ldrb	r3, [r2, r3]
 80051f0:	40d9      	lsrs	r1, r3
 80051f2:	000b      	movs	r3, r1
}
 80051f4:	0018      	movs	r0, r3
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	46c0      	nop			@ (mov r8, r8)
 80051fc:	40021000 	.word	0x40021000
 8005200:	08009dc4 	.word	0x08009dc4

08005204 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005208:	f7ff ffdc 	bl	80051c4 <HAL_RCC_GetHCLKFreq>
 800520c:	0001      	movs	r1, r0
 800520e:	4b06      	ldr	r3, [pc, #24]	@ (8005228 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	0adb      	lsrs	r3, r3, #11
 8005214:	2207      	movs	r2, #7
 8005216:	4013      	ands	r3, r2
 8005218:	4a04      	ldr	r2, [pc, #16]	@ (800522c <HAL_RCC_GetPCLK2Freq+0x28>)
 800521a:	5cd3      	ldrb	r3, [r2, r3]
 800521c:	40d9      	lsrs	r1, r3
 800521e:	000b      	movs	r3, r1
}
 8005220:	0018      	movs	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	46c0      	nop			@ (mov r8, r8)
 8005228:	40021000 	.word	0x40021000
 800522c:	08009dc4 	.word	0x08009dc4

08005230 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b086      	sub	sp, #24
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005238:	2017      	movs	r0, #23
 800523a:	183b      	adds	r3, r7, r0
 800523c:	2200      	movs	r2, #0
 800523e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2220      	movs	r2, #32
 8005246:	4013      	ands	r3, r2
 8005248:	d100      	bne.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800524a:	e0c7      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800524c:	4b9b      	ldr	r3, [pc, #620]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800524e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005250:	2380      	movs	r3, #128	@ 0x80
 8005252:	055b      	lsls	r3, r3, #21
 8005254:	4013      	ands	r3, r2
 8005256:	d109      	bne.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005258:	4b98      	ldr	r3, [pc, #608]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800525a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800525c:	4b97      	ldr	r3, [pc, #604]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800525e:	2180      	movs	r1, #128	@ 0x80
 8005260:	0549      	lsls	r1, r1, #21
 8005262:	430a      	orrs	r2, r1
 8005264:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005266:	183b      	adds	r3, r7, r0
 8005268:	2201      	movs	r2, #1
 800526a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800526c:	4b94      	ldr	r3, [pc, #592]	@ (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	2380      	movs	r3, #128	@ 0x80
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	4013      	ands	r3, r2
 8005276:	d11a      	bne.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005278:	4b91      	ldr	r3, [pc, #580]	@ (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	4b90      	ldr	r3, [pc, #576]	@ (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800527e:	2180      	movs	r1, #128	@ 0x80
 8005280:	0049      	lsls	r1, r1, #1
 8005282:	430a      	orrs	r2, r1
 8005284:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005286:	f7fe f809 	bl	800329c <HAL_GetTick>
 800528a:	0003      	movs	r3, r0
 800528c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800528e:	e008      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005290:	f7fe f804 	bl	800329c <HAL_GetTick>
 8005294:	0002      	movs	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b64      	cmp	r3, #100	@ 0x64
 800529c:	d901      	bls.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e107      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a2:	4b87      	ldr	r3, [pc, #540]	@ (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	2380      	movs	r3, #128	@ 0x80
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	4013      	ands	r3, r2
 80052ac:	d0f0      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80052ae:	4b83      	ldr	r3, [pc, #524]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	23c0      	movs	r3, #192	@ 0xc0
 80052b4:	039b      	lsls	r3, r3, #14
 80052b6:	4013      	ands	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	23c0      	movs	r3, #192	@ 0xc0
 80052c0:	039b      	lsls	r3, r3, #14
 80052c2:	4013      	ands	r3, r2
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d013      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	23c0      	movs	r3, #192	@ 0xc0
 80052d0:	029b      	lsls	r3, r3, #10
 80052d2:	401a      	ands	r2, r3
 80052d4:	23c0      	movs	r3, #192	@ 0xc0
 80052d6:	029b      	lsls	r3, r3, #10
 80052d8:	429a      	cmp	r2, r3
 80052da:	d10a      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80052dc:	4b77      	ldr	r3, [pc, #476]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	2380      	movs	r3, #128	@ 0x80
 80052e2:	029b      	lsls	r3, r3, #10
 80052e4:	401a      	ands	r2, r3
 80052e6:	2380      	movs	r3, #128	@ 0x80
 80052e8:	029b      	lsls	r3, r3, #10
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d101      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e0df      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80052f2:	4b72      	ldr	r3, [pc, #456]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80052f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052f6:	23c0      	movs	r3, #192	@ 0xc0
 80052f8:	029b      	lsls	r3, r3, #10
 80052fa:	4013      	ands	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d03b      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	23c0      	movs	r3, #192	@ 0xc0
 800530a:	029b      	lsls	r3, r3, #10
 800530c:	4013      	ands	r3, r2
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	429a      	cmp	r2, r3
 8005312:	d033      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2220      	movs	r2, #32
 800531a:	4013      	ands	r3, r2
 800531c:	d02e      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800531e:	4b67      	ldr	r3, [pc, #412]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005322:	4a68      	ldr	r2, [pc, #416]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005324:	4013      	ands	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005328:	4b64      	ldr	r3, [pc, #400]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800532a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800532c:	4b63      	ldr	r3, [pc, #396]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800532e:	2180      	movs	r1, #128	@ 0x80
 8005330:	0309      	lsls	r1, r1, #12
 8005332:	430a      	orrs	r2, r1
 8005334:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005336:	4b61      	ldr	r3, [pc, #388]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005338:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800533a:	4b60      	ldr	r3, [pc, #384]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800533c:	4962      	ldr	r1, [pc, #392]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800533e:	400a      	ands	r2, r1
 8005340:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005342:	4b5e      	ldr	r3, [pc, #376]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	2380      	movs	r3, #128	@ 0x80
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	4013      	ands	r3, r2
 8005350:	d014      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005352:	f7fd ffa3 	bl	800329c <HAL_GetTick>
 8005356:	0003      	movs	r3, r0
 8005358:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800535a:	e009      	b.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800535c:	f7fd ff9e 	bl	800329c <HAL_GetTick>
 8005360:	0002      	movs	r2, r0
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	4a59      	ldr	r2, [pc, #356]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d901      	bls.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e0a0      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005370:	4b52      	ldr	r3, [pc, #328]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005372:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005374:	2380      	movs	r3, #128	@ 0x80
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	4013      	ands	r3, r2
 800537a:	d0ef      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2220      	movs	r2, #32
 8005382:	4013      	ands	r3, r2
 8005384:	d01f      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	23c0      	movs	r3, #192	@ 0xc0
 800538c:	029b      	lsls	r3, r3, #10
 800538e:	401a      	ands	r2, r3
 8005390:	23c0      	movs	r3, #192	@ 0xc0
 8005392:	029b      	lsls	r3, r3, #10
 8005394:	429a      	cmp	r2, r3
 8005396:	d10c      	bne.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8005398:	4b48      	ldr	r3, [pc, #288]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a4c      	ldr	r2, [pc, #304]	@ (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800539e:	4013      	ands	r3, r2
 80053a0:	0019      	movs	r1, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	23c0      	movs	r3, #192	@ 0xc0
 80053a8:	039b      	lsls	r3, r3, #14
 80053aa:	401a      	ands	r2, r3
 80053ac:	4b43      	ldr	r3, [pc, #268]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053ae:	430a      	orrs	r2, r1
 80053b0:	601a      	str	r2, [r3, #0]
 80053b2:	4b42      	ldr	r3, [pc, #264]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053b4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	23c0      	movs	r3, #192	@ 0xc0
 80053bc:	029b      	lsls	r3, r3, #10
 80053be:	401a      	ands	r2, r3
 80053c0:	4b3e      	ldr	r3, [pc, #248]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053c2:	430a      	orrs	r2, r1
 80053c4:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80053c6:	2317      	movs	r3, #23
 80053c8:	18fb      	adds	r3, r7, r3
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d105      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053d0:	4b3a      	ldr	r3, [pc, #232]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053d4:	4b39      	ldr	r3, [pc, #228]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053d6:	493f      	ldr	r1, [pc, #252]	@ (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80053d8:	400a      	ands	r2, r1
 80053da:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2201      	movs	r2, #1
 80053e2:	4013      	ands	r3, r2
 80053e4:	d009      	beq.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053e6:	4b35      	ldr	r3, [pc, #212]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053ea:	2203      	movs	r2, #3
 80053ec:	4393      	bics	r3, r2
 80053ee:	0019      	movs	r1, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	4b31      	ldr	r3, [pc, #196]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053f6:	430a      	orrs	r2, r1
 80053f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2202      	movs	r2, #2
 8005400:	4013      	ands	r3, r2
 8005402:	d009      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005404:	4b2d      	ldr	r3, [pc, #180]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005408:	220c      	movs	r2, #12
 800540a:	4393      	bics	r3, r2
 800540c:	0019      	movs	r1, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	4b2a      	ldr	r3, [pc, #168]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005414:	430a      	orrs	r2, r1
 8005416:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2204      	movs	r2, #4
 800541e:	4013      	ands	r3, r2
 8005420:	d009      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005422:	4b26      	ldr	r3, [pc, #152]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005426:	4a2c      	ldr	r2, [pc, #176]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005428:	4013      	ands	r3, r2
 800542a:	0019      	movs	r1, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	691a      	ldr	r2, [r3, #16]
 8005430:	4b22      	ldr	r3, [pc, #136]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005432:	430a      	orrs	r2, r1
 8005434:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2208      	movs	r2, #8
 800543c:	4013      	ands	r3, r2
 800543e:	d009      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005440:	4b1e      	ldr	r3, [pc, #120]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005442:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005444:	4a25      	ldr	r2, [pc, #148]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8005446:	4013      	ands	r3, r2
 8005448:	0019      	movs	r1, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	695a      	ldr	r2, [r3, #20]
 800544e:	4b1b      	ldr	r3, [pc, #108]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005450:	430a      	orrs	r2, r1
 8005452:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	2380      	movs	r3, #128	@ 0x80
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	4013      	ands	r3, r2
 800545e:	d009      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005460:	4b16      	ldr	r3, [pc, #88]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005464:	4a17      	ldr	r2, [pc, #92]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005466:	4013      	ands	r3, r2
 8005468:	0019      	movs	r1, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	699a      	ldr	r2, [r3, #24]
 800546e:	4b13      	ldr	r3, [pc, #76]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005470:	430a      	orrs	r2, r1
 8005472:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2240      	movs	r2, #64	@ 0x40
 800547a:	4013      	ands	r3, r2
 800547c:	d009      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800547e:	4b0f      	ldr	r3, [pc, #60]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005482:	4a17      	ldr	r2, [pc, #92]	@ (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005484:	4013      	ands	r3, r2
 8005486:	0019      	movs	r1, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a1a      	ldr	r2, [r3, #32]
 800548c:	4b0b      	ldr	r3, [pc, #44]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800548e:	430a      	orrs	r2, r1
 8005490:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2280      	movs	r2, #128	@ 0x80
 8005498:	4013      	ands	r3, r2
 800549a:	d009      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800549c:	4b07      	ldr	r3, [pc, #28]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800549e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054a0:	4a10      	ldr	r2, [pc, #64]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80054a2:	4013      	ands	r3, r2
 80054a4:	0019      	movs	r1, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69da      	ldr	r2, [r3, #28]
 80054aa:	4b04      	ldr	r3, [pc, #16]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80054ac:	430a      	orrs	r2, r1
 80054ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	0018      	movs	r0, r3
 80054b4:	46bd      	mov	sp, r7
 80054b6:	b006      	add	sp, #24
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	46c0      	nop			@ (mov r8, r8)
 80054bc:	40021000 	.word	0x40021000
 80054c0:	40007000 	.word	0x40007000
 80054c4:	fffcffff 	.word	0xfffcffff
 80054c8:	fff7ffff 	.word	0xfff7ffff
 80054cc:	00001388 	.word	0x00001388
 80054d0:	ffcfffff 	.word	0xffcfffff
 80054d4:	efffffff 	.word	0xefffffff
 80054d8:	fffff3ff 	.word	0xfffff3ff
 80054dc:	ffffcfff 	.word	0xffffcfff
 80054e0:	fbffffff 	.word	0xfbffffff
 80054e4:	fff3ffff 	.word	0xfff3ffff

080054e8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80054e8:	b5b0      	push	{r4, r5, r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80054f0:	230f      	movs	r3, #15
 80054f2:	18fb      	adds	r3, r7, r3
 80054f4:	2201      	movs	r2, #1
 80054f6:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e088      	b.n	8005614 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2221      	movs	r2, #33	@ 0x21
 8005506:	5c9b      	ldrb	r3, [r3, r2]
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d107      	bne.n	800551e <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2220      	movs	r2, #32
 8005512:	2100      	movs	r1, #0
 8005514:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	0018      	movs	r0, r3
 800551a:	f7fd fc6b 	bl	8002df4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2221      	movs	r2, #33	@ 0x21
 8005522:	2102      	movs	r1, #2
 8005524:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	2210      	movs	r2, #16
 800552e:	4013      	ands	r3, r2
 8005530:	2b10      	cmp	r3, #16
 8005532:	d05f      	beq.n	80055f4 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	22ca      	movs	r2, #202	@ 0xca
 800553a:	625a      	str	r2, [r3, #36]	@ 0x24
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2253      	movs	r2, #83	@ 0x53
 8005542:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005544:	250f      	movs	r5, #15
 8005546:	197c      	adds	r4, r7, r5
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	0018      	movs	r0, r3
 800554c:	f000 fb86 	bl	8005c5c <RTC_EnterInitMode>
 8005550:	0003      	movs	r3, r0
 8005552:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8005554:	0028      	movs	r0, r5
 8005556:	183b      	adds	r3, r7, r0
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d12c      	bne.n	80055b8 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	492c      	ldr	r1, [pc, #176]	@ (800561c <HAL_RTC_Init+0x134>)
 800556a:	400a      	ands	r2, r1
 800556c:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6899      	ldr	r1, [r3, #8]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685a      	ldr	r2, [r3, #4]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	431a      	orrs	r2, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	431a      	orrs	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	430a      	orrs	r2, r1
 800558a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	68d2      	ldr	r2, [r2, #12]
 8005594:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6919      	ldr	r1, [r3, #16]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	041a      	lsls	r2, r3, #16
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80055aa:	183c      	adds	r4, r7, r0
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	0018      	movs	r0, r3
 80055b0:	f000 fb98 	bl	8005ce4 <RTC_ExitInitMode>
 80055b4:	0003      	movs	r3, r0
 80055b6:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80055b8:	230f      	movs	r3, #15
 80055ba:	18fb      	adds	r3, r7, r3
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d113      	bne.n	80055ea <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2103      	movs	r1, #3
 80055ce:	438a      	bics	r2, r1
 80055d0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	695b      	ldr	r3, [r3, #20]
 80055e0:	431a      	orrs	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	22ff      	movs	r2, #255	@ 0xff
 80055f0:	625a      	str	r2, [r3, #36]	@ 0x24
 80055f2:	e003      	b.n	80055fc <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80055f4:	230f      	movs	r3, #15
 80055f6:	18fb      	adds	r3, r7, r3
 80055f8:	2200      	movs	r2, #0
 80055fa:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80055fc:	230f      	movs	r3, #15
 80055fe:	18fb      	adds	r3, r7, r3
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d103      	bne.n	800560e <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2221      	movs	r2, #33	@ 0x21
 800560a:	2101      	movs	r1, #1
 800560c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800560e:	230f      	movs	r3, #15
 8005610:	18fb      	adds	r3, r7, r3
 8005612:	781b      	ldrb	r3, [r3, #0]
}
 8005614:	0018      	movs	r0, r3
 8005616:	46bd      	mov	sp, r7
 8005618:	b004      	add	sp, #16
 800561a:	bdb0      	pop	{r4, r5, r7, pc}
 800561c:	ff8fffbf 	.word	0xff8fffbf

08005620 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005620:	b5b0      	push	{r4, r5, r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2220      	movs	r2, #32
 8005634:	5c9b      	ldrb	r3, [r3, r2]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <HAL_RTC_SetTime+0x1e>
 800563a:	2302      	movs	r3, #2
 800563c:	e092      	b.n	8005764 <HAL_RTC_SetTime+0x144>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2220      	movs	r2, #32
 8005642:	2101      	movs	r1, #1
 8005644:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2221      	movs	r2, #33	@ 0x21
 800564a:	2102      	movs	r1, #2
 800564c:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d125      	bne.n	80056a0 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	2240      	movs	r2, #64	@ 0x40
 800565c:	4013      	ands	r3, r2
 800565e:	d102      	bne.n	8005666 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2200      	movs	r2, #0
 8005664:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	0018      	movs	r0, r3
 800566c:	f000 fb64 	bl	8005d38 <RTC_ByteToBcd2>
 8005670:	0003      	movs	r3, r0
 8005672:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	785b      	ldrb	r3, [r3, #1]
 8005678:	0018      	movs	r0, r3
 800567a:	f000 fb5d 	bl	8005d38 <RTC_ByteToBcd2>
 800567e:	0003      	movs	r3, r0
 8005680:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005682:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	789b      	ldrb	r3, [r3, #2]
 8005688:	0018      	movs	r0, r3
 800568a:	f000 fb55 	bl	8005d38 <RTC_ByteToBcd2>
 800568e:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005690:	0022      	movs	r2, r4
 8005692:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	78db      	ldrb	r3, [r3, #3]
 8005698:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800569a:	4313      	orrs	r3, r2
 800569c:	617b      	str	r3, [r7, #20]
 800569e:	e017      	b.n	80056d0 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	2240      	movs	r2, #64	@ 0x40
 80056a8:	4013      	ands	r3, r2
 80056aa:	d102      	bne.n	80056b2 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2200      	movs	r2, #0
 80056b0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	785b      	ldrb	r3, [r3, #1]
 80056bc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056be:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80056c4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	78db      	ldrb	r3, [r3, #3]
 80056ca:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056cc:	4313      	orrs	r3, r2
 80056ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	22ca      	movs	r2, #202	@ 0xca
 80056d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2253      	movs	r2, #83	@ 0x53
 80056de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80056e0:	2513      	movs	r5, #19
 80056e2:	197c      	adds	r4, r7, r5
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	0018      	movs	r0, r3
 80056e8:	f000 fab8 	bl	8005c5c <RTC_EnterInitMode>
 80056ec:	0003      	movs	r3, r0
 80056ee:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80056f0:	0028      	movs	r0, r5
 80056f2:	183b      	adds	r3, r7, r0
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d120      	bne.n	800573c <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	491a      	ldr	r1, [pc, #104]	@ (800576c <HAL_RTC_SetTime+0x14c>)
 8005702:	400a      	ands	r2, r1
 8005704:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4917      	ldr	r1, [pc, #92]	@ (8005770 <HAL_RTC_SetTime+0x150>)
 8005712:	400a      	ands	r2, r1
 8005714:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6899      	ldr	r1, [r3, #8]
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	431a      	orrs	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800572e:	183c      	adds	r4, r7, r0
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	0018      	movs	r0, r3
 8005734:	f000 fad6 	bl	8005ce4 <RTC_ExitInitMode>
 8005738:	0003      	movs	r3, r0
 800573a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800573c:	2313      	movs	r3, #19
 800573e:	18fb      	adds	r3, r7, r3
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d103      	bne.n	800574e <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2221      	movs	r2, #33	@ 0x21
 800574a:	2101      	movs	r1, #1
 800574c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	22ff      	movs	r2, #255	@ 0xff
 8005754:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2220      	movs	r2, #32
 800575a:	2100      	movs	r1, #0
 800575c:	5499      	strb	r1, [r3, r2]

  return status;
 800575e:	2313      	movs	r3, #19
 8005760:	18fb      	adds	r3, r7, r3
 8005762:	781b      	ldrb	r3, [r3, #0]
}
 8005764:	0018      	movs	r0, r3
 8005766:	46bd      	mov	sp, r7
 8005768:	b006      	add	sp, #24
 800576a:	bdb0      	pop	{r4, r5, r7, pc}
 800576c:	007f7f7f 	.word	0x007f7f7f
 8005770:	fffbffff 	.word	0xfffbffff

08005774 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005774:	b5b0      	push	{r4, r5, r7, lr}
 8005776:	b086      	sub	sp, #24
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005780:	2300      	movs	r3, #0
 8005782:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	5c9b      	ldrb	r3, [r3, r2]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d101      	bne.n	8005792 <HAL_RTC_SetDate+0x1e>
 800578e:	2302      	movs	r3, #2
 8005790:	e07e      	b.n	8005890 <HAL_RTC_SetDate+0x11c>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2220      	movs	r2, #32
 8005796:	2101      	movs	r1, #1
 8005798:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2221      	movs	r2, #33	@ 0x21
 800579e:	2102      	movs	r1, #2
 80057a0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10e      	bne.n	80057c6 <HAL_RTC_SetDate+0x52>
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	785b      	ldrb	r3, [r3, #1]
 80057ac:	001a      	movs	r2, r3
 80057ae:	2310      	movs	r3, #16
 80057b0:	4013      	ands	r3, r2
 80057b2:	d008      	beq.n	80057c6 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	785b      	ldrb	r3, [r3, #1]
 80057b8:	2210      	movs	r2, #16
 80057ba:	4393      	bics	r3, r2
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	330a      	adds	r3, #10
 80057c0:	b2da      	uxtb	r2, r3
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d11c      	bne.n	8005806 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	78db      	ldrb	r3, [r3, #3]
 80057d0:	0018      	movs	r0, r3
 80057d2:	f000 fab1 	bl	8005d38 <RTC_ByteToBcd2>
 80057d6:	0003      	movs	r3, r0
 80057d8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	785b      	ldrb	r3, [r3, #1]
 80057de:	0018      	movs	r0, r3
 80057e0:	f000 faaa 	bl	8005d38 <RTC_ByteToBcd2>
 80057e4:	0003      	movs	r3, r0
 80057e6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80057e8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	789b      	ldrb	r3, [r3, #2]
 80057ee:	0018      	movs	r0, r3
 80057f0:	f000 faa2 	bl	8005d38 <RTC_ByteToBcd2>
 80057f4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80057f6:	0022      	movs	r2, r4
 80057f8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005800:	4313      	orrs	r3, r2
 8005802:	617b      	str	r3, [r7, #20]
 8005804:	e00e      	b.n	8005824 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	78db      	ldrb	r3, [r3, #3]
 800580a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	785b      	ldrb	r3, [r3, #1]
 8005810:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005812:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005818:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005820:	4313      	orrs	r3, r2
 8005822:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	22ca      	movs	r2, #202	@ 0xca
 800582a:	625a      	str	r2, [r3, #36]	@ 0x24
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2253      	movs	r2, #83	@ 0x53
 8005832:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005834:	2513      	movs	r5, #19
 8005836:	197c      	adds	r4, r7, r5
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	0018      	movs	r0, r3
 800583c:	f000 fa0e 	bl	8005c5c <RTC_EnterInitMode>
 8005840:	0003      	movs	r3, r0
 8005842:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8005844:	0028      	movs	r0, r5
 8005846:	183b      	adds	r3, r7, r0
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10c      	bne.n	8005868 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	4910      	ldr	r1, [pc, #64]	@ (8005898 <HAL_RTC_SetDate+0x124>)
 8005856:	400a      	ands	r2, r1
 8005858:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800585a:	183c      	adds	r4, r7, r0
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	0018      	movs	r0, r3
 8005860:	f000 fa40 	bl	8005ce4 <RTC_ExitInitMode>
 8005864:	0003      	movs	r3, r0
 8005866:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8005868:	2313      	movs	r3, #19
 800586a:	18fb      	adds	r3, r7, r3
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d103      	bne.n	800587a <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2221      	movs	r2, #33	@ 0x21
 8005876:	2101      	movs	r1, #1
 8005878:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	22ff      	movs	r2, #255	@ 0xff
 8005880:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2220      	movs	r2, #32
 8005886:	2100      	movs	r1, #0
 8005888:	5499      	strb	r1, [r3, r2]

  return status;
 800588a:	2313      	movs	r3, #19
 800588c:	18fb      	adds	r3, r7, r3
 800588e:	781b      	ldrb	r3, [r3, #0]
}
 8005890:	0018      	movs	r0, r3
 8005892:	46bd      	mov	sp, r7
 8005894:	b006      	add	sp, #24
 8005896:	bdb0      	pop	{r4, r5, r7, pc}
 8005898:	00ffff3f 	.word	0x00ffff3f

0800589c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800589c:	b590      	push	{r4, r7, lr}
 800589e:	b089      	sub	sp, #36	@ 0x24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80058a8:	4ba7      	ldr	r3, [pc, #668]	@ (8005b48 <HAL_RTC_SetAlarm_IT+0x2ac>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	22fa      	movs	r2, #250	@ 0xfa
 80058ae:	01d1      	lsls	r1, r2, #7
 80058b0:	0018      	movs	r0, r3
 80058b2:	f7fa fc45 	bl	8000140 <__udivsi3>
 80058b6:	0003      	movs	r3, r0
 80058b8:	001a      	movs	r2, r3
 80058ba:	0013      	movs	r3, r2
 80058bc:	015b      	lsls	r3, r3, #5
 80058be:	1a9b      	subs	r3, r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	189b      	adds	r3, r3, r2
 80058c4:	00db      	lsls	r3, r3, #3
 80058c6:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80058c8:	2300      	movs	r3, #0
 80058ca:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2220      	movs	r2, #32
 80058d4:	5c9b      	ldrb	r3, [r3, r2]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d101      	bne.n	80058de <HAL_RTC_SetAlarm_IT+0x42>
 80058da:	2302      	movs	r3, #2
 80058dc:	e130      	b.n	8005b40 <HAL_RTC_SetAlarm_IT+0x2a4>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2220      	movs	r2, #32
 80058e2:	2101      	movs	r1, #1
 80058e4:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2221      	movs	r2, #33	@ 0x21
 80058ea:	2102      	movs	r1, #2
 80058ec:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d136      	bne.n	8005962 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	2240      	movs	r2, #64	@ 0x40
 80058fc:	4013      	ands	r3, r2
 80058fe:	d102      	bne.n	8005906 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2200      	movs	r2, #0
 8005904:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	781b      	ldrb	r3, [r3, #0]
 800590a:	0018      	movs	r0, r3
 800590c:	f000 fa14 	bl	8005d38 <RTC_ByteToBcd2>
 8005910:	0003      	movs	r3, r0
 8005912:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	785b      	ldrb	r3, [r3, #1]
 8005918:	0018      	movs	r0, r3
 800591a:	f000 fa0d 	bl	8005d38 <RTC_ByteToBcd2>
 800591e:	0003      	movs	r3, r0
 8005920:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005922:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	789b      	ldrb	r3, [r3, #2]
 8005928:	0018      	movs	r0, r3
 800592a:	f000 fa05 	bl	8005d38 <RTC_ByteToBcd2>
 800592e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005930:	0022      	movs	r2, r4
 8005932:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	78db      	ldrb	r3, [r3, #3]
 8005938:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800593a:	431a      	orrs	r2, r3
 800593c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2220      	movs	r2, #32
 8005942:	5c9b      	ldrb	r3, [r3, r2]
 8005944:	0018      	movs	r0, r3
 8005946:	f000 f9f7 	bl	8005d38 <RTC_ByteToBcd2>
 800594a:	0003      	movs	r3, r0
 800594c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800594e:	0022      	movs	r2, r4
 8005950:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005956:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800595c:	4313      	orrs	r3, r2
 800595e:	61fb      	str	r3, [r7, #28]
 8005960:	e022      	b.n	80059a8 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	2240      	movs	r2, #64	@ 0x40
 800596a:	4013      	ands	r3, r2
 800596c:	d102      	bne.n	8005974 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2200      	movs	r2, #0
 8005972:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	785b      	ldrb	r3, [r3, #1]
 800597e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005980:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005986:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	78db      	ldrb	r3, [r3, #3]
 800598c:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800598e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	2120      	movs	r1, #32
 8005994:	5c5b      	ldrb	r3, [r3, r1]
 8005996:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005998:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800599e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80059a4:	4313      	orrs	r3, r2
 80059a6:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80059b0:	4313      	orrs	r3, r2
 80059b2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	22ca      	movs	r2, #202	@ 0xca
 80059ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2253      	movs	r2, #83	@ 0x53
 80059c2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059c8:	2380      	movs	r3, #128	@ 0x80
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d146      	bne.n	8005a5e <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689a      	ldr	r2, [r3, #8]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	495c      	ldr	r1, [pc, #368]	@ (8005b4c <HAL_RTC_SetAlarm_IT+0x2b0>)
 80059dc:	400a      	ands	r2, r1
 80059de:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	22ff      	movs	r2, #255	@ 0xff
 80059e8:	401a      	ands	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4958      	ldr	r1, [pc, #352]	@ (8005b50 <HAL_RTC_SetAlarm_IT+0x2b4>)
 80059f0:	430a      	orrs	r2, r1
 80059f2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	3b01      	subs	r3, #1
 80059f8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10d      	bne.n	8005a1c <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	22ff      	movs	r2, #255	@ 0xff
 8005a06:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2221      	movs	r2, #33	@ 0x21
 8005a0c:	2103      	movs	r1, #3
 8005a0e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2220      	movs	r2, #32
 8005a14:	2100      	movs	r1, #0
 8005a16:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e091      	b.n	8005b40 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	2201      	movs	r2, #1
 8005a24:	4013      	ands	r3, r2
 8005a26:	d0e5      	beq.n	80059f4 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	69fa      	ldr	r2, [r7, #28]
 8005a2e:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2180      	movs	r1, #128	@ 0x80
 8005a44:	0049      	lsls	r1, r1, #1
 8005a46:	430a      	orrs	r2, r1
 8005a48:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2180      	movs	r1, #128	@ 0x80
 8005a56:	0149      	lsls	r1, r1, #5
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	609a      	str	r2, [r3, #8]
 8005a5c:	e055      	b.n	8005b0a <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	493a      	ldr	r1, [pc, #232]	@ (8005b54 <HAL_RTC_SetAlarm_IT+0x2b8>)
 8005a6a:	400a      	ands	r2, r1
 8005a6c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	22ff      	movs	r2, #255	@ 0xff
 8005a76:	401a      	ands	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4936      	ldr	r1, [pc, #216]	@ (8005b58 <HAL_RTC_SetAlarm_IT+0x2bc>)
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005a82:	4b31      	ldr	r3, [pc, #196]	@ (8005b48 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	22fa      	movs	r2, #250	@ 0xfa
 8005a88:	01d1      	lsls	r1, r2, #7
 8005a8a:	0018      	movs	r0, r3
 8005a8c:	f7fa fb58 	bl	8000140 <__udivsi3>
 8005a90:	0003      	movs	r3, r0
 8005a92:	001a      	movs	r2, r3
 8005a94:	0013      	movs	r3, r2
 8005a96:	015b      	lsls	r3, r3, #5
 8005a98:	1a9b      	subs	r3, r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	189b      	adds	r3, r3, r2
 8005a9e:	00db      	lsls	r3, r3, #3
 8005aa0:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10d      	bne.n	8005aca <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	22ff      	movs	r2, #255	@ 0xff
 8005ab4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2221      	movs	r2, #33	@ 0x21
 8005aba:	2103      	movs	r1, #3
 8005abc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e03a      	b.n	8005b40 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	2202      	movs	r2, #2
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	d0e5      	beq.n	8005aa2 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	69fa      	ldr	r2, [r7, #28]
 8005adc:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	69ba      	ldr	r2, [r7, #24]
 8005ae4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689a      	ldr	r2, [r3, #8]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2180      	movs	r1, #128	@ 0x80
 8005af2:	0089      	lsls	r1, r1, #2
 8005af4:	430a      	orrs	r2, r1
 8005af6:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689a      	ldr	r2, [r3, #8]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2180      	movs	r1, #128	@ 0x80
 8005b04:	0189      	lsls	r1, r1, #6
 8005b06:	430a      	orrs	r2, r1
 8005b08:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005b0a:	4b14      	ldr	r3, [pc, #80]	@ (8005b5c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	4b13      	ldr	r3, [pc, #76]	@ (8005b5c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005b10:	2180      	movs	r1, #128	@ 0x80
 8005b12:	0289      	lsls	r1, r1, #10
 8005b14:	430a      	orrs	r2, r1
 8005b16:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005b18:	4b10      	ldr	r3, [pc, #64]	@ (8005b5c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005b5c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005b1e:	2180      	movs	r1, #128	@ 0x80
 8005b20:	0289      	lsls	r1, r1, #10
 8005b22:	430a      	orrs	r2, r1
 8005b24:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	22ff      	movs	r2, #255	@ 0xff
 8005b2c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2221      	movs	r2, #33	@ 0x21
 8005b32:	2101      	movs	r1, #1
 8005b34:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2220      	movs	r2, #32
 8005b3a:	2100      	movs	r1, #0
 8005b3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	0018      	movs	r0, r3
 8005b42:	46bd      	mov	sp, r7
 8005b44:	b009      	add	sp, #36	@ 0x24
 8005b46:	bd90      	pop	{r4, r7, pc}
 8005b48:	20000000 	.word	0x20000000
 8005b4c:	fffffeff 	.word	0xfffffeff
 8005b50:	fffffe7f 	.word	0xfffffe7f
 8005b54:	fffffdff 	.word	0xfffffdff
 8005b58:	fffffd7f 	.word	0xfffffd7f
 8005b5c:	40010400 	.word	0x40010400

08005b60 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005b68:	4b21      	ldr	r3, [pc, #132]	@ (8005bf0 <HAL_RTC_AlarmIRQHandler+0x90>)
 8005b6a:	2280      	movs	r2, #128	@ 0x80
 8005b6c:	0292      	lsls	r2, r2, #10
 8005b6e:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	2380      	movs	r3, #128	@ 0x80
 8005b78:	015b      	lsls	r3, r3, #5
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	d014      	beq.n	8005ba8 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68da      	ldr	r2, [r3, #12]
 8005b84:	2380      	movs	r3, #128	@ 0x80
 8005b86:	005b      	lsls	r3, r3, #1
 8005b88:	4013      	ands	r3, r2
 8005b8a:	d00d      	beq.n	8005ba8 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	22ff      	movs	r2, #255	@ 0xff
 8005b94:	401a      	ands	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4916      	ldr	r1, [pc, #88]	@ (8005bf4 <HAL_RTC_AlarmIRQHandler+0x94>)
 8005b9c:	430a      	orrs	r2, r1
 8005b9e:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	0018      	movs	r0, r3
 8005ba4:	f000 f82a 	bl	8005bfc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	2380      	movs	r3, #128	@ 0x80
 8005bb0:	019b      	lsls	r3, r3, #6
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	d014      	beq.n	8005be0 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68da      	ldr	r2, [r3, #12]
 8005bbc:	2380      	movs	r3, #128	@ 0x80
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	d00d      	beq.n	8005be0 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	22ff      	movs	r2, #255	@ 0xff
 8005bcc:	401a      	ands	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4909      	ldr	r1, [pc, #36]	@ (8005bf8 <HAL_RTC_AlarmIRQHandler+0x98>)
 8005bd4:	430a      	orrs	r2, r1
 8005bd6:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	0018      	movs	r0, r3
 8005bdc:	f000 f8cd 	bl	8005d7a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2221      	movs	r2, #33	@ 0x21
 8005be4:	2101      	movs	r1, #1
 8005be6:	5499      	strb	r1, [r3, r2]
}
 8005be8:	46c0      	nop			@ (mov r8, r8)
 8005bea:	46bd      	mov	sp, r7
 8005bec:	b002      	add	sp, #8
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	40010400 	.word	0x40010400
 8005bf4:	fffffe7f 	.word	0xfffffe7f
 8005bf8:	fffffd7f 	.word	0xfffffd7f

08005bfc <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005c04:	46c0      	nop			@ (mov r8, r8)
 8005c06:	46bd      	mov	sp, r7
 8005c08:	b002      	add	sp, #8
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a0e      	ldr	r2, [pc, #56]	@ (8005c58 <HAL_RTC_WaitForSynchro+0x4c>)
 8005c1e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c20:	f7fd fb3c 	bl	800329c <HAL_GetTick>
 8005c24:	0003      	movs	r3, r0
 8005c26:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005c28:	e00a      	b.n	8005c40 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005c2a:	f7fd fb37 	bl	800329c <HAL_GetTick>
 8005c2e:	0002      	movs	r2, r0
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	1ad2      	subs	r2, r2, r3
 8005c34:	23fa      	movs	r3, #250	@ 0xfa
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d901      	bls.n	8005c40 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e006      	b.n	8005c4e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	2220      	movs	r2, #32
 8005c48:	4013      	ands	r3, r2
 8005c4a:	d0ee      	beq.n	8005c2a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	0018      	movs	r0, r3
 8005c50:	46bd      	mov	sp, r7
 8005c52:	b004      	add	sp, #16
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	46c0      	nop			@ (mov r8, r8)
 8005c58:	0001ff5f 	.word	0x0001ff5f

08005c5c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005c68:	230f      	movs	r3, #15
 8005c6a:	18fb      	adds	r3, r7, r3
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	2240      	movs	r2, #64	@ 0x40
 8005c78:	4013      	ands	r3, r2
 8005c7a:	d12c      	bne.n	8005cd6 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2180      	movs	r1, #128	@ 0x80
 8005c88:	430a      	orrs	r2, r1
 8005c8a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c8c:	f7fd fb06 	bl	800329c <HAL_GetTick>
 8005c90:	0003      	movs	r3, r0
 8005c92:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005c94:	e014      	b.n	8005cc0 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005c96:	f7fd fb01 	bl	800329c <HAL_GetTick>
 8005c9a:	0002      	movs	r2, r0
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	1ad2      	subs	r2, r2, r3
 8005ca0:	200f      	movs	r0, #15
 8005ca2:	183b      	adds	r3, r7, r0
 8005ca4:	1839      	adds	r1, r7, r0
 8005ca6:	7809      	ldrb	r1, [r1, #0]
 8005ca8:	7019      	strb	r1, [r3, #0]
 8005caa:	23fa      	movs	r3, #250	@ 0xfa
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d906      	bls.n	8005cc0 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2221      	movs	r2, #33	@ 0x21
 8005cb6:	2104      	movs	r1, #4
 8005cb8:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8005cba:	183b      	adds	r3, r7, r0
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	2240      	movs	r2, #64	@ 0x40
 8005cc8:	4013      	ands	r3, r2
 8005cca:	d104      	bne.n	8005cd6 <RTC_EnterInitMode+0x7a>
 8005ccc:	230f      	movs	r3, #15
 8005cce:	18fb      	adds	r3, r7, r3
 8005cd0:	781b      	ldrb	r3, [r3, #0]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d1df      	bne.n	8005c96 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8005cd6:	230f      	movs	r3, #15
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	781b      	ldrb	r3, [r3, #0]
}
 8005cdc:	0018      	movs	r0, r3
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	b004      	add	sp, #16
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ce4:	b590      	push	{r4, r7, lr}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cec:	240f      	movs	r4, #15
 8005cee:	193b      	adds	r3, r7, r4
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2180      	movs	r1, #128	@ 0x80
 8005d00:	438a      	bics	r2, r1
 8005d02:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	d10c      	bne.n	8005d2a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	0018      	movs	r0, r3
 8005d14:	f7ff ff7a 	bl	8005c0c <HAL_RTC_WaitForSynchro>
 8005d18:	1e03      	subs	r3, r0, #0
 8005d1a:	d006      	beq.n	8005d2a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2221      	movs	r2, #33	@ 0x21
 8005d20:	2104      	movs	r1, #4
 8005d22:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8005d24:	193b      	adds	r3, r7, r4
 8005d26:	2201      	movs	r2, #1
 8005d28:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8005d2a:	230f      	movs	r3, #15
 8005d2c:	18fb      	adds	r3, r7, r3
 8005d2e:	781b      	ldrb	r3, [r3, #0]
}
 8005d30:	0018      	movs	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	b005      	add	sp, #20
 8005d36:	bd90      	pop	{r4, r7, pc}

08005d38 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	0002      	movs	r2, r0
 8005d40:	1dfb      	adds	r3, r7, #7
 8005d42:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005d48:	e007      	b.n	8005d5a <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005d50:	1dfb      	adds	r3, r7, #7
 8005d52:	1dfa      	adds	r2, r7, #7
 8005d54:	7812      	ldrb	r2, [r2, #0]
 8005d56:	3a0a      	subs	r2, #10
 8005d58:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8005d5a:	1dfb      	adds	r3, r7, #7
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	2b09      	cmp	r3, #9
 8005d60:	d8f3      	bhi.n	8005d4a <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	b2da      	uxtb	r2, r3
 8005d6a:	1dfb      	adds	r3, r7, #7
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	b2db      	uxtb	r3, r3
}
 8005d72:	0018      	movs	r0, r3
 8005d74:	46bd      	mov	sp, r7
 8005d76:	b004      	add	sp, #16
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b082      	sub	sp, #8
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005d82:	46c0      	nop			@ (mov r8, r8)
 8005d84:	46bd      	mov	sp, r7
 8005d86:	b002      	add	sp, #8
 8005d88:	bd80      	pop	{r7, pc}
	...

08005d8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d101      	bne.n	8005d9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e083      	b.n	8005ea6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d109      	bne.n	8005dba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	2382      	movs	r3, #130	@ 0x82
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d009      	beq.n	8005dc6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	61da      	str	r2, [r3, #28]
 8005db8:	e005      	b.n	8005dc6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2251      	movs	r2, #81	@ 0x51
 8005dd0:	5c9b      	ldrb	r3, [r3, r2]
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d107      	bne.n	8005de8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2250      	movs	r2, #80	@ 0x50
 8005ddc:	2100      	movs	r1, #0
 8005dde:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	0018      	movs	r0, r3
 8005de4:	f7fd f826 	bl	8002e34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2251      	movs	r2, #81	@ 0x51
 8005dec:	2102      	movs	r1, #2
 8005dee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2140      	movs	r1, #64	@ 0x40
 8005dfc:	438a      	bics	r2, r1
 8005dfe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	2382      	movs	r3, #130	@ 0x82
 8005e06:	005b      	lsls	r3, r3, #1
 8005e08:	401a      	ands	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6899      	ldr	r1, [r3, #8]
 8005e0e:	2384      	movs	r3, #132	@ 0x84
 8005e10:	021b      	lsls	r3, r3, #8
 8005e12:	400b      	ands	r3, r1
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	68d9      	ldr	r1, [r3, #12]
 8005e1a:	2380      	movs	r3, #128	@ 0x80
 8005e1c:	011b      	lsls	r3, r3, #4
 8005e1e:	400b      	ands	r3, r1
 8005e20:	431a      	orrs	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	2102      	movs	r1, #2
 8005e28:	400b      	ands	r3, r1
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	2101      	movs	r1, #1
 8005e32:	400b      	ands	r3, r1
 8005e34:	431a      	orrs	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6999      	ldr	r1, [r3, #24]
 8005e3a:	2380      	movs	r3, #128	@ 0x80
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	400b      	ands	r3, r1
 8005e40:	431a      	orrs	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	2138      	movs	r1, #56	@ 0x38
 8005e48:	400b      	ands	r3, r1
 8005e4a:	431a      	orrs	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	2180      	movs	r1, #128	@ 0x80
 8005e52:	400b      	ands	r3, r1
 8005e54:	431a      	orrs	r2, r3
 8005e56:	0011      	movs	r1, r2
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e5c:	2380      	movs	r3, #128	@ 0x80
 8005e5e:	019b      	lsls	r3, r3, #6
 8005e60:	401a      	ands	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	430a      	orrs	r2, r1
 8005e68:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	0c1b      	lsrs	r3, r3, #16
 8005e70:	2204      	movs	r2, #4
 8005e72:	4013      	ands	r3, r2
 8005e74:	0019      	movs	r1, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7a:	2210      	movs	r2, #16
 8005e7c:	401a      	ands	r2, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	430a      	orrs	r2, r1
 8005e84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	69da      	ldr	r2, [r3, #28]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4907      	ldr	r1, [pc, #28]	@ (8005eb0 <HAL_SPI_Init+0x124>)
 8005e92:	400a      	ands	r2, r1
 8005e94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2251      	movs	r2, #81	@ 0x51
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	b002      	add	sp, #8
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	46c0      	nop			@ (mov r8, r8)
 8005eb0:	fffff7ff 	.word	0xfffff7ff

08005eb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e044      	b.n	8005f50 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d107      	bne.n	8005ede <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2278      	movs	r2, #120	@ 0x78
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	0018      	movs	r0, r3
 8005eda:	f7fd f811 	bl	8002f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2224      	movs	r2, #36	@ 0x24
 8005ee2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2101      	movs	r1, #1
 8005ef0:	438a      	bics	r2, r1
 8005ef2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d003      	beq.n	8005f04 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	0018      	movs	r0, r3
 8005f00:	f000 fe86 	bl	8006c10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	0018      	movs	r0, r3
 8005f08:	f000 fbe4 	bl	80066d4 <UART_SetConfig>
 8005f0c:	0003      	movs	r3, r0
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d101      	bne.n	8005f16 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e01c      	b.n	8005f50 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	490d      	ldr	r1, [pc, #52]	@ (8005f58 <HAL_UART_Init+0xa4>)
 8005f22:	400a      	ands	r2, r1
 8005f24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	212a      	movs	r1, #42	@ 0x2a
 8005f32:	438a      	bics	r2, r1
 8005f34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2101      	movs	r1, #1
 8005f42:	430a      	orrs	r2, r1
 8005f44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	0018      	movs	r0, r3
 8005f4a:	f000 ff15 	bl	8006d78 <UART_CheckIdleState>
 8005f4e:	0003      	movs	r3, r0
}
 8005f50:	0018      	movs	r0, r3
 8005f52:	46bd      	mov	sp, r7
 8005f54:	b002      	add	sp, #8
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	ffffb7ff 	.word	0xffffb7ff

08005f5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b08a      	sub	sp, #40	@ 0x28
 8005f60:	af02      	add	r7, sp, #8
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	603b      	str	r3, [r7, #0]
 8005f68:	1dbb      	adds	r3, r7, #6
 8005f6a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f70:	2b20      	cmp	r3, #32
 8005f72:	d000      	beq.n	8005f76 <HAL_UART_Transmit+0x1a>
 8005f74:	e08c      	b.n	8006090 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <HAL_UART_Transmit+0x28>
 8005f7c:	1dbb      	adds	r3, r7, #6
 8005f7e:	881b      	ldrh	r3, [r3, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e084      	b.n	8006092 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	2380      	movs	r3, #128	@ 0x80
 8005f8e:	015b      	lsls	r3, r3, #5
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d109      	bne.n	8005fa8 <HAL_UART_Transmit+0x4c>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d105      	bne.n	8005fa8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	d001      	beq.n	8005fa8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e074      	b.n	8006092 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2284      	movs	r2, #132	@ 0x84
 8005fac:	2100      	movs	r1, #0
 8005fae:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2221      	movs	r2, #33	@ 0x21
 8005fb4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fb6:	f7fd f971 	bl	800329c <HAL_GetTick>
 8005fba:	0003      	movs	r3, r0
 8005fbc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	1dba      	adds	r2, r7, #6
 8005fc2:	2150      	movs	r1, #80	@ 0x50
 8005fc4:	8812      	ldrh	r2, [r2, #0]
 8005fc6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	1dba      	adds	r2, r7, #6
 8005fcc:	2152      	movs	r1, #82	@ 0x52
 8005fce:	8812      	ldrh	r2, [r2, #0]
 8005fd0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	689a      	ldr	r2, [r3, #8]
 8005fd6:	2380      	movs	r3, #128	@ 0x80
 8005fd8:	015b      	lsls	r3, r3, #5
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d108      	bne.n	8005ff0 <HAL_UART_Transmit+0x94>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d104      	bne.n	8005ff0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	61bb      	str	r3, [r7, #24]
 8005fee:	e003      	b.n	8005ff8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ff8:	e02f      	b.n	800605a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	9300      	str	r3, [sp, #0]
 8006002:	0013      	movs	r3, r2
 8006004:	2200      	movs	r2, #0
 8006006:	2180      	movs	r1, #128	@ 0x80
 8006008:	f000 ff5e 	bl	8006ec8 <UART_WaitOnFlagUntilTimeout>
 800600c:	1e03      	subs	r3, r0, #0
 800600e:	d004      	beq.n	800601a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2220      	movs	r2, #32
 8006014:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e03b      	b.n	8006092 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10b      	bne.n	8006038 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	001a      	movs	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	05d2      	lsls	r2, r2, #23
 800602c:	0dd2      	lsrs	r2, r2, #23
 800602e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	3302      	adds	r3, #2
 8006034:	61bb      	str	r3, [r7, #24]
 8006036:	e007      	b.n	8006048 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	781a      	ldrb	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	3301      	adds	r3, #1
 8006046:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2252      	movs	r2, #82	@ 0x52
 800604c:	5a9b      	ldrh	r3, [r3, r2]
 800604e:	b29b      	uxth	r3, r3
 8006050:	3b01      	subs	r3, #1
 8006052:	b299      	uxth	r1, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2252      	movs	r2, #82	@ 0x52
 8006058:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2252      	movs	r2, #82	@ 0x52
 800605e:	5a9b      	ldrh	r3, [r3, r2]
 8006060:	b29b      	uxth	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1c9      	bne.n	8005ffa <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	0013      	movs	r3, r2
 8006070:	2200      	movs	r2, #0
 8006072:	2140      	movs	r1, #64	@ 0x40
 8006074:	f000 ff28 	bl	8006ec8 <UART_WaitOnFlagUntilTimeout>
 8006078:	1e03      	subs	r3, r0, #0
 800607a:	d004      	beq.n	8006086 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2220      	movs	r2, #32
 8006080:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e005      	b.n	8006092 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2220      	movs	r2, #32
 800608a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	0018      	movs	r0, r3
 8006094:	46bd      	mov	sp, r7
 8006096:	b008      	add	sp, #32
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800609c:	b590      	push	{r4, r7, lr}
 800609e:	b0ab      	sub	sp, #172	@ 0xac
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	22a4      	movs	r2, #164	@ 0xa4
 80060ac:	18b9      	adds	r1, r7, r2
 80060ae:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	20a0      	movs	r0, #160	@ 0xa0
 80060b8:	1839      	adds	r1, r7, r0
 80060ba:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	219c      	movs	r1, #156	@ 0x9c
 80060c4:	1879      	adds	r1, r7, r1
 80060c6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80060c8:	0011      	movs	r1, r2
 80060ca:	18bb      	adds	r3, r7, r2
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a99      	ldr	r2, [pc, #612]	@ (8006334 <HAL_UART_IRQHandler+0x298>)
 80060d0:	4013      	ands	r3, r2
 80060d2:	2298      	movs	r2, #152	@ 0x98
 80060d4:	18bc      	adds	r4, r7, r2
 80060d6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80060d8:	18bb      	adds	r3, r7, r2
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d114      	bne.n	800610a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80060e0:	187b      	adds	r3, r7, r1
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2220      	movs	r2, #32
 80060e6:	4013      	ands	r3, r2
 80060e8:	d00f      	beq.n	800610a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80060ea:	183b      	adds	r3, r7, r0
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2220      	movs	r2, #32
 80060f0:	4013      	ands	r3, r2
 80060f2:	d00a      	beq.n	800610a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d100      	bne.n	80060fe <HAL_UART_IRQHandler+0x62>
 80060fc:	e2be      	b.n	800667c <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	0010      	movs	r0, r2
 8006106:	4798      	blx	r3
      }
      return;
 8006108:	e2b8      	b.n	800667c <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800610a:	2398      	movs	r3, #152	@ 0x98
 800610c:	18fb      	adds	r3, r7, r3
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d100      	bne.n	8006116 <HAL_UART_IRQHandler+0x7a>
 8006114:	e114      	b.n	8006340 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006116:	239c      	movs	r3, #156	@ 0x9c
 8006118:	18fb      	adds	r3, r7, r3
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2201      	movs	r2, #1
 800611e:	4013      	ands	r3, r2
 8006120:	d106      	bne.n	8006130 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006122:	23a0      	movs	r3, #160	@ 0xa0
 8006124:	18fb      	adds	r3, r7, r3
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a83      	ldr	r2, [pc, #524]	@ (8006338 <HAL_UART_IRQHandler+0x29c>)
 800612a:	4013      	ands	r3, r2
 800612c:	d100      	bne.n	8006130 <HAL_UART_IRQHandler+0x94>
 800612e:	e107      	b.n	8006340 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006130:	23a4      	movs	r3, #164	@ 0xa4
 8006132:	18fb      	adds	r3, r7, r3
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2201      	movs	r2, #1
 8006138:	4013      	ands	r3, r2
 800613a:	d012      	beq.n	8006162 <HAL_UART_IRQHandler+0xc6>
 800613c:	23a0      	movs	r3, #160	@ 0xa0
 800613e:	18fb      	adds	r3, r7, r3
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	2380      	movs	r3, #128	@ 0x80
 8006144:	005b      	lsls	r3, r3, #1
 8006146:	4013      	ands	r3, r2
 8006148:	d00b      	beq.n	8006162 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2201      	movs	r2, #1
 8006150:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2284      	movs	r2, #132	@ 0x84
 8006156:	589b      	ldr	r3, [r3, r2]
 8006158:	2201      	movs	r2, #1
 800615a:	431a      	orrs	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2184      	movs	r1, #132	@ 0x84
 8006160:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006162:	23a4      	movs	r3, #164	@ 0xa4
 8006164:	18fb      	adds	r3, r7, r3
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2202      	movs	r2, #2
 800616a:	4013      	ands	r3, r2
 800616c:	d011      	beq.n	8006192 <HAL_UART_IRQHandler+0xf6>
 800616e:	239c      	movs	r3, #156	@ 0x9c
 8006170:	18fb      	adds	r3, r7, r3
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2201      	movs	r2, #1
 8006176:	4013      	ands	r3, r2
 8006178:	d00b      	beq.n	8006192 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2202      	movs	r2, #2
 8006180:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2284      	movs	r2, #132	@ 0x84
 8006186:	589b      	ldr	r3, [r3, r2]
 8006188:	2204      	movs	r2, #4
 800618a:	431a      	orrs	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2184      	movs	r1, #132	@ 0x84
 8006190:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006192:	23a4      	movs	r3, #164	@ 0xa4
 8006194:	18fb      	adds	r3, r7, r3
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2204      	movs	r2, #4
 800619a:	4013      	ands	r3, r2
 800619c:	d011      	beq.n	80061c2 <HAL_UART_IRQHandler+0x126>
 800619e:	239c      	movs	r3, #156	@ 0x9c
 80061a0:	18fb      	adds	r3, r7, r3
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2201      	movs	r2, #1
 80061a6:	4013      	ands	r3, r2
 80061a8:	d00b      	beq.n	80061c2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2204      	movs	r2, #4
 80061b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2284      	movs	r2, #132	@ 0x84
 80061b6:	589b      	ldr	r3, [r3, r2]
 80061b8:	2202      	movs	r2, #2
 80061ba:	431a      	orrs	r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2184      	movs	r1, #132	@ 0x84
 80061c0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80061c2:	23a4      	movs	r3, #164	@ 0xa4
 80061c4:	18fb      	adds	r3, r7, r3
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2208      	movs	r2, #8
 80061ca:	4013      	ands	r3, r2
 80061cc:	d017      	beq.n	80061fe <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061ce:	23a0      	movs	r3, #160	@ 0xa0
 80061d0:	18fb      	adds	r3, r7, r3
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2220      	movs	r2, #32
 80061d6:	4013      	ands	r3, r2
 80061d8:	d105      	bne.n	80061e6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80061da:	239c      	movs	r3, #156	@ 0x9c
 80061dc:	18fb      	adds	r3, r7, r3
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2201      	movs	r2, #1
 80061e2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061e4:	d00b      	beq.n	80061fe <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2208      	movs	r2, #8
 80061ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2284      	movs	r2, #132	@ 0x84
 80061f2:	589b      	ldr	r3, [r3, r2]
 80061f4:	2208      	movs	r2, #8
 80061f6:	431a      	orrs	r2, r3
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2184      	movs	r1, #132	@ 0x84
 80061fc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061fe:	23a4      	movs	r3, #164	@ 0xa4
 8006200:	18fb      	adds	r3, r7, r3
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	2380      	movs	r3, #128	@ 0x80
 8006206:	011b      	lsls	r3, r3, #4
 8006208:	4013      	ands	r3, r2
 800620a:	d013      	beq.n	8006234 <HAL_UART_IRQHandler+0x198>
 800620c:	23a0      	movs	r3, #160	@ 0xa0
 800620e:	18fb      	adds	r3, r7, r3
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	2380      	movs	r3, #128	@ 0x80
 8006214:	04db      	lsls	r3, r3, #19
 8006216:	4013      	ands	r3, r2
 8006218:	d00c      	beq.n	8006234 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2280      	movs	r2, #128	@ 0x80
 8006220:	0112      	lsls	r2, r2, #4
 8006222:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2284      	movs	r2, #132	@ 0x84
 8006228:	589b      	ldr	r3, [r3, r2]
 800622a:	2220      	movs	r2, #32
 800622c:	431a      	orrs	r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2184      	movs	r1, #132	@ 0x84
 8006232:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2284      	movs	r2, #132	@ 0x84
 8006238:	589b      	ldr	r3, [r3, r2]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d100      	bne.n	8006240 <HAL_UART_IRQHandler+0x1a4>
 800623e:	e21f      	b.n	8006680 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006240:	23a4      	movs	r3, #164	@ 0xa4
 8006242:	18fb      	adds	r3, r7, r3
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2220      	movs	r2, #32
 8006248:	4013      	ands	r3, r2
 800624a:	d00e      	beq.n	800626a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800624c:	23a0      	movs	r3, #160	@ 0xa0
 800624e:	18fb      	adds	r3, r7, r3
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2220      	movs	r2, #32
 8006254:	4013      	ands	r3, r2
 8006256:	d008      	beq.n	800626a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800625c:	2b00      	cmp	r3, #0
 800625e:	d004      	beq.n	800626a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	0010      	movs	r0, r2
 8006268:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2284      	movs	r2, #132	@ 0x84
 800626e:	589b      	ldr	r3, [r3, r2]
 8006270:	2194      	movs	r1, #148	@ 0x94
 8006272:	187a      	adds	r2, r7, r1
 8006274:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	2240      	movs	r2, #64	@ 0x40
 800627e:	4013      	ands	r3, r2
 8006280:	2b40      	cmp	r3, #64	@ 0x40
 8006282:	d004      	beq.n	800628e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006284:	187b      	adds	r3, r7, r1
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2228      	movs	r2, #40	@ 0x28
 800628a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800628c:	d047      	beq.n	800631e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	0018      	movs	r0, r3
 8006292:	f000 fe89 	bl	8006fa8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	2240      	movs	r2, #64	@ 0x40
 800629e:	4013      	ands	r3, r2
 80062a0:	2b40      	cmp	r3, #64	@ 0x40
 80062a2:	d137      	bne.n	8006314 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062a4:	f3ef 8310 	mrs	r3, PRIMASK
 80062a8:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80062aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062ac:	2090      	movs	r0, #144	@ 0x90
 80062ae:	183a      	adds	r2, r7, r0
 80062b0:	6013      	str	r3, [r2, #0]
 80062b2:	2301      	movs	r3, #1
 80062b4:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062b8:	f383 8810 	msr	PRIMASK, r3
}
 80062bc:	46c0      	nop			@ (mov r8, r8)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	689a      	ldr	r2, [r3, #8]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2140      	movs	r1, #64	@ 0x40
 80062ca:	438a      	bics	r2, r1
 80062cc:	609a      	str	r2, [r3, #8]
 80062ce:	183b      	adds	r3, r7, r0
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062d6:	f383 8810 	msr	PRIMASK, r3
}
 80062da:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d012      	beq.n	800630a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062e8:	4a14      	ldr	r2, [pc, #80]	@ (800633c <HAL_UART_IRQHandler+0x2a0>)
 80062ea:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062f0:	0018      	movs	r0, r3
 80062f2:	f7fd f91f 	bl	8003534 <HAL_DMA_Abort_IT>
 80062f6:	1e03      	subs	r3, r0, #0
 80062f8:	d01a      	beq.n	8006330 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006304:	0018      	movs	r0, r3
 8006306:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006308:	e012      	b.n	8006330 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	0018      	movs	r0, r3
 800630e:	f000 f9cd 	bl	80066ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006312:	e00d      	b.n	8006330 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	0018      	movs	r0, r3
 8006318:	f000 f9c8 	bl	80066ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800631c:	e008      	b.n	8006330 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	0018      	movs	r0, r3
 8006322:	f000 f9c3 	bl	80066ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2284      	movs	r2, #132	@ 0x84
 800632a:	2100      	movs	r1, #0
 800632c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800632e:	e1a7      	b.n	8006680 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006330:	46c0      	nop			@ (mov r8, r8)
    return;
 8006332:	e1a5      	b.n	8006680 <HAL_UART_IRQHandler+0x5e4>
 8006334:	0000080f 	.word	0x0000080f
 8006338:	04000120 	.word	0x04000120
 800633c:	08007071 	.word	0x08007071

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006344:	2b01      	cmp	r3, #1
 8006346:	d000      	beq.n	800634a <HAL_UART_IRQHandler+0x2ae>
 8006348:	e159      	b.n	80065fe <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800634a:	23a4      	movs	r3, #164	@ 0xa4
 800634c:	18fb      	adds	r3, r7, r3
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2210      	movs	r2, #16
 8006352:	4013      	ands	r3, r2
 8006354:	d100      	bne.n	8006358 <HAL_UART_IRQHandler+0x2bc>
 8006356:	e152      	b.n	80065fe <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006358:	23a0      	movs	r3, #160	@ 0xa0
 800635a:	18fb      	adds	r3, r7, r3
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2210      	movs	r2, #16
 8006360:	4013      	ands	r3, r2
 8006362:	d100      	bne.n	8006366 <HAL_UART_IRQHandler+0x2ca>
 8006364:	e14b      	b.n	80065fe <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2210      	movs	r2, #16
 800636c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	2240      	movs	r2, #64	@ 0x40
 8006376:	4013      	ands	r3, r2
 8006378:	2b40      	cmp	r3, #64	@ 0x40
 800637a:	d000      	beq.n	800637e <HAL_UART_IRQHandler+0x2e2>
 800637c:	e0bf      	b.n	80064fe <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685a      	ldr	r2, [r3, #4]
 8006386:	217e      	movs	r1, #126	@ 0x7e
 8006388:	187b      	adds	r3, r7, r1
 800638a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800638c:	187b      	adds	r3, r7, r1
 800638e:	881b      	ldrh	r3, [r3, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d100      	bne.n	8006396 <HAL_UART_IRQHandler+0x2fa>
 8006394:	e095      	b.n	80064c2 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2258      	movs	r2, #88	@ 0x58
 800639a:	5a9b      	ldrh	r3, [r3, r2]
 800639c:	187a      	adds	r2, r7, r1
 800639e:	8812      	ldrh	r2, [r2, #0]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d300      	bcc.n	80063a6 <HAL_UART_IRQHandler+0x30a>
 80063a4:	e08d      	b.n	80064c2 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	187a      	adds	r2, r7, r1
 80063aa:	215a      	movs	r1, #90	@ 0x5a
 80063ac:	8812      	ldrh	r2, [r2, #0]
 80063ae:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2220      	movs	r2, #32
 80063ba:	4013      	ands	r3, r2
 80063bc:	d16f      	bne.n	800649e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063be:	f3ef 8310 	mrs	r3, PRIMASK
 80063c2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80063c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063c8:	2301      	movs	r3, #1
 80063ca:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ce:	f383 8810 	msr	PRIMASK, r3
}
 80063d2:	46c0      	nop			@ (mov r8, r8)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	49ad      	ldr	r1, [pc, #692]	@ (8006694 <HAL_UART_IRQHandler+0x5f8>)
 80063e0:	400a      	ands	r2, r1
 80063e2:	601a      	str	r2, [r3, #0]
 80063e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ea:	f383 8810 	msr	PRIMASK, r3
}
 80063ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063f0:	f3ef 8310 	mrs	r3, PRIMASK
 80063f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80063f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f8:	677b      	str	r3, [r7, #116]	@ 0x74
 80063fa:	2301      	movs	r3, #1
 80063fc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006400:	f383 8810 	msr	PRIMASK, r3
}
 8006404:	46c0      	nop			@ (mov r8, r8)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	689a      	ldr	r2, [r3, #8]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2101      	movs	r1, #1
 8006412:	438a      	bics	r2, r1
 8006414:	609a      	str	r2, [r3, #8]
 8006416:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006418:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800641a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800641c:	f383 8810 	msr	PRIMASK, r3
}
 8006420:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006422:	f3ef 8310 	mrs	r3, PRIMASK
 8006426:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8006428:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800642a:	673b      	str	r3, [r7, #112]	@ 0x70
 800642c:	2301      	movs	r3, #1
 800642e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006430:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006432:	f383 8810 	msr	PRIMASK, r3
}
 8006436:	46c0      	nop			@ (mov r8, r8)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689a      	ldr	r2, [r3, #8]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2140      	movs	r1, #64	@ 0x40
 8006444:	438a      	bics	r2, r1
 8006446:	609a      	str	r2, [r3, #8]
 8006448:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800644a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800644c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800644e:	f383 8810 	msr	PRIMASK, r3
}
 8006452:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2280      	movs	r2, #128	@ 0x80
 8006458:	2120      	movs	r1, #32
 800645a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006462:	f3ef 8310 	mrs	r3, PRIMASK
 8006466:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8006468:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800646a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800646c:	2301      	movs	r3, #1
 800646e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006470:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006472:	f383 8810 	msr	PRIMASK, r3
}
 8006476:	46c0      	nop			@ (mov r8, r8)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2110      	movs	r1, #16
 8006484:	438a      	bics	r2, r1
 8006486:	601a      	str	r2, [r3, #0]
 8006488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800648a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800648c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800648e:	f383 8810 	msr	PRIMASK, r3
}
 8006492:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006498:	0018      	movs	r0, r3
 800649a:	f7fd f80b 	bl	80034b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2202      	movs	r2, #2
 80064a2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2258      	movs	r2, #88	@ 0x58
 80064a8:	5a9a      	ldrh	r2, [r3, r2]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	215a      	movs	r1, #90	@ 0x5a
 80064ae:	5a5b      	ldrh	r3, [r3, r1]
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	0011      	movs	r1, r2
 80064ba:	0018      	movs	r0, r3
 80064bc:	f000 f8fe 	bl	80066bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80064c0:	e0e0      	b.n	8006684 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2258      	movs	r2, #88	@ 0x58
 80064c6:	5a9b      	ldrh	r3, [r3, r2]
 80064c8:	227e      	movs	r2, #126	@ 0x7e
 80064ca:	18ba      	adds	r2, r7, r2
 80064cc:	8812      	ldrh	r2, [r2, #0]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d000      	beq.n	80064d4 <HAL_UART_IRQHandler+0x438>
 80064d2:	e0d7      	b.n	8006684 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2220      	movs	r2, #32
 80064de:	4013      	ands	r3, r2
 80064e0:	2b20      	cmp	r3, #32
 80064e2:	d000      	beq.n	80064e6 <HAL_UART_IRQHandler+0x44a>
 80064e4:	e0ce      	b.n	8006684 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2202      	movs	r2, #2
 80064ea:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2258      	movs	r2, #88	@ 0x58
 80064f0:	5a9a      	ldrh	r2, [r3, r2]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	0011      	movs	r1, r2
 80064f6:	0018      	movs	r0, r3
 80064f8:	f000 f8e0 	bl	80066bc <HAL_UARTEx_RxEventCallback>
      return;
 80064fc:	e0c2      	b.n	8006684 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2258      	movs	r2, #88	@ 0x58
 8006502:	5a99      	ldrh	r1, [r3, r2]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	225a      	movs	r2, #90	@ 0x5a
 8006508:	5a9b      	ldrh	r3, [r3, r2]
 800650a:	b29a      	uxth	r2, r3
 800650c:	208e      	movs	r0, #142	@ 0x8e
 800650e:	183b      	adds	r3, r7, r0
 8006510:	1a8a      	subs	r2, r1, r2
 8006512:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	225a      	movs	r2, #90	@ 0x5a
 8006518:	5a9b      	ldrh	r3, [r3, r2]
 800651a:	b29b      	uxth	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	d100      	bne.n	8006522 <HAL_UART_IRQHandler+0x486>
 8006520:	e0b2      	b.n	8006688 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8006522:	183b      	adds	r3, r7, r0
 8006524:	881b      	ldrh	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d100      	bne.n	800652c <HAL_UART_IRQHandler+0x490>
 800652a:	e0ad      	b.n	8006688 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800652c:	f3ef 8310 	mrs	r3, PRIMASK
 8006530:	60fb      	str	r3, [r7, #12]
  return(result);
 8006532:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006534:	2488      	movs	r4, #136	@ 0x88
 8006536:	193a      	adds	r2, r7, r4
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	2301      	movs	r3, #1
 800653c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	f383 8810 	msr	PRIMASK, r3
}
 8006544:	46c0      	nop			@ (mov r8, r8)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4951      	ldr	r1, [pc, #324]	@ (8006698 <HAL_UART_IRQHandler+0x5fc>)
 8006552:	400a      	ands	r2, r1
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	193b      	adds	r3, r7, r4
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	f383 8810 	msr	PRIMASK, r3
}
 8006562:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006564:	f3ef 8310 	mrs	r3, PRIMASK
 8006568:	61bb      	str	r3, [r7, #24]
  return(result);
 800656a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800656c:	2484      	movs	r4, #132	@ 0x84
 800656e:	193a      	adds	r2, r7, r4
 8006570:	6013      	str	r3, [r2, #0]
 8006572:	2301      	movs	r3, #1
 8006574:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	f383 8810 	msr	PRIMASK, r3
}
 800657c:	46c0      	nop			@ (mov r8, r8)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689a      	ldr	r2, [r3, #8]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2101      	movs	r1, #1
 800658a:	438a      	bics	r2, r1
 800658c:	609a      	str	r2, [r3, #8]
 800658e:	193b      	adds	r3, r7, r4
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006594:	6a3b      	ldr	r3, [r7, #32]
 8006596:	f383 8810 	msr	PRIMASK, r3
}
 800659a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2280      	movs	r2, #128	@ 0x80
 80065a0:	2120      	movs	r1, #32
 80065a2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065b0:	f3ef 8310 	mrs	r3, PRIMASK
 80065b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80065b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065b8:	2480      	movs	r4, #128	@ 0x80
 80065ba:	193a      	adds	r2, r7, r4
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	2301      	movs	r3, #1
 80065c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c4:	f383 8810 	msr	PRIMASK, r3
}
 80065c8:	46c0      	nop			@ (mov r8, r8)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2110      	movs	r1, #16
 80065d6:	438a      	bics	r2, r1
 80065d8:	601a      	str	r2, [r3, #0]
 80065da:	193b      	adds	r3, r7, r4
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e2:	f383 8810 	msr	PRIMASK, r3
}
 80065e6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2202      	movs	r2, #2
 80065ec:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065ee:	183b      	adds	r3, r7, r0
 80065f0:	881a      	ldrh	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	0011      	movs	r1, r2
 80065f6:	0018      	movs	r0, r3
 80065f8:	f000 f860 	bl	80066bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80065fc:	e044      	b.n	8006688 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80065fe:	23a4      	movs	r3, #164	@ 0xa4
 8006600:	18fb      	adds	r3, r7, r3
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	2380      	movs	r3, #128	@ 0x80
 8006606:	035b      	lsls	r3, r3, #13
 8006608:	4013      	ands	r3, r2
 800660a:	d010      	beq.n	800662e <HAL_UART_IRQHandler+0x592>
 800660c:	239c      	movs	r3, #156	@ 0x9c
 800660e:	18fb      	adds	r3, r7, r3
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	2380      	movs	r3, #128	@ 0x80
 8006614:	03db      	lsls	r3, r3, #15
 8006616:	4013      	ands	r3, r2
 8006618:	d009      	beq.n	800662e <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2280      	movs	r2, #128	@ 0x80
 8006620:	0352      	lsls	r2, r2, #13
 8006622:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	0018      	movs	r0, r3
 8006628:	f000 fd60 	bl	80070ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800662c:	e02f      	b.n	800668e <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800662e:	23a4      	movs	r3, #164	@ 0xa4
 8006630:	18fb      	adds	r3, r7, r3
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2280      	movs	r2, #128	@ 0x80
 8006636:	4013      	ands	r3, r2
 8006638:	d00f      	beq.n	800665a <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800663a:	23a0      	movs	r3, #160	@ 0xa0
 800663c:	18fb      	adds	r3, r7, r3
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2280      	movs	r2, #128	@ 0x80
 8006642:	4013      	ands	r3, r2
 8006644:	d009      	beq.n	800665a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800664a:	2b00      	cmp	r3, #0
 800664c:	d01e      	beq.n	800668c <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	0010      	movs	r0, r2
 8006656:	4798      	blx	r3
    }
    return;
 8006658:	e018      	b.n	800668c <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800665a:	23a4      	movs	r3, #164	@ 0xa4
 800665c:	18fb      	adds	r3, r7, r3
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2240      	movs	r2, #64	@ 0x40
 8006662:	4013      	ands	r3, r2
 8006664:	d013      	beq.n	800668e <HAL_UART_IRQHandler+0x5f2>
 8006666:	23a0      	movs	r3, #160	@ 0xa0
 8006668:	18fb      	adds	r3, r7, r3
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2240      	movs	r2, #64	@ 0x40
 800666e:	4013      	ands	r3, r2
 8006670:	d00d      	beq.n	800668e <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	0018      	movs	r0, r3
 8006676:	f000 fd0e 	bl	8007096 <UART_EndTransmit_IT>
    return;
 800667a:	e008      	b.n	800668e <HAL_UART_IRQHandler+0x5f2>
      return;
 800667c:	46c0      	nop			@ (mov r8, r8)
 800667e:	e006      	b.n	800668e <HAL_UART_IRQHandler+0x5f2>
    return;
 8006680:	46c0      	nop			@ (mov r8, r8)
 8006682:	e004      	b.n	800668e <HAL_UART_IRQHandler+0x5f2>
      return;
 8006684:	46c0      	nop			@ (mov r8, r8)
 8006686:	e002      	b.n	800668e <HAL_UART_IRQHandler+0x5f2>
      return;
 8006688:	46c0      	nop			@ (mov r8, r8)
 800668a:	e000      	b.n	800668e <HAL_UART_IRQHandler+0x5f2>
    return;
 800668c:	46c0      	nop			@ (mov r8, r8)
  }

}
 800668e:	46bd      	mov	sp, r7
 8006690:	b02b      	add	sp, #172	@ 0xac
 8006692:	bd90      	pop	{r4, r7, pc}
 8006694:	fffffeff 	.word	0xfffffeff
 8006698:	fffffedf 	.word	0xfffffedf

0800669c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066a4:	46c0      	nop			@ (mov r8, r8)
 80066a6:	46bd      	mov	sp, r7
 80066a8:	b002      	add	sp, #8
 80066aa:	bd80      	pop	{r7, pc}

080066ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b082      	sub	sp, #8
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066b4:	46c0      	nop			@ (mov r8, r8)
 80066b6:	46bd      	mov	sp, r7
 80066b8:	b002      	add	sp, #8
 80066ba:	bd80      	pop	{r7, pc}

080066bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	000a      	movs	r2, r1
 80066c6:	1cbb      	adds	r3, r7, #2
 80066c8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066ca:	46c0      	nop			@ (mov r8, r8)
 80066cc:	46bd      	mov	sp, r7
 80066ce:	b002      	add	sp, #8
 80066d0:	bd80      	pop	{r7, pc}
	...

080066d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066d4:	b5b0      	push	{r4, r5, r7, lr}
 80066d6:	b08e      	sub	sp, #56	@ 0x38
 80066d8:	af00      	add	r7, sp, #0
 80066da:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066dc:	231a      	movs	r3, #26
 80066de:	2218      	movs	r2, #24
 80066e0:	189b      	adds	r3, r3, r2
 80066e2:	19db      	adds	r3, r3, r7
 80066e4:	2200      	movs	r2, #0
 80066e6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	689a      	ldr	r2, [r3, #8]
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	431a      	orrs	r2, r3
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	695b      	ldr	r3, [r3, #20]
 80066f6:	431a      	orrs	r2, r3
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4ac3      	ldr	r2, [pc, #780]	@ (8006a14 <UART_SetConfig+0x340>)
 8006708:	4013      	ands	r3, r2
 800670a:	0019      	movs	r1, r3
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006712:	430a      	orrs	r2, r1
 8006714:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	4abe      	ldr	r2, [pc, #760]	@ (8006a18 <UART_SetConfig+0x344>)
 800671e:	4013      	ands	r3, r2
 8006720:	0019      	movs	r1, r3
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	68da      	ldr	r2, [r3, #12]
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4ab8      	ldr	r2, [pc, #736]	@ (8006a1c <UART_SetConfig+0x348>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d004      	beq.n	8006748 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006744:	4313      	orrs	r3, r2
 8006746:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	4ab4      	ldr	r2, [pc, #720]	@ (8006a20 <UART_SetConfig+0x34c>)
 8006750:	4013      	ands	r3, r2
 8006752:	0019      	movs	r1, r3
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800675a:	430a      	orrs	r2, r1
 800675c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4ab0      	ldr	r2, [pc, #704]	@ (8006a24 <UART_SetConfig+0x350>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d131      	bne.n	80067cc <UART_SetConfig+0xf8>
 8006768:	4baf      	ldr	r3, [pc, #700]	@ (8006a28 <UART_SetConfig+0x354>)
 800676a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800676c:	2203      	movs	r2, #3
 800676e:	4013      	ands	r3, r2
 8006770:	2b03      	cmp	r3, #3
 8006772:	d01d      	beq.n	80067b0 <UART_SetConfig+0xdc>
 8006774:	d823      	bhi.n	80067be <UART_SetConfig+0xea>
 8006776:	2b02      	cmp	r3, #2
 8006778:	d00c      	beq.n	8006794 <UART_SetConfig+0xc0>
 800677a:	d820      	bhi.n	80067be <UART_SetConfig+0xea>
 800677c:	2b00      	cmp	r3, #0
 800677e:	d002      	beq.n	8006786 <UART_SetConfig+0xb2>
 8006780:	2b01      	cmp	r3, #1
 8006782:	d00e      	beq.n	80067a2 <UART_SetConfig+0xce>
 8006784:	e01b      	b.n	80067be <UART_SetConfig+0xea>
 8006786:	231b      	movs	r3, #27
 8006788:	2218      	movs	r2, #24
 800678a:	189b      	adds	r3, r3, r2
 800678c:	19db      	adds	r3, r3, r7
 800678e:	2201      	movs	r2, #1
 8006790:	701a      	strb	r2, [r3, #0]
 8006792:	e0b4      	b.n	80068fe <UART_SetConfig+0x22a>
 8006794:	231b      	movs	r3, #27
 8006796:	2218      	movs	r2, #24
 8006798:	189b      	adds	r3, r3, r2
 800679a:	19db      	adds	r3, r3, r7
 800679c:	2202      	movs	r2, #2
 800679e:	701a      	strb	r2, [r3, #0]
 80067a0:	e0ad      	b.n	80068fe <UART_SetConfig+0x22a>
 80067a2:	231b      	movs	r3, #27
 80067a4:	2218      	movs	r2, #24
 80067a6:	189b      	adds	r3, r3, r2
 80067a8:	19db      	adds	r3, r3, r7
 80067aa:	2204      	movs	r2, #4
 80067ac:	701a      	strb	r2, [r3, #0]
 80067ae:	e0a6      	b.n	80068fe <UART_SetConfig+0x22a>
 80067b0:	231b      	movs	r3, #27
 80067b2:	2218      	movs	r2, #24
 80067b4:	189b      	adds	r3, r3, r2
 80067b6:	19db      	adds	r3, r3, r7
 80067b8:	2208      	movs	r2, #8
 80067ba:	701a      	strb	r2, [r3, #0]
 80067bc:	e09f      	b.n	80068fe <UART_SetConfig+0x22a>
 80067be:	231b      	movs	r3, #27
 80067c0:	2218      	movs	r2, #24
 80067c2:	189b      	adds	r3, r3, r2
 80067c4:	19db      	adds	r3, r3, r7
 80067c6:	2210      	movs	r2, #16
 80067c8:	701a      	strb	r2, [r3, #0]
 80067ca:	e098      	b.n	80068fe <UART_SetConfig+0x22a>
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a96      	ldr	r2, [pc, #600]	@ (8006a2c <UART_SetConfig+0x358>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d131      	bne.n	800683a <UART_SetConfig+0x166>
 80067d6:	4b94      	ldr	r3, [pc, #592]	@ (8006a28 <UART_SetConfig+0x354>)
 80067d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067da:	220c      	movs	r2, #12
 80067dc:	4013      	ands	r3, r2
 80067de:	2b0c      	cmp	r3, #12
 80067e0:	d01d      	beq.n	800681e <UART_SetConfig+0x14a>
 80067e2:	d823      	bhi.n	800682c <UART_SetConfig+0x158>
 80067e4:	2b08      	cmp	r3, #8
 80067e6:	d00c      	beq.n	8006802 <UART_SetConfig+0x12e>
 80067e8:	d820      	bhi.n	800682c <UART_SetConfig+0x158>
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d002      	beq.n	80067f4 <UART_SetConfig+0x120>
 80067ee:	2b04      	cmp	r3, #4
 80067f0:	d00e      	beq.n	8006810 <UART_SetConfig+0x13c>
 80067f2:	e01b      	b.n	800682c <UART_SetConfig+0x158>
 80067f4:	231b      	movs	r3, #27
 80067f6:	2218      	movs	r2, #24
 80067f8:	189b      	adds	r3, r3, r2
 80067fa:	19db      	adds	r3, r3, r7
 80067fc:	2200      	movs	r2, #0
 80067fe:	701a      	strb	r2, [r3, #0]
 8006800:	e07d      	b.n	80068fe <UART_SetConfig+0x22a>
 8006802:	231b      	movs	r3, #27
 8006804:	2218      	movs	r2, #24
 8006806:	189b      	adds	r3, r3, r2
 8006808:	19db      	adds	r3, r3, r7
 800680a:	2202      	movs	r2, #2
 800680c:	701a      	strb	r2, [r3, #0]
 800680e:	e076      	b.n	80068fe <UART_SetConfig+0x22a>
 8006810:	231b      	movs	r3, #27
 8006812:	2218      	movs	r2, #24
 8006814:	189b      	adds	r3, r3, r2
 8006816:	19db      	adds	r3, r3, r7
 8006818:	2204      	movs	r2, #4
 800681a:	701a      	strb	r2, [r3, #0]
 800681c:	e06f      	b.n	80068fe <UART_SetConfig+0x22a>
 800681e:	231b      	movs	r3, #27
 8006820:	2218      	movs	r2, #24
 8006822:	189b      	adds	r3, r3, r2
 8006824:	19db      	adds	r3, r3, r7
 8006826:	2208      	movs	r2, #8
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	e068      	b.n	80068fe <UART_SetConfig+0x22a>
 800682c:	231b      	movs	r3, #27
 800682e:	2218      	movs	r2, #24
 8006830:	189b      	adds	r3, r3, r2
 8006832:	19db      	adds	r3, r3, r7
 8006834:	2210      	movs	r2, #16
 8006836:	701a      	strb	r2, [r3, #0]
 8006838:	e061      	b.n	80068fe <UART_SetConfig+0x22a>
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a30 <UART_SetConfig+0x35c>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d106      	bne.n	8006852 <UART_SetConfig+0x17e>
 8006844:	231b      	movs	r3, #27
 8006846:	2218      	movs	r2, #24
 8006848:	189b      	adds	r3, r3, r2
 800684a:	19db      	adds	r3, r3, r7
 800684c:	2200      	movs	r2, #0
 800684e:	701a      	strb	r2, [r3, #0]
 8006850:	e055      	b.n	80068fe <UART_SetConfig+0x22a>
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a77      	ldr	r2, [pc, #476]	@ (8006a34 <UART_SetConfig+0x360>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d106      	bne.n	800686a <UART_SetConfig+0x196>
 800685c:	231b      	movs	r3, #27
 800685e:	2218      	movs	r2, #24
 8006860:	189b      	adds	r3, r3, r2
 8006862:	19db      	adds	r3, r3, r7
 8006864:	2200      	movs	r2, #0
 8006866:	701a      	strb	r2, [r3, #0]
 8006868:	e049      	b.n	80068fe <UART_SetConfig+0x22a>
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a6b      	ldr	r2, [pc, #428]	@ (8006a1c <UART_SetConfig+0x348>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d13e      	bne.n	80068f2 <UART_SetConfig+0x21e>
 8006874:	4b6c      	ldr	r3, [pc, #432]	@ (8006a28 <UART_SetConfig+0x354>)
 8006876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006878:	23c0      	movs	r3, #192	@ 0xc0
 800687a:	011b      	lsls	r3, r3, #4
 800687c:	4013      	ands	r3, r2
 800687e:	22c0      	movs	r2, #192	@ 0xc0
 8006880:	0112      	lsls	r2, r2, #4
 8006882:	4293      	cmp	r3, r2
 8006884:	d027      	beq.n	80068d6 <UART_SetConfig+0x202>
 8006886:	22c0      	movs	r2, #192	@ 0xc0
 8006888:	0112      	lsls	r2, r2, #4
 800688a:	4293      	cmp	r3, r2
 800688c:	d82a      	bhi.n	80068e4 <UART_SetConfig+0x210>
 800688e:	2280      	movs	r2, #128	@ 0x80
 8006890:	0112      	lsls	r2, r2, #4
 8006892:	4293      	cmp	r3, r2
 8006894:	d011      	beq.n	80068ba <UART_SetConfig+0x1e6>
 8006896:	2280      	movs	r2, #128	@ 0x80
 8006898:	0112      	lsls	r2, r2, #4
 800689a:	4293      	cmp	r3, r2
 800689c:	d822      	bhi.n	80068e4 <UART_SetConfig+0x210>
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d004      	beq.n	80068ac <UART_SetConfig+0x1d8>
 80068a2:	2280      	movs	r2, #128	@ 0x80
 80068a4:	00d2      	lsls	r2, r2, #3
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d00e      	beq.n	80068c8 <UART_SetConfig+0x1f4>
 80068aa:	e01b      	b.n	80068e4 <UART_SetConfig+0x210>
 80068ac:	231b      	movs	r3, #27
 80068ae:	2218      	movs	r2, #24
 80068b0:	189b      	adds	r3, r3, r2
 80068b2:	19db      	adds	r3, r3, r7
 80068b4:	2200      	movs	r2, #0
 80068b6:	701a      	strb	r2, [r3, #0]
 80068b8:	e021      	b.n	80068fe <UART_SetConfig+0x22a>
 80068ba:	231b      	movs	r3, #27
 80068bc:	2218      	movs	r2, #24
 80068be:	189b      	adds	r3, r3, r2
 80068c0:	19db      	adds	r3, r3, r7
 80068c2:	2202      	movs	r2, #2
 80068c4:	701a      	strb	r2, [r3, #0]
 80068c6:	e01a      	b.n	80068fe <UART_SetConfig+0x22a>
 80068c8:	231b      	movs	r3, #27
 80068ca:	2218      	movs	r2, #24
 80068cc:	189b      	adds	r3, r3, r2
 80068ce:	19db      	adds	r3, r3, r7
 80068d0:	2204      	movs	r2, #4
 80068d2:	701a      	strb	r2, [r3, #0]
 80068d4:	e013      	b.n	80068fe <UART_SetConfig+0x22a>
 80068d6:	231b      	movs	r3, #27
 80068d8:	2218      	movs	r2, #24
 80068da:	189b      	adds	r3, r3, r2
 80068dc:	19db      	adds	r3, r3, r7
 80068de:	2208      	movs	r2, #8
 80068e0:	701a      	strb	r2, [r3, #0]
 80068e2:	e00c      	b.n	80068fe <UART_SetConfig+0x22a>
 80068e4:	231b      	movs	r3, #27
 80068e6:	2218      	movs	r2, #24
 80068e8:	189b      	adds	r3, r3, r2
 80068ea:	19db      	adds	r3, r3, r7
 80068ec:	2210      	movs	r2, #16
 80068ee:	701a      	strb	r2, [r3, #0]
 80068f0:	e005      	b.n	80068fe <UART_SetConfig+0x22a>
 80068f2:	231b      	movs	r3, #27
 80068f4:	2218      	movs	r2, #24
 80068f6:	189b      	adds	r3, r3, r2
 80068f8:	19db      	adds	r3, r3, r7
 80068fa:	2210      	movs	r2, #16
 80068fc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a46      	ldr	r2, [pc, #280]	@ (8006a1c <UART_SetConfig+0x348>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d000      	beq.n	800690a <UART_SetConfig+0x236>
 8006908:	e09a      	b.n	8006a40 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800690a:	231b      	movs	r3, #27
 800690c:	2218      	movs	r2, #24
 800690e:	189b      	adds	r3, r3, r2
 8006910:	19db      	adds	r3, r3, r7
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	2b08      	cmp	r3, #8
 8006916:	d01d      	beq.n	8006954 <UART_SetConfig+0x280>
 8006918:	dc20      	bgt.n	800695c <UART_SetConfig+0x288>
 800691a:	2b04      	cmp	r3, #4
 800691c:	d015      	beq.n	800694a <UART_SetConfig+0x276>
 800691e:	dc1d      	bgt.n	800695c <UART_SetConfig+0x288>
 8006920:	2b00      	cmp	r3, #0
 8006922:	d002      	beq.n	800692a <UART_SetConfig+0x256>
 8006924:	2b02      	cmp	r3, #2
 8006926:	d005      	beq.n	8006934 <UART_SetConfig+0x260>
 8006928:	e018      	b.n	800695c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800692a:	f7fe fc55 	bl	80051d8 <HAL_RCC_GetPCLK1Freq>
 800692e:	0003      	movs	r3, r0
 8006930:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006932:	e01c      	b.n	800696e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006934:	4b3c      	ldr	r3, [pc, #240]	@ (8006a28 <UART_SetConfig+0x354>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2210      	movs	r2, #16
 800693a:	4013      	ands	r3, r2
 800693c:	d002      	beq.n	8006944 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800693e:	4b3e      	ldr	r3, [pc, #248]	@ (8006a38 <UART_SetConfig+0x364>)
 8006940:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006942:	e014      	b.n	800696e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006944:	4b3d      	ldr	r3, [pc, #244]	@ (8006a3c <UART_SetConfig+0x368>)
 8006946:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006948:	e011      	b.n	800696e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800694a:	f7fe fbb5 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 800694e:	0003      	movs	r3, r0
 8006950:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006952:	e00c      	b.n	800696e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006954:	2380      	movs	r3, #128	@ 0x80
 8006956:	021b      	lsls	r3, r3, #8
 8006958:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800695a:	e008      	b.n	800696e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800695c:	2300      	movs	r3, #0
 800695e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006960:	231a      	movs	r3, #26
 8006962:	2218      	movs	r2, #24
 8006964:	189b      	adds	r3, r3, r2
 8006966:	19db      	adds	r3, r3, r7
 8006968:	2201      	movs	r2, #1
 800696a:	701a      	strb	r2, [r3, #0]
        break;
 800696c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800696e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006970:	2b00      	cmp	r3, #0
 8006972:	d100      	bne.n	8006976 <UART_SetConfig+0x2a2>
 8006974:	e133      	b.n	8006bde <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	685a      	ldr	r2, [r3, #4]
 800697a:	0013      	movs	r3, r2
 800697c:	005b      	lsls	r3, r3, #1
 800697e:	189b      	adds	r3, r3, r2
 8006980:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006982:	429a      	cmp	r2, r3
 8006984:	d305      	bcc.n	8006992 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800698c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800698e:	429a      	cmp	r2, r3
 8006990:	d906      	bls.n	80069a0 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006992:	231a      	movs	r3, #26
 8006994:	2218      	movs	r2, #24
 8006996:	189b      	adds	r3, r3, r2
 8006998:	19db      	adds	r3, r3, r7
 800699a:	2201      	movs	r2, #1
 800699c:	701a      	strb	r2, [r3, #0]
 800699e:	e11e      	b.n	8006bde <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80069a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a2:	613b      	str	r3, [r7, #16]
 80069a4:	2300      	movs	r3, #0
 80069a6:	617b      	str	r3, [r7, #20]
 80069a8:	6939      	ldr	r1, [r7, #16]
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	000b      	movs	r3, r1
 80069ae:	0e1b      	lsrs	r3, r3, #24
 80069b0:	0010      	movs	r0, r2
 80069b2:	0205      	lsls	r5, r0, #8
 80069b4:	431d      	orrs	r5, r3
 80069b6:	000b      	movs	r3, r1
 80069b8:	021c      	lsls	r4, r3, #8
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	085b      	lsrs	r3, r3, #1
 80069c0:	60bb      	str	r3, [r7, #8]
 80069c2:	2300      	movs	r3, #0
 80069c4:	60fb      	str	r3, [r7, #12]
 80069c6:	68b8      	ldr	r0, [r7, #8]
 80069c8:	68f9      	ldr	r1, [r7, #12]
 80069ca:	1900      	adds	r0, r0, r4
 80069cc:	4169      	adcs	r1, r5
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	603b      	str	r3, [r7, #0]
 80069d4:	2300      	movs	r3, #0
 80069d6:	607b      	str	r3, [r7, #4]
 80069d8:	683a      	ldr	r2, [r7, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f7f9 fd64 	bl	80004a8 <__aeabi_uldivmod>
 80069e0:	0002      	movs	r2, r0
 80069e2:	000b      	movs	r3, r1
 80069e4:	0013      	movs	r3, r2
 80069e6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80069e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069ea:	23c0      	movs	r3, #192	@ 0xc0
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d309      	bcc.n	8006a06 <UART_SetConfig+0x332>
 80069f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069f4:	2380      	movs	r3, #128	@ 0x80
 80069f6:	035b      	lsls	r3, r3, #13
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d204      	bcs.n	8006a06 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a02:	60da      	str	r2, [r3, #12]
 8006a04:	e0eb      	b.n	8006bde <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8006a06:	231a      	movs	r3, #26
 8006a08:	2218      	movs	r2, #24
 8006a0a:	189b      	adds	r3, r3, r2
 8006a0c:	19db      	adds	r3, r3, r7
 8006a0e:	2201      	movs	r2, #1
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	e0e4      	b.n	8006bde <UART_SetConfig+0x50a>
 8006a14:	efff69f3 	.word	0xefff69f3
 8006a18:	ffffcfff 	.word	0xffffcfff
 8006a1c:	40004800 	.word	0x40004800
 8006a20:	fffff4ff 	.word	0xfffff4ff
 8006a24:	40013800 	.word	0x40013800
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	40004400 	.word	0x40004400
 8006a30:	40004c00 	.word	0x40004c00
 8006a34:	40005000 	.word	0x40005000
 8006a38:	003d0900 	.word	0x003d0900
 8006a3c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	69da      	ldr	r2, [r3, #28]
 8006a44:	2380      	movs	r3, #128	@ 0x80
 8006a46:	021b      	lsls	r3, r3, #8
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d000      	beq.n	8006a4e <UART_SetConfig+0x37a>
 8006a4c:	e070      	b.n	8006b30 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8006a4e:	231b      	movs	r3, #27
 8006a50:	2218      	movs	r2, #24
 8006a52:	189b      	adds	r3, r3, r2
 8006a54:	19db      	adds	r3, r3, r7
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	2b08      	cmp	r3, #8
 8006a5a:	d822      	bhi.n	8006aa2 <UART_SetConfig+0x3ce>
 8006a5c:	009a      	lsls	r2, r3, #2
 8006a5e:	4b67      	ldr	r3, [pc, #412]	@ (8006bfc <UART_SetConfig+0x528>)
 8006a60:	18d3      	adds	r3, r2, r3
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a66:	f7fe fbb7 	bl	80051d8 <HAL_RCC_GetPCLK1Freq>
 8006a6a:	0003      	movs	r3, r0
 8006a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006a6e:	e021      	b.n	8006ab4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a70:	f7fe fbc8 	bl	8005204 <HAL_RCC_GetPCLK2Freq>
 8006a74:	0003      	movs	r3, r0
 8006a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006a78:	e01c      	b.n	8006ab4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a7a:	4b61      	ldr	r3, [pc, #388]	@ (8006c00 <UART_SetConfig+0x52c>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2210      	movs	r2, #16
 8006a80:	4013      	ands	r3, r2
 8006a82:	d002      	beq.n	8006a8a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006a84:	4b5f      	ldr	r3, [pc, #380]	@ (8006c04 <UART_SetConfig+0x530>)
 8006a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a88:	e014      	b.n	8006ab4 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006a8a:	4b5f      	ldr	r3, [pc, #380]	@ (8006c08 <UART_SetConfig+0x534>)
 8006a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006a8e:	e011      	b.n	8006ab4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a90:	f7fe fb12 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 8006a94:	0003      	movs	r3, r0
 8006a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006a98:	e00c      	b.n	8006ab4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a9a:	2380      	movs	r3, #128	@ 0x80
 8006a9c:	021b      	lsls	r3, r3, #8
 8006a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006aa0:	e008      	b.n	8006ab4 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006aa6:	231a      	movs	r3, #26
 8006aa8:	2218      	movs	r2, #24
 8006aaa:	189b      	adds	r3, r3, r2
 8006aac:	19db      	adds	r3, r3, r7
 8006aae:	2201      	movs	r2, #1
 8006ab0:	701a      	strb	r2, [r3, #0]
        break;
 8006ab2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d100      	bne.n	8006abc <UART_SetConfig+0x3e8>
 8006aba:	e090      	b.n	8006bde <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006abe:	005a      	lsls	r2, r3, #1
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	085b      	lsrs	r3, r3, #1
 8006ac6:	18d2      	adds	r2, r2, r3
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	0019      	movs	r1, r3
 8006ace:	0010      	movs	r0, r2
 8006ad0:	f7f9 fb36 	bl	8000140 <__udivsi3>
 8006ad4:	0003      	movs	r3, r0
 8006ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ada:	2b0f      	cmp	r3, #15
 8006adc:	d921      	bls.n	8006b22 <UART_SetConfig+0x44e>
 8006ade:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ae0:	2380      	movs	r3, #128	@ 0x80
 8006ae2:	025b      	lsls	r3, r3, #9
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d21c      	bcs.n	8006b22 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	200e      	movs	r0, #14
 8006aee:	2418      	movs	r4, #24
 8006af0:	1903      	adds	r3, r0, r4
 8006af2:	19db      	adds	r3, r3, r7
 8006af4:	210f      	movs	r1, #15
 8006af6:	438a      	bics	r2, r1
 8006af8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afc:	085b      	lsrs	r3, r3, #1
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	2207      	movs	r2, #7
 8006b02:	4013      	ands	r3, r2
 8006b04:	b299      	uxth	r1, r3
 8006b06:	1903      	adds	r3, r0, r4
 8006b08:	19db      	adds	r3, r3, r7
 8006b0a:	1902      	adds	r2, r0, r4
 8006b0c:	19d2      	adds	r2, r2, r7
 8006b0e:	8812      	ldrh	r2, [r2, #0]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006b14:	69fb      	ldr	r3, [r7, #28]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	1902      	adds	r2, r0, r4
 8006b1a:	19d2      	adds	r2, r2, r7
 8006b1c:	8812      	ldrh	r2, [r2, #0]
 8006b1e:	60da      	str	r2, [r3, #12]
 8006b20:	e05d      	b.n	8006bde <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006b22:	231a      	movs	r3, #26
 8006b24:	2218      	movs	r2, #24
 8006b26:	189b      	adds	r3, r3, r2
 8006b28:	19db      	adds	r3, r3, r7
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	701a      	strb	r2, [r3, #0]
 8006b2e:	e056      	b.n	8006bde <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b30:	231b      	movs	r3, #27
 8006b32:	2218      	movs	r2, #24
 8006b34:	189b      	adds	r3, r3, r2
 8006b36:	19db      	adds	r3, r3, r7
 8006b38:	781b      	ldrb	r3, [r3, #0]
 8006b3a:	2b08      	cmp	r3, #8
 8006b3c:	d822      	bhi.n	8006b84 <UART_SetConfig+0x4b0>
 8006b3e:	009a      	lsls	r2, r3, #2
 8006b40:	4b32      	ldr	r3, [pc, #200]	@ (8006c0c <UART_SetConfig+0x538>)
 8006b42:	18d3      	adds	r3, r2, r3
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b48:	f7fe fb46 	bl	80051d8 <HAL_RCC_GetPCLK1Freq>
 8006b4c:	0003      	movs	r3, r0
 8006b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b50:	e021      	b.n	8006b96 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b52:	f7fe fb57 	bl	8005204 <HAL_RCC_GetPCLK2Freq>
 8006b56:	0003      	movs	r3, r0
 8006b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b5a:	e01c      	b.n	8006b96 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b5c:	4b28      	ldr	r3, [pc, #160]	@ (8006c00 <UART_SetConfig+0x52c>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2210      	movs	r2, #16
 8006b62:	4013      	ands	r3, r2
 8006b64:	d002      	beq.n	8006b6c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006b66:	4b27      	ldr	r3, [pc, #156]	@ (8006c04 <UART_SetConfig+0x530>)
 8006b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006b6a:	e014      	b.n	8006b96 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006b6c:	4b26      	ldr	r3, [pc, #152]	@ (8006c08 <UART_SetConfig+0x534>)
 8006b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b70:	e011      	b.n	8006b96 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b72:	f7fe faa1 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 8006b76:	0003      	movs	r3, r0
 8006b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b7a:	e00c      	b.n	8006b96 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b7c:	2380      	movs	r3, #128	@ 0x80
 8006b7e:	021b      	lsls	r3, r3, #8
 8006b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b82:	e008      	b.n	8006b96 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006b84:	2300      	movs	r3, #0
 8006b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006b88:	231a      	movs	r3, #26
 8006b8a:	2218      	movs	r2, #24
 8006b8c:	189b      	adds	r3, r3, r2
 8006b8e:	19db      	adds	r3, r3, r7
 8006b90:	2201      	movs	r2, #1
 8006b92:	701a      	strb	r2, [r3, #0]
        break;
 8006b94:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d020      	beq.n	8006bde <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	085a      	lsrs	r2, r3, #1
 8006ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ba4:	18d2      	adds	r2, r2, r3
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	0019      	movs	r1, r3
 8006bac:	0010      	movs	r0, r2
 8006bae:	f7f9 fac7 	bl	8000140 <__udivsi3>
 8006bb2:	0003      	movs	r3, r0
 8006bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	2b0f      	cmp	r3, #15
 8006bba:	d90a      	bls.n	8006bd2 <UART_SetConfig+0x4fe>
 8006bbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bbe:	2380      	movs	r3, #128	@ 0x80
 8006bc0:	025b      	lsls	r3, r3, #9
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d205      	bcs.n	8006bd2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc8:	b29a      	uxth	r2, r3
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	60da      	str	r2, [r3, #12]
 8006bd0:	e005      	b.n	8006bde <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006bd2:	231a      	movs	r3, #26
 8006bd4:	2218      	movs	r2, #24
 8006bd6:	189b      	adds	r3, r3, r2
 8006bd8:	19db      	adds	r3, r3, r7
 8006bda:	2201      	movs	r2, #1
 8006bdc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	2200      	movs	r2, #0
 8006be2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	2200      	movs	r2, #0
 8006be8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006bea:	231a      	movs	r3, #26
 8006bec:	2218      	movs	r2, #24
 8006bee:	189b      	adds	r3, r3, r2
 8006bf0:	19db      	adds	r3, r3, r7
 8006bf2:	781b      	ldrb	r3, [r3, #0]
}
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	b00e      	add	sp, #56	@ 0x38
 8006bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8006bfc:	08009dd8 	.word	0x08009dd8
 8006c00:	40021000 	.word	0x40021000
 8006c04:	003d0900 	.word	0x003d0900
 8006c08:	00f42400 	.word	0x00f42400
 8006c0c:	08009dfc 	.word	0x08009dfc

08006c10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1c:	2208      	movs	r2, #8
 8006c1e:	4013      	ands	r3, r2
 8006c20:	d00b      	beq.n	8006c3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	4a4a      	ldr	r2, [pc, #296]	@ (8006d54 <UART_AdvFeatureConfig+0x144>)
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	0019      	movs	r1, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	430a      	orrs	r2, r1
 8006c38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3e:	2201      	movs	r2, #1
 8006c40:	4013      	ands	r3, r2
 8006c42:	d00b      	beq.n	8006c5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	4a43      	ldr	r2, [pc, #268]	@ (8006d58 <UART_AdvFeatureConfig+0x148>)
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	0019      	movs	r1, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c60:	2202      	movs	r2, #2
 8006c62:	4013      	ands	r3, r2
 8006c64:	d00b      	beq.n	8006c7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	4a3b      	ldr	r2, [pc, #236]	@ (8006d5c <UART_AdvFeatureConfig+0x14c>)
 8006c6e:	4013      	ands	r3, r2
 8006c70:	0019      	movs	r1, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c82:	2204      	movs	r2, #4
 8006c84:	4013      	ands	r3, r2
 8006c86:	d00b      	beq.n	8006ca0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	4a34      	ldr	r2, [pc, #208]	@ (8006d60 <UART_AdvFeatureConfig+0x150>)
 8006c90:	4013      	ands	r3, r2
 8006c92:	0019      	movs	r1, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	430a      	orrs	r2, r1
 8006c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca4:	2210      	movs	r2, #16
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	d00b      	beq.n	8006cc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	4a2c      	ldr	r2, [pc, #176]	@ (8006d64 <UART_AdvFeatureConfig+0x154>)
 8006cb2:	4013      	ands	r3, r2
 8006cb4:	0019      	movs	r1, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	4013      	ands	r3, r2
 8006cca:	d00b      	beq.n	8006ce4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	4a25      	ldr	r2, [pc, #148]	@ (8006d68 <UART_AdvFeatureConfig+0x158>)
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	0019      	movs	r1, r3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce8:	2240      	movs	r2, #64	@ 0x40
 8006cea:	4013      	ands	r3, r2
 8006cec:	d01d      	beq.n	8006d2a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8006d6c <UART_AdvFeatureConfig+0x15c>)
 8006cf6:	4013      	ands	r3, r2
 8006cf8:	0019      	movs	r1, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d0a:	2380      	movs	r3, #128	@ 0x80
 8006d0c:	035b      	lsls	r3, r3, #13
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d10b      	bne.n	8006d2a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	4a15      	ldr	r2, [pc, #84]	@ (8006d70 <UART_AdvFeatureConfig+0x160>)
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	0019      	movs	r1, r3
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2e:	2280      	movs	r2, #128	@ 0x80
 8006d30:	4013      	ands	r3, r2
 8006d32:	d00b      	beq.n	8006d4c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	4a0e      	ldr	r2, [pc, #56]	@ (8006d74 <UART_AdvFeatureConfig+0x164>)
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	0019      	movs	r1, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	605a      	str	r2, [r3, #4]
  }
}
 8006d4c:	46c0      	nop			@ (mov r8, r8)
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	b002      	add	sp, #8
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	ffff7fff 	.word	0xffff7fff
 8006d58:	fffdffff 	.word	0xfffdffff
 8006d5c:	fffeffff 	.word	0xfffeffff
 8006d60:	fffbffff 	.word	0xfffbffff
 8006d64:	ffffefff 	.word	0xffffefff
 8006d68:	ffffdfff 	.word	0xffffdfff
 8006d6c:	ffefffff 	.word	0xffefffff
 8006d70:	ff9fffff 	.word	0xff9fffff
 8006d74:	fff7ffff 	.word	0xfff7ffff

08006d78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b092      	sub	sp, #72	@ 0x48
 8006d7c:	af02      	add	r7, sp, #8
 8006d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2284      	movs	r2, #132	@ 0x84
 8006d84:	2100      	movs	r1, #0
 8006d86:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d88:	f7fc fa88 	bl	800329c <HAL_GetTick>
 8006d8c:	0003      	movs	r3, r0
 8006d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2208      	movs	r2, #8
 8006d98:	4013      	ands	r3, r2
 8006d9a:	2b08      	cmp	r3, #8
 8006d9c:	d12c      	bne.n	8006df8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006da0:	2280      	movs	r2, #128	@ 0x80
 8006da2:	0391      	lsls	r1, r2, #14
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	4a46      	ldr	r2, [pc, #280]	@ (8006ec0 <UART_CheckIdleState+0x148>)
 8006da8:	9200      	str	r2, [sp, #0]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f000 f88c 	bl	8006ec8 <UART_WaitOnFlagUntilTimeout>
 8006db0:	1e03      	subs	r3, r0, #0
 8006db2:	d021      	beq.n	8006df8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006db4:	f3ef 8310 	mrs	r3, PRIMASK
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006dbc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc4:	f383 8810 	msr	PRIMASK, r3
}
 8006dc8:	46c0      	nop			@ (mov r8, r8)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2180      	movs	r1, #128	@ 0x80
 8006dd6:	438a      	bics	r2, r1
 8006dd8:	601a      	str	r2, [r3, #0]
 8006dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de0:	f383 8810 	msr	PRIMASK, r3
}
 8006de4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2220      	movs	r2, #32
 8006dea:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2278      	movs	r2, #120	@ 0x78
 8006df0:	2100      	movs	r1, #0
 8006df2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006df4:	2303      	movs	r3, #3
 8006df6:	e05f      	b.n	8006eb8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2204      	movs	r2, #4
 8006e00:	4013      	ands	r3, r2
 8006e02:	2b04      	cmp	r3, #4
 8006e04:	d146      	bne.n	8006e94 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e08:	2280      	movs	r2, #128	@ 0x80
 8006e0a:	03d1      	lsls	r1, r2, #15
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	4a2c      	ldr	r2, [pc, #176]	@ (8006ec0 <UART_CheckIdleState+0x148>)
 8006e10:	9200      	str	r2, [sp, #0]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f000 f858 	bl	8006ec8 <UART_WaitOnFlagUntilTimeout>
 8006e18:	1e03      	subs	r3, r0, #0
 8006e1a:	d03b      	beq.n	8006e94 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e1c:	f3ef 8310 	mrs	r3, PRIMASK
 8006e20:	60fb      	str	r3, [r7, #12]
  return(result);
 8006e22:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e26:	2301      	movs	r3, #1
 8006e28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	f383 8810 	msr	PRIMASK, r3
}
 8006e30:	46c0      	nop			@ (mov r8, r8)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4921      	ldr	r1, [pc, #132]	@ (8006ec4 <UART_CheckIdleState+0x14c>)
 8006e3e:	400a      	ands	r2, r1
 8006e40:	601a      	str	r2, [r3, #0]
 8006e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	f383 8810 	msr	PRIMASK, r3
}
 8006e4c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e4e:	f3ef 8310 	mrs	r3, PRIMASK
 8006e52:	61bb      	str	r3, [r7, #24]
  return(result);
 8006e54:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e58:	2301      	movs	r3, #1
 8006e5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	f383 8810 	msr	PRIMASK, r3
}
 8006e62:	46c0      	nop			@ (mov r8, r8)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	689a      	ldr	r2, [r3, #8]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2101      	movs	r1, #1
 8006e70:	438a      	bics	r2, r1
 8006e72:	609a      	str	r2, [r3, #8]
 8006e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e76:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	f383 8810 	msr	PRIMASK, r3
}
 8006e7e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2280      	movs	r2, #128	@ 0x80
 8006e84:	2120      	movs	r1, #32
 8006e86:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2278      	movs	r2, #120	@ 0x78
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e011      	b.n	8006eb8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2220      	movs	r2, #32
 8006e98:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2280      	movs	r2, #128	@ 0x80
 8006e9e:	2120      	movs	r1, #32
 8006ea0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2278      	movs	r2, #120	@ 0x78
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006eb6:	2300      	movs	r3, #0
}
 8006eb8:	0018      	movs	r0, r3
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	b010      	add	sp, #64	@ 0x40
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	01ffffff 	.word	0x01ffffff
 8006ec4:	fffffedf 	.word	0xfffffedf

08006ec8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	60b9      	str	r1, [r7, #8]
 8006ed2:	603b      	str	r3, [r7, #0]
 8006ed4:	1dfb      	adds	r3, r7, #7
 8006ed6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ed8:	e051      	b.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	3301      	adds	r3, #1
 8006ede:	d04e      	beq.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ee0:	f7fc f9dc 	bl	800329c <HAL_GetTick>
 8006ee4:	0002      	movs	r2, r0
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d302      	bcc.n	8006ef6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d101      	bne.n	8006efa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	e051      	b.n	8006f9e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2204      	movs	r2, #4
 8006f02:	4013      	ands	r3, r2
 8006f04:	d03b      	beq.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xb6>
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2b80      	cmp	r3, #128	@ 0x80
 8006f0a:	d038      	beq.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xb6>
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	2b40      	cmp	r3, #64	@ 0x40
 8006f10:	d035      	beq.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69db      	ldr	r3, [r3, #28]
 8006f18:	2208      	movs	r2, #8
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	2b08      	cmp	r3, #8
 8006f1e:	d111      	bne.n	8006f44 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2208      	movs	r2, #8
 8006f26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	0018      	movs	r0, r3
 8006f2c:	f000 f83c 	bl	8006fa8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2284      	movs	r2, #132	@ 0x84
 8006f34:	2108      	movs	r1, #8
 8006f36:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2278      	movs	r2, #120	@ 0x78
 8006f3c:	2100      	movs	r1, #0
 8006f3e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e02c      	b.n	8006f9e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	69da      	ldr	r2, [r3, #28]
 8006f4a:	2380      	movs	r3, #128	@ 0x80
 8006f4c:	011b      	lsls	r3, r3, #4
 8006f4e:	401a      	ands	r2, r3
 8006f50:	2380      	movs	r3, #128	@ 0x80
 8006f52:	011b      	lsls	r3, r3, #4
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d112      	bne.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2280      	movs	r2, #128	@ 0x80
 8006f5e:	0112      	lsls	r2, r2, #4
 8006f60:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	0018      	movs	r0, r3
 8006f66:	f000 f81f 	bl	8006fa8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2284      	movs	r2, #132	@ 0x84
 8006f6e:	2120      	movs	r1, #32
 8006f70:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2278      	movs	r2, #120	@ 0x78
 8006f76:	2100      	movs	r1, #0
 8006f78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e00f      	b.n	8006f9e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	69db      	ldr	r3, [r3, #28]
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	4013      	ands	r3, r2
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	425a      	negs	r2, r3
 8006f8e:	4153      	adcs	r3, r2
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	001a      	movs	r2, r3
 8006f94:	1dfb      	adds	r3, r7, #7
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d09e      	beq.n	8006eda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	b004      	add	sp, #16
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b08e      	sub	sp, #56	@ 0x38
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8006fb4:	617b      	str	r3, [r7, #20]
  return(result);
 8006fb6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fba:	2301      	movs	r3, #1
 8006fbc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	f383 8810 	msr	PRIMASK, r3
}
 8006fc4:	46c0      	nop			@ (mov r8, r8)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4926      	ldr	r1, [pc, #152]	@ (800706c <UART_EndRxTransfer+0xc4>)
 8006fd2:	400a      	ands	r2, r1
 8006fd4:	601a      	str	r2, [r3, #0]
 8006fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fd8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	f383 8810 	msr	PRIMASK, r3
}
 8006fe0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fe2:	f3ef 8310 	mrs	r3, PRIMASK
 8006fe6:	623b      	str	r3, [r7, #32]
  return(result);
 8006fe8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fea:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fec:	2301      	movs	r3, #1
 8006fee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff2:	f383 8810 	msr	PRIMASK, r3
}
 8006ff6:	46c0      	nop			@ (mov r8, r8)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	689a      	ldr	r2, [r3, #8]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2101      	movs	r1, #1
 8007004:	438a      	bics	r2, r1
 8007006:	609a      	str	r2, [r3, #8]
 8007008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800700c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700e:	f383 8810 	msr	PRIMASK, r3
}
 8007012:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007018:	2b01      	cmp	r3, #1
 800701a:	d118      	bne.n	800704e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800701c:	f3ef 8310 	mrs	r3, PRIMASK
 8007020:	60bb      	str	r3, [r7, #8]
  return(result);
 8007022:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007024:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007026:	2301      	movs	r3, #1
 8007028:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f383 8810 	msr	PRIMASK, r3
}
 8007030:	46c0      	nop			@ (mov r8, r8)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2110      	movs	r1, #16
 800703e:	438a      	bics	r2, r1
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007044:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	f383 8810 	msr	PRIMASK, r3
}
 800704c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2280      	movs	r2, #128	@ 0x80
 8007052:	2120      	movs	r1, #32
 8007054:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007062:	46c0      	nop			@ (mov r8, r8)
 8007064:	46bd      	mov	sp, r7
 8007066:	b00e      	add	sp, #56	@ 0x38
 8007068:	bd80      	pop	{r7, pc}
 800706a:	46c0      	nop			@ (mov r8, r8)
 800706c:	fffffedf 	.word	0xfffffedf

08007070 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	225a      	movs	r2, #90	@ 0x5a
 8007082:	2100      	movs	r1, #0
 8007084:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	0018      	movs	r0, r3
 800708a:	f7ff fb0f 	bl	80066ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800708e:	46c0      	nop			@ (mov r8, r8)
 8007090:	46bd      	mov	sp, r7
 8007092:	b004      	add	sp, #16
 8007094:	bd80      	pop	{r7, pc}

08007096 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b086      	sub	sp, #24
 800709a:	af00      	add	r7, sp, #0
 800709c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800709e:	f3ef 8310 	mrs	r3, PRIMASK
 80070a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80070a4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80070a6:	617b      	str	r3, [r7, #20]
 80070a8:	2301      	movs	r3, #1
 80070aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f383 8810 	msr	PRIMASK, r3
}
 80070b2:	46c0      	nop			@ (mov r8, r8)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2140      	movs	r1, #64	@ 0x40
 80070c0:	438a      	bics	r2, r1
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	f383 8810 	msr	PRIMASK, r3
}
 80070ce:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2220      	movs	r2, #32
 80070d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	0018      	movs	r0, r3
 80070e0:	f7ff fadc 	bl	800669c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070e4:	46c0      	nop			@ (mov r8, r8)
 80070e6:	46bd      	mov	sp, r7
 80070e8:	b006      	add	sp, #24
 80070ea:	bd80      	pop	{r7, pc}

080070ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80070f4:	46c0      	nop			@ (mov r8, r8)
 80070f6:	46bd      	mov	sp, r7
 80070f8:	b002      	add	sp, #8
 80070fa:	bd80      	pop	{r7, pc}

080070fc <MPU6050_WakeUp>:
 */
#include "main.h"
#include "mpu6050.h"


uint8_t MPU6050_WakeUp(I2C_HandleTypeDef *i2c){
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b088      	sub	sp, #32
 8007100:	af04      	add	r7, sp, #16
 8007102:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x0;
 8007104:	210f      	movs	r1, #15
 8007106:	187b      	adds	r3, r7, r1
 8007108:	2200      	movs	r2, #0
 800710a:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Mem_Write(i2c,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,2000)==HAL_OK)
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	23fa      	movs	r3, #250	@ 0xfa
 8007110:	00db      	lsls	r3, r3, #3
 8007112:	9302      	str	r3, [sp, #8]
 8007114:	2301      	movs	r3, #1
 8007116:	9301      	str	r3, [sp, #4]
 8007118:	187b      	adds	r3, r7, r1
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	2301      	movs	r3, #1
 800711e:	226b      	movs	r2, #107	@ 0x6b
 8007120:	21d0      	movs	r1, #208	@ 0xd0
 8007122:	f7fc fcb7 	bl	8003a94 <HAL_I2C_Mem_Write>
 8007126:	1e03      	subs	r3, r0, #0
 8007128:	d101      	bne.n	800712e <MPU6050_WakeUp+0x32>
		return 1;
 800712a:	2301      	movs	r3, #1
 800712c:	e000      	b.n	8007130 <MPU6050_WakeUp+0x34>
	else
		return 0;
 800712e:	2300      	movs	r3, #0
}
 8007130:	0018      	movs	r0, r3
 8007132:	46bd      	mov	sp, r7
 8007134:	b004      	add	sp, #16
 8007136:	bd80      	pop	{r7, pc}

08007138 <MPU6050_Read_AccX>:
		return data;
	else
		return 0;
}

float MPU6050_Read_AccX(I2C_HandleTypeDef *i2c){
 8007138:	b590      	push	{r4, r7, lr}
 800713a:	b089      	sub	sp, #36	@ 0x24
 800713c:	af04      	add	r7, sp, #16
 800713e:	6078      	str	r0, [r7, #4]
	uint8_t data[2];

	if(HAL_I2C_Mem_Read(i2c,MPU6050_ADDR<<1,REG_ACCEL_XOUT_H,1,data,2,100)==HAL_OK){
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	2364      	movs	r3, #100	@ 0x64
 8007144:	9302      	str	r3, [sp, #8]
 8007146:	2302      	movs	r3, #2
 8007148:	9301      	str	r3, [sp, #4]
 800714a:	240c      	movs	r4, #12
 800714c:	193b      	adds	r3, r7, r4
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	2301      	movs	r3, #1
 8007152:	223b      	movs	r2, #59	@ 0x3b
 8007154:	21d0      	movs	r1, #208	@ 0xd0
 8007156:	f7fc fdcb 	bl	8003cf0 <HAL_I2C_Mem_Read>
 800715a:	1e03      	subs	r3, r0, #0
 800715c:	d116      	bne.n	800718c <MPU6050_Read_AccX+0x54>
		return (float)(((int16_t)(data[0]<<8 | data[1]))/16384);
 800715e:	0021      	movs	r1, r4
 8007160:	187b      	adds	r3, r7, r1
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	b21b      	sxth	r3, r3
 8007166:	021b      	lsls	r3, r3, #8
 8007168:	b21a      	sxth	r2, r3
 800716a:	187b      	adds	r3, r7, r1
 800716c:	785b      	ldrb	r3, [r3, #1]
 800716e:	b21b      	sxth	r3, r3
 8007170:	4313      	orrs	r3, r2
 8007172:	b21b      	sxth	r3, r3
 8007174:	2b00      	cmp	r3, #0
 8007176:	da02      	bge.n	800717e <MPU6050_Read_AccX+0x46>
 8007178:	4a07      	ldr	r2, [pc, #28]	@ (8007198 <MPU6050_Read_AccX+0x60>)
 800717a:	4694      	mov	ip, r2
 800717c:	4463      	add	r3, ip
 800717e:	139b      	asrs	r3, r3, #14
 8007180:	b21b      	sxth	r3, r3
 8007182:	0018      	movs	r0, r3
 8007184:	f7f9 fa7c 	bl	8000680 <__aeabi_i2f>
 8007188:	1c03      	adds	r3, r0, #0
 800718a:	e000      	b.n	800718e <MPU6050_Read_AccX+0x56>
	}else{
		return 0;
 800718c:	2300      	movs	r3, #0
	}


}
 800718e:	1c18      	adds	r0, r3, #0
 8007190:	46bd      	mov	sp, r7
 8007192:	b005      	add	sp, #20
 8007194:	bd90      	pop	{r4, r7, pc}
 8007196:	46c0      	nop			@ (mov r8, r8)
 8007198:	00003fff 	.word	0x00003fff

0800719c <__cvt>:
 800719c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800719e:	001f      	movs	r7, r3
 80071a0:	2300      	movs	r3, #0
 80071a2:	0016      	movs	r6, r2
 80071a4:	b08b      	sub	sp, #44	@ 0x2c
 80071a6:	429f      	cmp	r7, r3
 80071a8:	da04      	bge.n	80071b4 <__cvt+0x18>
 80071aa:	2180      	movs	r1, #128	@ 0x80
 80071ac:	0609      	lsls	r1, r1, #24
 80071ae:	187b      	adds	r3, r7, r1
 80071b0:	001f      	movs	r7, r3
 80071b2:	232d      	movs	r3, #45	@ 0x2d
 80071b4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80071b6:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80071b8:	7013      	strb	r3, [r2, #0]
 80071ba:	2320      	movs	r3, #32
 80071bc:	2203      	movs	r2, #3
 80071be:	439d      	bics	r5, r3
 80071c0:	2d46      	cmp	r5, #70	@ 0x46
 80071c2:	d007      	beq.n	80071d4 <__cvt+0x38>
 80071c4:	002b      	movs	r3, r5
 80071c6:	3b45      	subs	r3, #69	@ 0x45
 80071c8:	4259      	negs	r1, r3
 80071ca:	414b      	adcs	r3, r1
 80071cc:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80071ce:	3a01      	subs	r2, #1
 80071d0:	18cb      	adds	r3, r1, r3
 80071d2:	9310      	str	r3, [sp, #64]	@ 0x40
 80071d4:	ab09      	add	r3, sp, #36	@ 0x24
 80071d6:	9304      	str	r3, [sp, #16]
 80071d8:	ab08      	add	r3, sp, #32
 80071da:	9303      	str	r3, [sp, #12]
 80071dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071de:	9200      	str	r2, [sp, #0]
 80071e0:	9302      	str	r3, [sp, #8]
 80071e2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071e4:	0032      	movs	r2, r6
 80071e6:	9301      	str	r3, [sp, #4]
 80071e8:	003b      	movs	r3, r7
 80071ea:	f000 ff6f 	bl	80080cc <_dtoa_r>
 80071ee:	0004      	movs	r4, r0
 80071f0:	2d47      	cmp	r5, #71	@ 0x47
 80071f2:	d11b      	bne.n	800722c <__cvt+0x90>
 80071f4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80071f6:	07db      	lsls	r3, r3, #31
 80071f8:	d511      	bpl.n	800721e <__cvt+0x82>
 80071fa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071fc:	18c3      	adds	r3, r0, r3
 80071fe:	9307      	str	r3, [sp, #28]
 8007200:	2200      	movs	r2, #0
 8007202:	2300      	movs	r3, #0
 8007204:	0030      	movs	r0, r6
 8007206:	0039      	movs	r1, r7
 8007208:	f7f9 f920 	bl	800044c <__aeabi_dcmpeq>
 800720c:	2800      	cmp	r0, #0
 800720e:	d001      	beq.n	8007214 <__cvt+0x78>
 8007210:	9b07      	ldr	r3, [sp, #28]
 8007212:	9309      	str	r3, [sp, #36]	@ 0x24
 8007214:	2230      	movs	r2, #48	@ 0x30
 8007216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007218:	9907      	ldr	r1, [sp, #28]
 800721a:	428b      	cmp	r3, r1
 800721c:	d320      	bcc.n	8007260 <__cvt+0xc4>
 800721e:	0020      	movs	r0, r4
 8007220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007222:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007224:	1b1b      	subs	r3, r3, r4
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	b00b      	add	sp, #44	@ 0x2c
 800722a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800722c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800722e:	18c3      	adds	r3, r0, r3
 8007230:	9307      	str	r3, [sp, #28]
 8007232:	2d46      	cmp	r5, #70	@ 0x46
 8007234:	d1e4      	bne.n	8007200 <__cvt+0x64>
 8007236:	7803      	ldrb	r3, [r0, #0]
 8007238:	2b30      	cmp	r3, #48	@ 0x30
 800723a:	d10c      	bne.n	8007256 <__cvt+0xba>
 800723c:	2200      	movs	r2, #0
 800723e:	2300      	movs	r3, #0
 8007240:	0030      	movs	r0, r6
 8007242:	0039      	movs	r1, r7
 8007244:	f7f9 f902 	bl	800044c <__aeabi_dcmpeq>
 8007248:	2800      	cmp	r0, #0
 800724a:	d104      	bne.n	8007256 <__cvt+0xba>
 800724c:	2301      	movs	r3, #1
 800724e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007250:	1a9b      	subs	r3, r3, r2
 8007252:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007254:	6013      	str	r3, [r2, #0]
 8007256:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007258:	9a07      	ldr	r2, [sp, #28]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	18d3      	adds	r3, r2, r3
 800725e:	e7ce      	b.n	80071fe <__cvt+0x62>
 8007260:	1c59      	adds	r1, r3, #1
 8007262:	9109      	str	r1, [sp, #36]	@ 0x24
 8007264:	701a      	strb	r2, [r3, #0]
 8007266:	e7d6      	b.n	8007216 <__cvt+0x7a>

08007268 <__exponent>:
 8007268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800726a:	232b      	movs	r3, #43	@ 0x2b
 800726c:	b085      	sub	sp, #20
 800726e:	0005      	movs	r5, r0
 8007270:	1e0c      	subs	r4, r1, #0
 8007272:	7002      	strb	r2, [r0, #0]
 8007274:	da01      	bge.n	800727a <__exponent+0x12>
 8007276:	424c      	negs	r4, r1
 8007278:	3302      	adds	r3, #2
 800727a:	706b      	strb	r3, [r5, #1]
 800727c:	2c09      	cmp	r4, #9
 800727e:	dd2c      	ble.n	80072da <__exponent+0x72>
 8007280:	ab02      	add	r3, sp, #8
 8007282:	1dde      	adds	r6, r3, #7
 8007284:	0020      	movs	r0, r4
 8007286:	210a      	movs	r1, #10
 8007288:	f7f9 f8ca 	bl	8000420 <__aeabi_idivmod>
 800728c:	0037      	movs	r7, r6
 800728e:	3130      	adds	r1, #48	@ 0x30
 8007290:	3e01      	subs	r6, #1
 8007292:	0020      	movs	r0, r4
 8007294:	7031      	strb	r1, [r6, #0]
 8007296:	210a      	movs	r1, #10
 8007298:	9401      	str	r4, [sp, #4]
 800729a:	f7f8 ffdb 	bl	8000254 <__divsi3>
 800729e:	9b01      	ldr	r3, [sp, #4]
 80072a0:	0004      	movs	r4, r0
 80072a2:	2b63      	cmp	r3, #99	@ 0x63
 80072a4:	dcee      	bgt.n	8007284 <__exponent+0x1c>
 80072a6:	1eba      	subs	r2, r7, #2
 80072a8:	1ca8      	adds	r0, r5, #2
 80072aa:	0001      	movs	r1, r0
 80072ac:	0013      	movs	r3, r2
 80072ae:	3430      	adds	r4, #48	@ 0x30
 80072b0:	7014      	strb	r4, [r2, #0]
 80072b2:	ac02      	add	r4, sp, #8
 80072b4:	3407      	adds	r4, #7
 80072b6:	429c      	cmp	r4, r3
 80072b8:	d80a      	bhi.n	80072d0 <__exponent+0x68>
 80072ba:	2300      	movs	r3, #0
 80072bc:	4294      	cmp	r4, r2
 80072be:	d303      	bcc.n	80072c8 <__exponent+0x60>
 80072c0:	3309      	adds	r3, #9
 80072c2:	aa02      	add	r2, sp, #8
 80072c4:	189b      	adds	r3, r3, r2
 80072c6:	1bdb      	subs	r3, r3, r7
 80072c8:	18c0      	adds	r0, r0, r3
 80072ca:	1b40      	subs	r0, r0, r5
 80072cc:	b005      	add	sp, #20
 80072ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072d0:	781c      	ldrb	r4, [r3, #0]
 80072d2:	3301      	adds	r3, #1
 80072d4:	700c      	strb	r4, [r1, #0]
 80072d6:	3101      	adds	r1, #1
 80072d8:	e7eb      	b.n	80072b2 <__exponent+0x4a>
 80072da:	2330      	movs	r3, #48	@ 0x30
 80072dc:	18e4      	adds	r4, r4, r3
 80072de:	70ab      	strb	r3, [r5, #2]
 80072e0:	1d28      	adds	r0, r5, #4
 80072e2:	70ec      	strb	r4, [r5, #3]
 80072e4:	e7f1      	b.n	80072ca <__exponent+0x62>
	...

080072e8 <_printf_float>:
 80072e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072ea:	b097      	sub	sp, #92	@ 0x5c
 80072ec:	000d      	movs	r5, r1
 80072ee:	920a      	str	r2, [sp, #40]	@ 0x28
 80072f0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80072f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072f4:	9009      	str	r0, [sp, #36]	@ 0x24
 80072f6:	f000 fdd9 	bl	8007eac <_localeconv_r>
 80072fa:	6803      	ldr	r3, [r0, #0]
 80072fc:	0018      	movs	r0, r3
 80072fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8007300:	f7f8 ff02 	bl	8000108 <strlen>
 8007304:	2300      	movs	r3, #0
 8007306:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007308:	9314      	str	r3, [sp, #80]	@ 0x50
 800730a:	7e2b      	ldrb	r3, [r5, #24]
 800730c:	2207      	movs	r2, #7
 800730e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007310:	682b      	ldr	r3, [r5, #0]
 8007312:	930e      	str	r3, [sp, #56]	@ 0x38
 8007314:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007316:	6823      	ldr	r3, [r4, #0]
 8007318:	05c9      	lsls	r1, r1, #23
 800731a:	d545      	bpl.n	80073a8 <_printf_float+0xc0>
 800731c:	189b      	adds	r3, r3, r2
 800731e:	4393      	bics	r3, r2
 8007320:	001a      	movs	r2, r3
 8007322:	3208      	adds	r2, #8
 8007324:	6022      	str	r2, [r4, #0]
 8007326:	2201      	movs	r2, #1
 8007328:	681e      	ldr	r6, [r3, #0]
 800732a:	685f      	ldr	r7, [r3, #4]
 800732c:	007b      	lsls	r3, r7, #1
 800732e:	085b      	lsrs	r3, r3, #1
 8007330:	9311      	str	r3, [sp, #68]	@ 0x44
 8007332:	9610      	str	r6, [sp, #64]	@ 0x40
 8007334:	64ae      	str	r6, [r5, #72]	@ 0x48
 8007336:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8007338:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800733a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800733c:	4ba7      	ldr	r3, [pc, #668]	@ (80075dc <_printf_float+0x2f4>)
 800733e:	4252      	negs	r2, r2
 8007340:	f7fb f8de 	bl	8002500 <__aeabi_dcmpun>
 8007344:	2800      	cmp	r0, #0
 8007346:	d131      	bne.n	80073ac <_printf_float+0xc4>
 8007348:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800734a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800734c:	2201      	movs	r2, #1
 800734e:	4ba3      	ldr	r3, [pc, #652]	@ (80075dc <_printf_float+0x2f4>)
 8007350:	4252      	negs	r2, r2
 8007352:	f7f9 f88b 	bl	800046c <__aeabi_dcmple>
 8007356:	2800      	cmp	r0, #0
 8007358:	d128      	bne.n	80073ac <_printf_float+0xc4>
 800735a:	2200      	movs	r2, #0
 800735c:	2300      	movs	r3, #0
 800735e:	0030      	movs	r0, r6
 8007360:	0039      	movs	r1, r7
 8007362:	f7f9 f879 	bl	8000458 <__aeabi_dcmplt>
 8007366:	2800      	cmp	r0, #0
 8007368:	d003      	beq.n	8007372 <_printf_float+0x8a>
 800736a:	002b      	movs	r3, r5
 800736c:	222d      	movs	r2, #45	@ 0x2d
 800736e:	3343      	adds	r3, #67	@ 0x43
 8007370:	701a      	strb	r2, [r3, #0]
 8007372:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007374:	4f9a      	ldr	r7, [pc, #616]	@ (80075e0 <_printf_float+0x2f8>)
 8007376:	2b47      	cmp	r3, #71	@ 0x47
 8007378:	d800      	bhi.n	800737c <_printf_float+0x94>
 800737a:	4f9a      	ldr	r7, [pc, #616]	@ (80075e4 <_printf_float+0x2fc>)
 800737c:	2303      	movs	r3, #3
 800737e:	2400      	movs	r4, #0
 8007380:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007382:	612b      	str	r3, [r5, #16]
 8007384:	3301      	adds	r3, #1
 8007386:	439a      	bics	r2, r3
 8007388:	602a      	str	r2, [r5, #0]
 800738a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800738c:	0029      	movs	r1, r5
 800738e:	9300      	str	r3, [sp, #0]
 8007390:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007392:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007394:	aa15      	add	r2, sp, #84	@ 0x54
 8007396:	f000 f9e5 	bl	8007764 <_printf_common>
 800739a:	3001      	adds	r0, #1
 800739c:	d000      	beq.n	80073a0 <_printf_float+0xb8>
 800739e:	e09e      	b.n	80074de <_printf_float+0x1f6>
 80073a0:	2001      	movs	r0, #1
 80073a2:	4240      	negs	r0, r0
 80073a4:	b017      	add	sp, #92	@ 0x5c
 80073a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073a8:	3307      	adds	r3, #7
 80073aa:	e7b8      	b.n	800731e <_printf_float+0x36>
 80073ac:	0032      	movs	r2, r6
 80073ae:	003b      	movs	r3, r7
 80073b0:	0030      	movs	r0, r6
 80073b2:	0039      	movs	r1, r7
 80073b4:	f7fb f8a4 	bl	8002500 <__aeabi_dcmpun>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	d00b      	beq.n	80073d4 <_printf_float+0xec>
 80073bc:	2f00      	cmp	r7, #0
 80073be:	da03      	bge.n	80073c8 <_printf_float+0xe0>
 80073c0:	002b      	movs	r3, r5
 80073c2:	222d      	movs	r2, #45	@ 0x2d
 80073c4:	3343      	adds	r3, #67	@ 0x43
 80073c6:	701a      	strb	r2, [r3, #0]
 80073c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073ca:	4f87      	ldr	r7, [pc, #540]	@ (80075e8 <_printf_float+0x300>)
 80073cc:	2b47      	cmp	r3, #71	@ 0x47
 80073ce:	d8d5      	bhi.n	800737c <_printf_float+0x94>
 80073d0:	4f86      	ldr	r7, [pc, #536]	@ (80075ec <_printf_float+0x304>)
 80073d2:	e7d3      	b.n	800737c <_printf_float+0x94>
 80073d4:	2220      	movs	r2, #32
 80073d6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80073d8:	686b      	ldr	r3, [r5, #4]
 80073da:	4394      	bics	r4, r2
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	d146      	bne.n	800746e <_printf_float+0x186>
 80073e0:	3307      	adds	r3, #7
 80073e2:	606b      	str	r3, [r5, #4]
 80073e4:	2380      	movs	r3, #128	@ 0x80
 80073e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073e8:	00db      	lsls	r3, r3, #3
 80073ea:	4313      	orrs	r3, r2
 80073ec:	2200      	movs	r2, #0
 80073ee:	602b      	str	r3, [r5, #0]
 80073f0:	9206      	str	r2, [sp, #24]
 80073f2:	aa14      	add	r2, sp, #80	@ 0x50
 80073f4:	9205      	str	r2, [sp, #20]
 80073f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80073f8:	a90a      	add	r1, sp, #40	@ 0x28
 80073fa:	9204      	str	r2, [sp, #16]
 80073fc:	aa13      	add	r2, sp, #76	@ 0x4c
 80073fe:	9203      	str	r2, [sp, #12]
 8007400:	2223      	movs	r2, #35	@ 0x23
 8007402:	1852      	adds	r2, r2, r1
 8007404:	9202      	str	r2, [sp, #8]
 8007406:	9301      	str	r3, [sp, #4]
 8007408:	686b      	ldr	r3, [r5, #4]
 800740a:	0032      	movs	r2, r6
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007410:	003b      	movs	r3, r7
 8007412:	f7ff fec3 	bl	800719c <__cvt>
 8007416:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007418:	0007      	movs	r7, r0
 800741a:	2c47      	cmp	r4, #71	@ 0x47
 800741c:	d12d      	bne.n	800747a <_printf_float+0x192>
 800741e:	1cd3      	adds	r3, r2, #3
 8007420:	db02      	blt.n	8007428 <_printf_float+0x140>
 8007422:	686b      	ldr	r3, [r5, #4]
 8007424:	429a      	cmp	r2, r3
 8007426:	dd47      	ble.n	80074b8 <_printf_float+0x1d0>
 8007428:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800742a:	3b02      	subs	r3, #2
 800742c:	b2db      	uxtb	r3, r3
 800742e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007430:	0028      	movs	r0, r5
 8007432:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007434:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007436:	3901      	subs	r1, #1
 8007438:	3050      	adds	r0, #80	@ 0x50
 800743a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800743c:	f7ff ff14 	bl	8007268 <__exponent>
 8007440:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007442:	0004      	movs	r4, r0
 8007444:	1813      	adds	r3, r2, r0
 8007446:	612b      	str	r3, [r5, #16]
 8007448:	2a01      	cmp	r2, #1
 800744a:	dc02      	bgt.n	8007452 <_printf_float+0x16a>
 800744c:	682a      	ldr	r2, [r5, #0]
 800744e:	07d2      	lsls	r2, r2, #31
 8007450:	d501      	bpl.n	8007456 <_printf_float+0x16e>
 8007452:	3301      	adds	r3, #1
 8007454:	612b      	str	r3, [r5, #16]
 8007456:	2323      	movs	r3, #35	@ 0x23
 8007458:	aa0a      	add	r2, sp, #40	@ 0x28
 800745a:	189b      	adds	r3, r3, r2
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d100      	bne.n	8007464 <_printf_float+0x17c>
 8007462:	e792      	b.n	800738a <_printf_float+0xa2>
 8007464:	002b      	movs	r3, r5
 8007466:	222d      	movs	r2, #45	@ 0x2d
 8007468:	3343      	adds	r3, #67	@ 0x43
 800746a:	701a      	strb	r2, [r3, #0]
 800746c:	e78d      	b.n	800738a <_printf_float+0xa2>
 800746e:	2c47      	cmp	r4, #71	@ 0x47
 8007470:	d1b8      	bne.n	80073e4 <_printf_float+0xfc>
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1b6      	bne.n	80073e4 <_printf_float+0xfc>
 8007476:	3301      	adds	r3, #1
 8007478:	e7b3      	b.n	80073e2 <_printf_float+0xfa>
 800747a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800747c:	2b65      	cmp	r3, #101	@ 0x65
 800747e:	d9d7      	bls.n	8007430 <_printf_float+0x148>
 8007480:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007482:	2b66      	cmp	r3, #102	@ 0x66
 8007484:	d11a      	bne.n	80074bc <_printf_float+0x1d4>
 8007486:	686b      	ldr	r3, [r5, #4]
 8007488:	2a00      	cmp	r2, #0
 800748a:	dd09      	ble.n	80074a0 <_printf_float+0x1b8>
 800748c:	612a      	str	r2, [r5, #16]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d102      	bne.n	8007498 <_printf_float+0x1b0>
 8007492:	6829      	ldr	r1, [r5, #0]
 8007494:	07c9      	lsls	r1, r1, #31
 8007496:	d50b      	bpl.n	80074b0 <_printf_float+0x1c8>
 8007498:	3301      	adds	r3, #1
 800749a:	189b      	adds	r3, r3, r2
 800749c:	612b      	str	r3, [r5, #16]
 800749e:	e007      	b.n	80074b0 <_printf_float+0x1c8>
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d103      	bne.n	80074ac <_printf_float+0x1c4>
 80074a4:	2201      	movs	r2, #1
 80074a6:	6829      	ldr	r1, [r5, #0]
 80074a8:	4211      	tst	r1, r2
 80074aa:	d000      	beq.n	80074ae <_printf_float+0x1c6>
 80074ac:	1c9a      	adds	r2, r3, #2
 80074ae:	612a      	str	r2, [r5, #16]
 80074b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074b2:	2400      	movs	r4, #0
 80074b4:	65ab      	str	r3, [r5, #88]	@ 0x58
 80074b6:	e7ce      	b.n	8007456 <_printf_float+0x16e>
 80074b8:	2367      	movs	r3, #103	@ 0x67
 80074ba:	930c      	str	r3, [sp, #48]	@ 0x30
 80074bc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80074be:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074c0:	4299      	cmp	r1, r3
 80074c2:	db06      	blt.n	80074d2 <_printf_float+0x1ea>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	6129      	str	r1, [r5, #16]
 80074c8:	07db      	lsls	r3, r3, #31
 80074ca:	d5f1      	bpl.n	80074b0 <_printf_float+0x1c8>
 80074cc:	3101      	adds	r1, #1
 80074ce:	6129      	str	r1, [r5, #16]
 80074d0:	e7ee      	b.n	80074b0 <_printf_float+0x1c8>
 80074d2:	2201      	movs	r2, #1
 80074d4:	2900      	cmp	r1, #0
 80074d6:	dce0      	bgt.n	800749a <_printf_float+0x1b2>
 80074d8:	1892      	adds	r2, r2, r2
 80074da:	1a52      	subs	r2, r2, r1
 80074dc:	e7dd      	b.n	800749a <_printf_float+0x1b2>
 80074de:	682a      	ldr	r2, [r5, #0]
 80074e0:	0553      	lsls	r3, r2, #21
 80074e2:	d408      	bmi.n	80074f6 <_printf_float+0x20e>
 80074e4:	692b      	ldr	r3, [r5, #16]
 80074e6:	003a      	movs	r2, r7
 80074e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074ec:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80074ee:	47a0      	blx	r4
 80074f0:	3001      	adds	r0, #1
 80074f2:	d129      	bne.n	8007548 <_printf_float+0x260>
 80074f4:	e754      	b.n	80073a0 <_printf_float+0xb8>
 80074f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074f8:	2b65      	cmp	r3, #101	@ 0x65
 80074fa:	d800      	bhi.n	80074fe <_printf_float+0x216>
 80074fc:	e0db      	b.n	80076b6 <_printf_float+0x3ce>
 80074fe:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007500:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007502:	2200      	movs	r2, #0
 8007504:	2300      	movs	r3, #0
 8007506:	f7f8 ffa1 	bl	800044c <__aeabi_dcmpeq>
 800750a:	2800      	cmp	r0, #0
 800750c:	d033      	beq.n	8007576 <_printf_float+0x28e>
 800750e:	2301      	movs	r3, #1
 8007510:	4a37      	ldr	r2, [pc, #220]	@ (80075f0 <_printf_float+0x308>)
 8007512:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007514:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007516:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007518:	47a0      	blx	r4
 800751a:	3001      	adds	r0, #1
 800751c:	d100      	bne.n	8007520 <_printf_float+0x238>
 800751e:	e73f      	b.n	80073a0 <_printf_float+0xb8>
 8007520:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007522:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007524:	42b3      	cmp	r3, r6
 8007526:	db02      	blt.n	800752e <_printf_float+0x246>
 8007528:	682b      	ldr	r3, [r5, #0]
 800752a:	07db      	lsls	r3, r3, #31
 800752c:	d50c      	bpl.n	8007548 <_printf_float+0x260>
 800752e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007530:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007532:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007534:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007538:	47a0      	blx	r4
 800753a:	2400      	movs	r4, #0
 800753c:	3001      	adds	r0, #1
 800753e:	d100      	bne.n	8007542 <_printf_float+0x25a>
 8007540:	e72e      	b.n	80073a0 <_printf_float+0xb8>
 8007542:	1e73      	subs	r3, r6, #1
 8007544:	42a3      	cmp	r3, r4
 8007546:	dc0a      	bgt.n	800755e <_printf_float+0x276>
 8007548:	682b      	ldr	r3, [r5, #0]
 800754a:	079b      	lsls	r3, r3, #30
 800754c:	d500      	bpl.n	8007550 <_printf_float+0x268>
 800754e:	e106      	b.n	800775e <_printf_float+0x476>
 8007550:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007552:	68e8      	ldr	r0, [r5, #12]
 8007554:	4298      	cmp	r0, r3
 8007556:	db00      	blt.n	800755a <_printf_float+0x272>
 8007558:	e724      	b.n	80073a4 <_printf_float+0xbc>
 800755a:	0018      	movs	r0, r3
 800755c:	e722      	b.n	80073a4 <_printf_float+0xbc>
 800755e:	002a      	movs	r2, r5
 8007560:	2301      	movs	r3, #1
 8007562:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007564:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007566:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007568:	321a      	adds	r2, #26
 800756a:	47b8      	blx	r7
 800756c:	3001      	adds	r0, #1
 800756e:	d100      	bne.n	8007572 <_printf_float+0x28a>
 8007570:	e716      	b.n	80073a0 <_printf_float+0xb8>
 8007572:	3401      	adds	r4, #1
 8007574:	e7e5      	b.n	8007542 <_printf_float+0x25a>
 8007576:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007578:	2b00      	cmp	r3, #0
 800757a:	dc3b      	bgt.n	80075f4 <_printf_float+0x30c>
 800757c:	2301      	movs	r3, #1
 800757e:	4a1c      	ldr	r2, [pc, #112]	@ (80075f0 <_printf_float+0x308>)
 8007580:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007582:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007584:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007586:	47a0      	blx	r4
 8007588:	3001      	adds	r0, #1
 800758a:	d100      	bne.n	800758e <_printf_float+0x2a6>
 800758c:	e708      	b.n	80073a0 <_printf_float+0xb8>
 800758e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007590:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007592:	4333      	orrs	r3, r6
 8007594:	d102      	bne.n	800759c <_printf_float+0x2b4>
 8007596:	682b      	ldr	r3, [r5, #0]
 8007598:	07db      	lsls	r3, r3, #31
 800759a:	d5d5      	bpl.n	8007548 <_printf_float+0x260>
 800759c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800759e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80075a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80075a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075a4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80075a6:	47a0      	blx	r4
 80075a8:	2300      	movs	r3, #0
 80075aa:	3001      	adds	r0, #1
 80075ac:	d100      	bne.n	80075b0 <_printf_float+0x2c8>
 80075ae:	e6f7      	b.n	80073a0 <_printf_float+0xb8>
 80075b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80075b2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80075b4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80075b6:	425b      	negs	r3, r3
 80075b8:	4293      	cmp	r3, r2
 80075ba:	dc01      	bgt.n	80075c0 <_printf_float+0x2d8>
 80075bc:	0033      	movs	r3, r6
 80075be:	e792      	b.n	80074e6 <_printf_float+0x1fe>
 80075c0:	002a      	movs	r2, r5
 80075c2:	2301      	movs	r3, #1
 80075c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80075c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075c8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80075ca:	321a      	adds	r2, #26
 80075cc:	47a0      	blx	r4
 80075ce:	3001      	adds	r0, #1
 80075d0:	d100      	bne.n	80075d4 <_printf_float+0x2ec>
 80075d2:	e6e5      	b.n	80073a0 <_printf_float+0xb8>
 80075d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075d6:	3301      	adds	r3, #1
 80075d8:	e7ea      	b.n	80075b0 <_printf_float+0x2c8>
 80075da:	46c0      	nop			@ (mov r8, r8)
 80075dc:	7fefffff 	.word	0x7fefffff
 80075e0:	08009e24 	.word	0x08009e24
 80075e4:	08009e20 	.word	0x08009e20
 80075e8:	08009e2c 	.word	0x08009e2c
 80075ec:	08009e28 	.word	0x08009e28
 80075f0:	08009e30 	.word	0x08009e30
 80075f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80075f6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80075f8:	930c      	str	r3, [sp, #48]	@ 0x30
 80075fa:	429e      	cmp	r6, r3
 80075fc:	dd00      	ble.n	8007600 <_printf_float+0x318>
 80075fe:	001e      	movs	r6, r3
 8007600:	2e00      	cmp	r6, #0
 8007602:	dc31      	bgt.n	8007668 <_printf_float+0x380>
 8007604:	43f3      	mvns	r3, r6
 8007606:	2400      	movs	r4, #0
 8007608:	17db      	asrs	r3, r3, #31
 800760a:	4033      	ands	r3, r6
 800760c:	930e      	str	r3, [sp, #56]	@ 0x38
 800760e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007610:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007612:	1af3      	subs	r3, r6, r3
 8007614:	42a3      	cmp	r3, r4
 8007616:	dc30      	bgt.n	800767a <_printf_float+0x392>
 8007618:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800761a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800761c:	429a      	cmp	r2, r3
 800761e:	dc38      	bgt.n	8007692 <_printf_float+0x3aa>
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	07db      	lsls	r3, r3, #31
 8007624:	d435      	bmi.n	8007692 <_printf_float+0x3aa>
 8007626:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007628:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800762a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800762c:	1b9b      	subs	r3, r3, r6
 800762e:	1b14      	subs	r4, r2, r4
 8007630:	429c      	cmp	r4, r3
 8007632:	dd00      	ble.n	8007636 <_printf_float+0x34e>
 8007634:	001c      	movs	r4, r3
 8007636:	2c00      	cmp	r4, #0
 8007638:	dc34      	bgt.n	80076a4 <_printf_float+0x3bc>
 800763a:	43e3      	mvns	r3, r4
 800763c:	2600      	movs	r6, #0
 800763e:	17db      	asrs	r3, r3, #31
 8007640:	401c      	ands	r4, r3
 8007642:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007644:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	1b1b      	subs	r3, r3, r4
 800764a:	42b3      	cmp	r3, r6
 800764c:	dc00      	bgt.n	8007650 <_printf_float+0x368>
 800764e:	e77b      	b.n	8007548 <_printf_float+0x260>
 8007650:	002a      	movs	r2, r5
 8007652:	2301      	movs	r3, #1
 8007654:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007658:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800765a:	321a      	adds	r2, #26
 800765c:	47b8      	blx	r7
 800765e:	3001      	adds	r0, #1
 8007660:	d100      	bne.n	8007664 <_printf_float+0x37c>
 8007662:	e69d      	b.n	80073a0 <_printf_float+0xb8>
 8007664:	3601      	adds	r6, #1
 8007666:	e7ec      	b.n	8007642 <_printf_float+0x35a>
 8007668:	0033      	movs	r3, r6
 800766a:	003a      	movs	r2, r7
 800766c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800766e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007670:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007672:	47a0      	blx	r4
 8007674:	3001      	adds	r0, #1
 8007676:	d1c5      	bne.n	8007604 <_printf_float+0x31c>
 8007678:	e692      	b.n	80073a0 <_printf_float+0xb8>
 800767a:	002a      	movs	r2, r5
 800767c:	2301      	movs	r3, #1
 800767e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007680:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007682:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007684:	321a      	adds	r2, #26
 8007686:	47b0      	blx	r6
 8007688:	3001      	adds	r0, #1
 800768a:	d100      	bne.n	800768e <_printf_float+0x3a6>
 800768c:	e688      	b.n	80073a0 <_printf_float+0xb8>
 800768e:	3401      	adds	r4, #1
 8007690:	e7bd      	b.n	800760e <_printf_float+0x326>
 8007692:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007694:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007696:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007698:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800769a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800769c:	47a0      	blx	r4
 800769e:	3001      	adds	r0, #1
 80076a0:	d1c1      	bne.n	8007626 <_printf_float+0x33e>
 80076a2:	e67d      	b.n	80073a0 <_printf_float+0xb8>
 80076a4:	19ba      	adds	r2, r7, r6
 80076a6:	0023      	movs	r3, r4
 80076a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076ac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80076ae:	47b0      	blx	r6
 80076b0:	3001      	adds	r0, #1
 80076b2:	d1c2      	bne.n	800763a <_printf_float+0x352>
 80076b4:	e674      	b.n	80073a0 <_printf_float+0xb8>
 80076b6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80076b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	dc02      	bgt.n	80076c4 <_printf_float+0x3dc>
 80076be:	2301      	movs	r3, #1
 80076c0:	421a      	tst	r2, r3
 80076c2:	d039      	beq.n	8007738 <_printf_float+0x450>
 80076c4:	2301      	movs	r3, #1
 80076c6:	003a      	movs	r2, r7
 80076c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80076ce:	47b0      	blx	r6
 80076d0:	3001      	adds	r0, #1
 80076d2:	d100      	bne.n	80076d6 <_printf_float+0x3ee>
 80076d4:	e664      	b.n	80073a0 <_printf_float+0xb8>
 80076d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80076da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076de:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80076e0:	47b0      	blx	r6
 80076e2:	3001      	adds	r0, #1
 80076e4:	d100      	bne.n	80076e8 <_printf_float+0x400>
 80076e6:	e65b      	b.n	80073a0 <_printf_float+0xb8>
 80076e8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80076ea:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80076ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076ee:	2200      	movs	r2, #0
 80076f0:	3b01      	subs	r3, #1
 80076f2:	930c      	str	r3, [sp, #48]	@ 0x30
 80076f4:	2300      	movs	r3, #0
 80076f6:	f7f8 fea9 	bl	800044c <__aeabi_dcmpeq>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	d11a      	bne.n	8007734 <_printf_float+0x44c>
 80076fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007700:	1c7a      	adds	r2, r7, #1
 8007702:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007704:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007706:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007708:	47b0      	blx	r6
 800770a:	3001      	adds	r0, #1
 800770c:	d10e      	bne.n	800772c <_printf_float+0x444>
 800770e:	e647      	b.n	80073a0 <_printf_float+0xb8>
 8007710:	002a      	movs	r2, r5
 8007712:	2301      	movs	r3, #1
 8007714:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007718:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800771a:	321a      	adds	r2, #26
 800771c:	47b8      	blx	r7
 800771e:	3001      	adds	r0, #1
 8007720:	d100      	bne.n	8007724 <_printf_float+0x43c>
 8007722:	e63d      	b.n	80073a0 <_printf_float+0xb8>
 8007724:	3601      	adds	r6, #1
 8007726:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007728:	429e      	cmp	r6, r3
 800772a:	dbf1      	blt.n	8007710 <_printf_float+0x428>
 800772c:	002a      	movs	r2, r5
 800772e:	0023      	movs	r3, r4
 8007730:	3250      	adds	r2, #80	@ 0x50
 8007732:	e6d9      	b.n	80074e8 <_printf_float+0x200>
 8007734:	2600      	movs	r6, #0
 8007736:	e7f6      	b.n	8007726 <_printf_float+0x43e>
 8007738:	003a      	movs	r2, r7
 800773a:	e7e2      	b.n	8007702 <_printf_float+0x41a>
 800773c:	002a      	movs	r2, r5
 800773e:	2301      	movs	r3, #1
 8007740:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007742:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007744:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007746:	3219      	adds	r2, #25
 8007748:	47b0      	blx	r6
 800774a:	3001      	adds	r0, #1
 800774c:	d100      	bne.n	8007750 <_printf_float+0x468>
 800774e:	e627      	b.n	80073a0 <_printf_float+0xb8>
 8007750:	3401      	adds	r4, #1
 8007752:	68eb      	ldr	r3, [r5, #12]
 8007754:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007756:	1a9b      	subs	r3, r3, r2
 8007758:	42a3      	cmp	r3, r4
 800775a:	dcef      	bgt.n	800773c <_printf_float+0x454>
 800775c:	e6f8      	b.n	8007550 <_printf_float+0x268>
 800775e:	2400      	movs	r4, #0
 8007760:	e7f7      	b.n	8007752 <_printf_float+0x46a>
 8007762:	46c0      	nop			@ (mov r8, r8)

08007764 <_printf_common>:
 8007764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007766:	0016      	movs	r6, r2
 8007768:	9301      	str	r3, [sp, #4]
 800776a:	688a      	ldr	r2, [r1, #8]
 800776c:	690b      	ldr	r3, [r1, #16]
 800776e:	000c      	movs	r4, r1
 8007770:	9000      	str	r0, [sp, #0]
 8007772:	4293      	cmp	r3, r2
 8007774:	da00      	bge.n	8007778 <_printf_common+0x14>
 8007776:	0013      	movs	r3, r2
 8007778:	0022      	movs	r2, r4
 800777a:	6033      	str	r3, [r6, #0]
 800777c:	3243      	adds	r2, #67	@ 0x43
 800777e:	7812      	ldrb	r2, [r2, #0]
 8007780:	2a00      	cmp	r2, #0
 8007782:	d001      	beq.n	8007788 <_printf_common+0x24>
 8007784:	3301      	adds	r3, #1
 8007786:	6033      	str	r3, [r6, #0]
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	069b      	lsls	r3, r3, #26
 800778c:	d502      	bpl.n	8007794 <_printf_common+0x30>
 800778e:	6833      	ldr	r3, [r6, #0]
 8007790:	3302      	adds	r3, #2
 8007792:	6033      	str	r3, [r6, #0]
 8007794:	6822      	ldr	r2, [r4, #0]
 8007796:	2306      	movs	r3, #6
 8007798:	0015      	movs	r5, r2
 800779a:	401d      	ands	r5, r3
 800779c:	421a      	tst	r2, r3
 800779e:	d027      	beq.n	80077f0 <_printf_common+0x8c>
 80077a0:	0023      	movs	r3, r4
 80077a2:	3343      	adds	r3, #67	@ 0x43
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	1e5a      	subs	r2, r3, #1
 80077a8:	4193      	sbcs	r3, r2
 80077aa:	6822      	ldr	r2, [r4, #0]
 80077ac:	0692      	lsls	r2, r2, #26
 80077ae:	d430      	bmi.n	8007812 <_printf_common+0xae>
 80077b0:	0022      	movs	r2, r4
 80077b2:	9901      	ldr	r1, [sp, #4]
 80077b4:	9800      	ldr	r0, [sp, #0]
 80077b6:	9d08      	ldr	r5, [sp, #32]
 80077b8:	3243      	adds	r2, #67	@ 0x43
 80077ba:	47a8      	blx	r5
 80077bc:	3001      	adds	r0, #1
 80077be:	d025      	beq.n	800780c <_printf_common+0xa8>
 80077c0:	2206      	movs	r2, #6
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	2500      	movs	r5, #0
 80077c6:	4013      	ands	r3, r2
 80077c8:	2b04      	cmp	r3, #4
 80077ca:	d105      	bne.n	80077d8 <_printf_common+0x74>
 80077cc:	6833      	ldr	r3, [r6, #0]
 80077ce:	68e5      	ldr	r5, [r4, #12]
 80077d0:	1aed      	subs	r5, r5, r3
 80077d2:	43eb      	mvns	r3, r5
 80077d4:	17db      	asrs	r3, r3, #31
 80077d6:	401d      	ands	r5, r3
 80077d8:	68a3      	ldr	r3, [r4, #8]
 80077da:	6922      	ldr	r2, [r4, #16]
 80077dc:	4293      	cmp	r3, r2
 80077de:	dd01      	ble.n	80077e4 <_printf_common+0x80>
 80077e0:	1a9b      	subs	r3, r3, r2
 80077e2:	18ed      	adds	r5, r5, r3
 80077e4:	2600      	movs	r6, #0
 80077e6:	42b5      	cmp	r5, r6
 80077e8:	d120      	bne.n	800782c <_printf_common+0xc8>
 80077ea:	2000      	movs	r0, #0
 80077ec:	e010      	b.n	8007810 <_printf_common+0xac>
 80077ee:	3501      	adds	r5, #1
 80077f0:	68e3      	ldr	r3, [r4, #12]
 80077f2:	6832      	ldr	r2, [r6, #0]
 80077f4:	1a9b      	subs	r3, r3, r2
 80077f6:	42ab      	cmp	r3, r5
 80077f8:	ddd2      	ble.n	80077a0 <_printf_common+0x3c>
 80077fa:	0022      	movs	r2, r4
 80077fc:	2301      	movs	r3, #1
 80077fe:	9901      	ldr	r1, [sp, #4]
 8007800:	9800      	ldr	r0, [sp, #0]
 8007802:	9f08      	ldr	r7, [sp, #32]
 8007804:	3219      	adds	r2, #25
 8007806:	47b8      	blx	r7
 8007808:	3001      	adds	r0, #1
 800780a:	d1f0      	bne.n	80077ee <_printf_common+0x8a>
 800780c:	2001      	movs	r0, #1
 800780e:	4240      	negs	r0, r0
 8007810:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007812:	2030      	movs	r0, #48	@ 0x30
 8007814:	18e1      	adds	r1, r4, r3
 8007816:	3143      	adds	r1, #67	@ 0x43
 8007818:	7008      	strb	r0, [r1, #0]
 800781a:	0021      	movs	r1, r4
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	3145      	adds	r1, #69	@ 0x45
 8007820:	7809      	ldrb	r1, [r1, #0]
 8007822:	18a2      	adds	r2, r4, r2
 8007824:	3243      	adds	r2, #67	@ 0x43
 8007826:	3302      	adds	r3, #2
 8007828:	7011      	strb	r1, [r2, #0]
 800782a:	e7c1      	b.n	80077b0 <_printf_common+0x4c>
 800782c:	0022      	movs	r2, r4
 800782e:	2301      	movs	r3, #1
 8007830:	9901      	ldr	r1, [sp, #4]
 8007832:	9800      	ldr	r0, [sp, #0]
 8007834:	9f08      	ldr	r7, [sp, #32]
 8007836:	321a      	adds	r2, #26
 8007838:	47b8      	blx	r7
 800783a:	3001      	adds	r0, #1
 800783c:	d0e6      	beq.n	800780c <_printf_common+0xa8>
 800783e:	3601      	adds	r6, #1
 8007840:	e7d1      	b.n	80077e6 <_printf_common+0x82>
	...

08007844 <_printf_i>:
 8007844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007846:	b08b      	sub	sp, #44	@ 0x2c
 8007848:	9206      	str	r2, [sp, #24]
 800784a:	000a      	movs	r2, r1
 800784c:	3243      	adds	r2, #67	@ 0x43
 800784e:	9307      	str	r3, [sp, #28]
 8007850:	9005      	str	r0, [sp, #20]
 8007852:	9203      	str	r2, [sp, #12]
 8007854:	7e0a      	ldrb	r2, [r1, #24]
 8007856:	000c      	movs	r4, r1
 8007858:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800785a:	2a78      	cmp	r2, #120	@ 0x78
 800785c:	d809      	bhi.n	8007872 <_printf_i+0x2e>
 800785e:	2a62      	cmp	r2, #98	@ 0x62
 8007860:	d80b      	bhi.n	800787a <_printf_i+0x36>
 8007862:	2a00      	cmp	r2, #0
 8007864:	d100      	bne.n	8007868 <_printf_i+0x24>
 8007866:	e0ba      	b.n	80079de <_printf_i+0x19a>
 8007868:	497a      	ldr	r1, [pc, #488]	@ (8007a54 <_printf_i+0x210>)
 800786a:	9104      	str	r1, [sp, #16]
 800786c:	2a58      	cmp	r2, #88	@ 0x58
 800786e:	d100      	bne.n	8007872 <_printf_i+0x2e>
 8007870:	e08e      	b.n	8007990 <_printf_i+0x14c>
 8007872:	0025      	movs	r5, r4
 8007874:	3542      	adds	r5, #66	@ 0x42
 8007876:	702a      	strb	r2, [r5, #0]
 8007878:	e022      	b.n	80078c0 <_printf_i+0x7c>
 800787a:	0010      	movs	r0, r2
 800787c:	3863      	subs	r0, #99	@ 0x63
 800787e:	2815      	cmp	r0, #21
 8007880:	d8f7      	bhi.n	8007872 <_printf_i+0x2e>
 8007882:	f7f8 fc53 	bl	800012c <__gnu_thumb1_case_shi>
 8007886:	0016      	.short	0x0016
 8007888:	fff6001f 	.word	0xfff6001f
 800788c:	fff6fff6 	.word	0xfff6fff6
 8007890:	001ffff6 	.word	0x001ffff6
 8007894:	fff6fff6 	.word	0xfff6fff6
 8007898:	fff6fff6 	.word	0xfff6fff6
 800789c:	0036009f 	.word	0x0036009f
 80078a0:	fff6007e 	.word	0xfff6007e
 80078a4:	00b0fff6 	.word	0x00b0fff6
 80078a8:	0036fff6 	.word	0x0036fff6
 80078ac:	fff6fff6 	.word	0xfff6fff6
 80078b0:	0082      	.short	0x0082
 80078b2:	0025      	movs	r5, r4
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	3542      	adds	r5, #66	@ 0x42
 80078b8:	1d11      	adds	r1, r2, #4
 80078ba:	6019      	str	r1, [r3, #0]
 80078bc:	6813      	ldr	r3, [r2, #0]
 80078be:	702b      	strb	r3, [r5, #0]
 80078c0:	2301      	movs	r3, #1
 80078c2:	e09e      	b.n	8007a02 <_printf_i+0x1be>
 80078c4:	6818      	ldr	r0, [r3, #0]
 80078c6:	6809      	ldr	r1, [r1, #0]
 80078c8:	1d02      	adds	r2, r0, #4
 80078ca:	060d      	lsls	r5, r1, #24
 80078cc:	d50b      	bpl.n	80078e6 <_printf_i+0xa2>
 80078ce:	6806      	ldr	r6, [r0, #0]
 80078d0:	601a      	str	r2, [r3, #0]
 80078d2:	2e00      	cmp	r6, #0
 80078d4:	da03      	bge.n	80078de <_printf_i+0x9a>
 80078d6:	232d      	movs	r3, #45	@ 0x2d
 80078d8:	9a03      	ldr	r2, [sp, #12]
 80078da:	4276      	negs	r6, r6
 80078dc:	7013      	strb	r3, [r2, #0]
 80078de:	4b5d      	ldr	r3, [pc, #372]	@ (8007a54 <_printf_i+0x210>)
 80078e0:	270a      	movs	r7, #10
 80078e2:	9304      	str	r3, [sp, #16]
 80078e4:	e018      	b.n	8007918 <_printf_i+0xd4>
 80078e6:	6806      	ldr	r6, [r0, #0]
 80078e8:	601a      	str	r2, [r3, #0]
 80078ea:	0649      	lsls	r1, r1, #25
 80078ec:	d5f1      	bpl.n	80078d2 <_printf_i+0x8e>
 80078ee:	b236      	sxth	r6, r6
 80078f0:	e7ef      	b.n	80078d2 <_printf_i+0x8e>
 80078f2:	6808      	ldr	r0, [r1, #0]
 80078f4:	6819      	ldr	r1, [r3, #0]
 80078f6:	c940      	ldmia	r1!, {r6}
 80078f8:	0605      	lsls	r5, r0, #24
 80078fa:	d402      	bmi.n	8007902 <_printf_i+0xbe>
 80078fc:	0640      	lsls	r0, r0, #25
 80078fe:	d500      	bpl.n	8007902 <_printf_i+0xbe>
 8007900:	b2b6      	uxth	r6, r6
 8007902:	6019      	str	r1, [r3, #0]
 8007904:	4b53      	ldr	r3, [pc, #332]	@ (8007a54 <_printf_i+0x210>)
 8007906:	270a      	movs	r7, #10
 8007908:	9304      	str	r3, [sp, #16]
 800790a:	2a6f      	cmp	r2, #111	@ 0x6f
 800790c:	d100      	bne.n	8007910 <_printf_i+0xcc>
 800790e:	3f02      	subs	r7, #2
 8007910:	0023      	movs	r3, r4
 8007912:	2200      	movs	r2, #0
 8007914:	3343      	adds	r3, #67	@ 0x43
 8007916:	701a      	strb	r2, [r3, #0]
 8007918:	6863      	ldr	r3, [r4, #4]
 800791a:	60a3      	str	r3, [r4, #8]
 800791c:	2b00      	cmp	r3, #0
 800791e:	db06      	blt.n	800792e <_printf_i+0xea>
 8007920:	2104      	movs	r1, #4
 8007922:	6822      	ldr	r2, [r4, #0]
 8007924:	9d03      	ldr	r5, [sp, #12]
 8007926:	438a      	bics	r2, r1
 8007928:	6022      	str	r2, [r4, #0]
 800792a:	4333      	orrs	r3, r6
 800792c:	d00c      	beq.n	8007948 <_printf_i+0x104>
 800792e:	9d03      	ldr	r5, [sp, #12]
 8007930:	0030      	movs	r0, r6
 8007932:	0039      	movs	r1, r7
 8007934:	f7f8 fc8a 	bl	800024c <__aeabi_uidivmod>
 8007938:	9b04      	ldr	r3, [sp, #16]
 800793a:	3d01      	subs	r5, #1
 800793c:	5c5b      	ldrb	r3, [r3, r1]
 800793e:	702b      	strb	r3, [r5, #0]
 8007940:	0033      	movs	r3, r6
 8007942:	0006      	movs	r6, r0
 8007944:	429f      	cmp	r7, r3
 8007946:	d9f3      	bls.n	8007930 <_printf_i+0xec>
 8007948:	2f08      	cmp	r7, #8
 800794a:	d109      	bne.n	8007960 <_printf_i+0x11c>
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	07db      	lsls	r3, r3, #31
 8007950:	d506      	bpl.n	8007960 <_printf_i+0x11c>
 8007952:	6862      	ldr	r2, [r4, #4]
 8007954:	6923      	ldr	r3, [r4, #16]
 8007956:	429a      	cmp	r2, r3
 8007958:	dc02      	bgt.n	8007960 <_printf_i+0x11c>
 800795a:	2330      	movs	r3, #48	@ 0x30
 800795c:	3d01      	subs	r5, #1
 800795e:	702b      	strb	r3, [r5, #0]
 8007960:	9b03      	ldr	r3, [sp, #12]
 8007962:	1b5b      	subs	r3, r3, r5
 8007964:	6123      	str	r3, [r4, #16]
 8007966:	9b07      	ldr	r3, [sp, #28]
 8007968:	0021      	movs	r1, r4
 800796a:	9300      	str	r3, [sp, #0]
 800796c:	9805      	ldr	r0, [sp, #20]
 800796e:	9b06      	ldr	r3, [sp, #24]
 8007970:	aa09      	add	r2, sp, #36	@ 0x24
 8007972:	f7ff fef7 	bl	8007764 <_printf_common>
 8007976:	3001      	adds	r0, #1
 8007978:	d148      	bne.n	8007a0c <_printf_i+0x1c8>
 800797a:	2001      	movs	r0, #1
 800797c:	4240      	negs	r0, r0
 800797e:	b00b      	add	sp, #44	@ 0x2c
 8007980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007982:	2220      	movs	r2, #32
 8007984:	6809      	ldr	r1, [r1, #0]
 8007986:	430a      	orrs	r2, r1
 8007988:	6022      	str	r2, [r4, #0]
 800798a:	2278      	movs	r2, #120	@ 0x78
 800798c:	4932      	ldr	r1, [pc, #200]	@ (8007a58 <_printf_i+0x214>)
 800798e:	9104      	str	r1, [sp, #16]
 8007990:	0021      	movs	r1, r4
 8007992:	3145      	adds	r1, #69	@ 0x45
 8007994:	700a      	strb	r2, [r1, #0]
 8007996:	6819      	ldr	r1, [r3, #0]
 8007998:	6822      	ldr	r2, [r4, #0]
 800799a:	c940      	ldmia	r1!, {r6}
 800799c:	0610      	lsls	r0, r2, #24
 800799e:	d402      	bmi.n	80079a6 <_printf_i+0x162>
 80079a0:	0650      	lsls	r0, r2, #25
 80079a2:	d500      	bpl.n	80079a6 <_printf_i+0x162>
 80079a4:	b2b6      	uxth	r6, r6
 80079a6:	6019      	str	r1, [r3, #0]
 80079a8:	07d3      	lsls	r3, r2, #31
 80079aa:	d502      	bpl.n	80079b2 <_printf_i+0x16e>
 80079ac:	2320      	movs	r3, #32
 80079ae:	4313      	orrs	r3, r2
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	2e00      	cmp	r6, #0
 80079b4:	d001      	beq.n	80079ba <_printf_i+0x176>
 80079b6:	2710      	movs	r7, #16
 80079b8:	e7aa      	b.n	8007910 <_printf_i+0xcc>
 80079ba:	2220      	movs	r2, #32
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	4393      	bics	r3, r2
 80079c0:	6023      	str	r3, [r4, #0]
 80079c2:	e7f8      	b.n	80079b6 <_printf_i+0x172>
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	680d      	ldr	r5, [r1, #0]
 80079c8:	1d10      	adds	r0, r2, #4
 80079ca:	6949      	ldr	r1, [r1, #20]
 80079cc:	6018      	str	r0, [r3, #0]
 80079ce:	6813      	ldr	r3, [r2, #0]
 80079d0:	062e      	lsls	r6, r5, #24
 80079d2:	d501      	bpl.n	80079d8 <_printf_i+0x194>
 80079d4:	6019      	str	r1, [r3, #0]
 80079d6:	e002      	b.n	80079de <_printf_i+0x19a>
 80079d8:	066d      	lsls	r5, r5, #25
 80079da:	d5fb      	bpl.n	80079d4 <_printf_i+0x190>
 80079dc:	8019      	strh	r1, [r3, #0]
 80079de:	2300      	movs	r3, #0
 80079e0:	9d03      	ldr	r5, [sp, #12]
 80079e2:	6123      	str	r3, [r4, #16]
 80079e4:	e7bf      	b.n	8007966 <_printf_i+0x122>
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	1d11      	adds	r1, r2, #4
 80079ea:	6019      	str	r1, [r3, #0]
 80079ec:	6815      	ldr	r5, [r2, #0]
 80079ee:	2100      	movs	r1, #0
 80079f0:	0028      	movs	r0, r5
 80079f2:	6862      	ldr	r2, [r4, #4]
 80079f4:	f000 fad9 	bl	8007faa <memchr>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d001      	beq.n	8007a00 <_printf_i+0x1bc>
 80079fc:	1b40      	subs	r0, r0, r5
 80079fe:	6060      	str	r0, [r4, #4]
 8007a00:	6863      	ldr	r3, [r4, #4]
 8007a02:	6123      	str	r3, [r4, #16]
 8007a04:	2300      	movs	r3, #0
 8007a06:	9a03      	ldr	r2, [sp, #12]
 8007a08:	7013      	strb	r3, [r2, #0]
 8007a0a:	e7ac      	b.n	8007966 <_printf_i+0x122>
 8007a0c:	002a      	movs	r2, r5
 8007a0e:	6923      	ldr	r3, [r4, #16]
 8007a10:	9906      	ldr	r1, [sp, #24]
 8007a12:	9805      	ldr	r0, [sp, #20]
 8007a14:	9d07      	ldr	r5, [sp, #28]
 8007a16:	47a8      	blx	r5
 8007a18:	3001      	adds	r0, #1
 8007a1a:	d0ae      	beq.n	800797a <_printf_i+0x136>
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	079b      	lsls	r3, r3, #30
 8007a20:	d415      	bmi.n	8007a4e <_printf_i+0x20a>
 8007a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a24:	68e0      	ldr	r0, [r4, #12]
 8007a26:	4298      	cmp	r0, r3
 8007a28:	daa9      	bge.n	800797e <_printf_i+0x13a>
 8007a2a:	0018      	movs	r0, r3
 8007a2c:	e7a7      	b.n	800797e <_printf_i+0x13a>
 8007a2e:	0022      	movs	r2, r4
 8007a30:	2301      	movs	r3, #1
 8007a32:	9906      	ldr	r1, [sp, #24]
 8007a34:	9805      	ldr	r0, [sp, #20]
 8007a36:	9e07      	ldr	r6, [sp, #28]
 8007a38:	3219      	adds	r2, #25
 8007a3a:	47b0      	blx	r6
 8007a3c:	3001      	adds	r0, #1
 8007a3e:	d09c      	beq.n	800797a <_printf_i+0x136>
 8007a40:	3501      	adds	r5, #1
 8007a42:	68e3      	ldr	r3, [r4, #12]
 8007a44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a46:	1a9b      	subs	r3, r3, r2
 8007a48:	42ab      	cmp	r3, r5
 8007a4a:	dcf0      	bgt.n	8007a2e <_printf_i+0x1ea>
 8007a4c:	e7e9      	b.n	8007a22 <_printf_i+0x1de>
 8007a4e:	2500      	movs	r5, #0
 8007a50:	e7f7      	b.n	8007a42 <_printf_i+0x1fe>
 8007a52:	46c0      	nop			@ (mov r8, r8)
 8007a54:	08009e32 	.word	0x08009e32
 8007a58:	08009e43 	.word	0x08009e43

08007a5c <std>:
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	b510      	push	{r4, lr}
 8007a60:	0004      	movs	r4, r0
 8007a62:	6003      	str	r3, [r0, #0]
 8007a64:	6043      	str	r3, [r0, #4]
 8007a66:	6083      	str	r3, [r0, #8]
 8007a68:	8181      	strh	r1, [r0, #12]
 8007a6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a6c:	81c2      	strh	r2, [r0, #14]
 8007a6e:	6103      	str	r3, [r0, #16]
 8007a70:	6143      	str	r3, [r0, #20]
 8007a72:	6183      	str	r3, [r0, #24]
 8007a74:	0019      	movs	r1, r3
 8007a76:	2208      	movs	r2, #8
 8007a78:	305c      	adds	r0, #92	@ 0x5c
 8007a7a:	f000 fa0f 	bl	8007e9c <memset>
 8007a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007aac <std+0x50>)
 8007a80:	6224      	str	r4, [r4, #32]
 8007a82:	6263      	str	r3, [r4, #36]	@ 0x24
 8007a84:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab0 <std+0x54>)
 8007a86:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007a88:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab4 <std+0x58>)
 8007a8a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab8 <std+0x5c>)
 8007a8e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a90:	4b0a      	ldr	r3, [pc, #40]	@ (8007abc <std+0x60>)
 8007a92:	429c      	cmp	r4, r3
 8007a94:	d005      	beq.n	8007aa2 <std+0x46>
 8007a96:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac0 <std+0x64>)
 8007a98:	429c      	cmp	r4, r3
 8007a9a:	d002      	beq.n	8007aa2 <std+0x46>
 8007a9c:	4b09      	ldr	r3, [pc, #36]	@ (8007ac4 <std+0x68>)
 8007a9e:	429c      	cmp	r4, r3
 8007aa0:	d103      	bne.n	8007aaa <std+0x4e>
 8007aa2:	0020      	movs	r0, r4
 8007aa4:	3058      	adds	r0, #88	@ 0x58
 8007aa6:	f000 fa7d 	bl	8007fa4 <__retarget_lock_init_recursive>
 8007aaa:	bd10      	pop	{r4, pc}
 8007aac:	08007cc5 	.word	0x08007cc5
 8007ab0:	08007ced 	.word	0x08007ced
 8007ab4:	08007d25 	.word	0x08007d25
 8007ab8:	08007d51 	.word	0x08007d51
 8007abc:	20000350 	.word	0x20000350
 8007ac0:	200003b8 	.word	0x200003b8
 8007ac4:	20000420 	.word	0x20000420

08007ac8 <stdio_exit_handler>:
 8007ac8:	b510      	push	{r4, lr}
 8007aca:	4a03      	ldr	r2, [pc, #12]	@ (8007ad8 <stdio_exit_handler+0x10>)
 8007acc:	4903      	ldr	r1, [pc, #12]	@ (8007adc <stdio_exit_handler+0x14>)
 8007ace:	4804      	ldr	r0, [pc, #16]	@ (8007ae0 <stdio_exit_handler+0x18>)
 8007ad0:	f000 f86c 	bl	8007bac <_fwalk_sglue>
 8007ad4:	bd10      	pop	{r4, pc}
 8007ad6:	46c0      	nop			@ (mov r8, r8)
 8007ad8:	2000000c 	.word	0x2000000c
 8007adc:	08009985 	.word	0x08009985
 8007ae0:	2000001c 	.word	0x2000001c

08007ae4 <cleanup_stdio>:
 8007ae4:	6841      	ldr	r1, [r0, #4]
 8007ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8007b14 <cleanup_stdio+0x30>)
 8007ae8:	b510      	push	{r4, lr}
 8007aea:	0004      	movs	r4, r0
 8007aec:	4299      	cmp	r1, r3
 8007aee:	d001      	beq.n	8007af4 <cleanup_stdio+0x10>
 8007af0:	f001 ff48 	bl	8009984 <_fflush_r>
 8007af4:	68a1      	ldr	r1, [r4, #8]
 8007af6:	4b08      	ldr	r3, [pc, #32]	@ (8007b18 <cleanup_stdio+0x34>)
 8007af8:	4299      	cmp	r1, r3
 8007afa:	d002      	beq.n	8007b02 <cleanup_stdio+0x1e>
 8007afc:	0020      	movs	r0, r4
 8007afe:	f001 ff41 	bl	8009984 <_fflush_r>
 8007b02:	68e1      	ldr	r1, [r4, #12]
 8007b04:	4b05      	ldr	r3, [pc, #20]	@ (8007b1c <cleanup_stdio+0x38>)
 8007b06:	4299      	cmp	r1, r3
 8007b08:	d002      	beq.n	8007b10 <cleanup_stdio+0x2c>
 8007b0a:	0020      	movs	r0, r4
 8007b0c:	f001 ff3a 	bl	8009984 <_fflush_r>
 8007b10:	bd10      	pop	{r4, pc}
 8007b12:	46c0      	nop			@ (mov r8, r8)
 8007b14:	20000350 	.word	0x20000350
 8007b18:	200003b8 	.word	0x200003b8
 8007b1c:	20000420 	.word	0x20000420

08007b20 <global_stdio_init.part.0>:
 8007b20:	b510      	push	{r4, lr}
 8007b22:	4b09      	ldr	r3, [pc, #36]	@ (8007b48 <global_stdio_init.part.0+0x28>)
 8007b24:	4a09      	ldr	r2, [pc, #36]	@ (8007b4c <global_stdio_init.part.0+0x2c>)
 8007b26:	2104      	movs	r1, #4
 8007b28:	601a      	str	r2, [r3, #0]
 8007b2a:	4809      	ldr	r0, [pc, #36]	@ (8007b50 <global_stdio_init.part.0+0x30>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f7ff ff95 	bl	8007a5c <std>
 8007b32:	2201      	movs	r2, #1
 8007b34:	2109      	movs	r1, #9
 8007b36:	4807      	ldr	r0, [pc, #28]	@ (8007b54 <global_stdio_init.part.0+0x34>)
 8007b38:	f7ff ff90 	bl	8007a5c <std>
 8007b3c:	2202      	movs	r2, #2
 8007b3e:	2112      	movs	r1, #18
 8007b40:	4805      	ldr	r0, [pc, #20]	@ (8007b58 <global_stdio_init.part.0+0x38>)
 8007b42:	f7ff ff8b 	bl	8007a5c <std>
 8007b46:	bd10      	pop	{r4, pc}
 8007b48:	20000488 	.word	0x20000488
 8007b4c:	08007ac9 	.word	0x08007ac9
 8007b50:	20000350 	.word	0x20000350
 8007b54:	200003b8 	.word	0x200003b8
 8007b58:	20000420 	.word	0x20000420

08007b5c <__sfp_lock_acquire>:
 8007b5c:	b510      	push	{r4, lr}
 8007b5e:	4802      	ldr	r0, [pc, #8]	@ (8007b68 <__sfp_lock_acquire+0xc>)
 8007b60:	f000 fa21 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 8007b64:	bd10      	pop	{r4, pc}
 8007b66:	46c0      	nop			@ (mov r8, r8)
 8007b68:	20000491 	.word	0x20000491

08007b6c <__sfp_lock_release>:
 8007b6c:	b510      	push	{r4, lr}
 8007b6e:	4802      	ldr	r0, [pc, #8]	@ (8007b78 <__sfp_lock_release+0xc>)
 8007b70:	f000 fa1a 	bl	8007fa8 <__retarget_lock_release_recursive>
 8007b74:	bd10      	pop	{r4, pc}
 8007b76:	46c0      	nop			@ (mov r8, r8)
 8007b78:	20000491 	.word	0x20000491

08007b7c <__sinit>:
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	0004      	movs	r4, r0
 8007b80:	f7ff ffec 	bl	8007b5c <__sfp_lock_acquire>
 8007b84:	6a23      	ldr	r3, [r4, #32]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d002      	beq.n	8007b90 <__sinit+0x14>
 8007b8a:	f7ff ffef 	bl	8007b6c <__sfp_lock_release>
 8007b8e:	bd10      	pop	{r4, pc}
 8007b90:	4b04      	ldr	r3, [pc, #16]	@ (8007ba4 <__sinit+0x28>)
 8007b92:	6223      	str	r3, [r4, #32]
 8007b94:	4b04      	ldr	r3, [pc, #16]	@ (8007ba8 <__sinit+0x2c>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1f6      	bne.n	8007b8a <__sinit+0xe>
 8007b9c:	f7ff ffc0 	bl	8007b20 <global_stdio_init.part.0>
 8007ba0:	e7f3      	b.n	8007b8a <__sinit+0xe>
 8007ba2:	46c0      	nop			@ (mov r8, r8)
 8007ba4:	08007ae5 	.word	0x08007ae5
 8007ba8:	20000488 	.word	0x20000488

08007bac <_fwalk_sglue>:
 8007bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bae:	0014      	movs	r4, r2
 8007bb0:	2600      	movs	r6, #0
 8007bb2:	9000      	str	r0, [sp, #0]
 8007bb4:	9101      	str	r1, [sp, #4]
 8007bb6:	68a5      	ldr	r5, [r4, #8]
 8007bb8:	6867      	ldr	r7, [r4, #4]
 8007bba:	3f01      	subs	r7, #1
 8007bbc:	d504      	bpl.n	8007bc8 <_fwalk_sglue+0x1c>
 8007bbe:	6824      	ldr	r4, [r4, #0]
 8007bc0:	2c00      	cmp	r4, #0
 8007bc2:	d1f8      	bne.n	8007bb6 <_fwalk_sglue+0xa>
 8007bc4:	0030      	movs	r0, r6
 8007bc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007bc8:	89ab      	ldrh	r3, [r5, #12]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d908      	bls.n	8007be0 <_fwalk_sglue+0x34>
 8007bce:	220e      	movs	r2, #14
 8007bd0:	5eab      	ldrsh	r3, [r5, r2]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	d004      	beq.n	8007be0 <_fwalk_sglue+0x34>
 8007bd6:	0029      	movs	r1, r5
 8007bd8:	9800      	ldr	r0, [sp, #0]
 8007bda:	9b01      	ldr	r3, [sp, #4]
 8007bdc:	4798      	blx	r3
 8007bde:	4306      	orrs	r6, r0
 8007be0:	3568      	adds	r5, #104	@ 0x68
 8007be2:	e7ea      	b.n	8007bba <_fwalk_sglue+0xe>

08007be4 <iprintf>:
 8007be4:	b40f      	push	{r0, r1, r2, r3}
 8007be6:	b507      	push	{r0, r1, r2, lr}
 8007be8:	4905      	ldr	r1, [pc, #20]	@ (8007c00 <iprintf+0x1c>)
 8007bea:	ab04      	add	r3, sp, #16
 8007bec:	6808      	ldr	r0, [r1, #0]
 8007bee:	cb04      	ldmia	r3!, {r2}
 8007bf0:	6881      	ldr	r1, [r0, #8]
 8007bf2:	9301      	str	r3, [sp, #4]
 8007bf4:	f001 fd24 	bl	8009640 <_vfiprintf_r>
 8007bf8:	b003      	add	sp, #12
 8007bfa:	bc08      	pop	{r3}
 8007bfc:	b004      	add	sp, #16
 8007bfe:	4718      	bx	r3
 8007c00:	20000018 	.word	0x20000018

08007c04 <_puts_r>:
 8007c04:	6a03      	ldr	r3, [r0, #32]
 8007c06:	b570      	push	{r4, r5, r6, lr}
 8007c08:	0005      	movs	r5, r0
 8007c0a:	000e      	movs	r6, r1
 8007c0c:	6884      	ldr	r4, [r0, #8]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <_puts_r+0x12>
 8007c12:	f7ff ffb3 	bl	8007b7c <__sinit>
 8007c16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c18:	07db      	lsls	r3, r3, #31
 8007c1a:	d405      	bmi.n	8007c28 <_puts_r+0x24>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	059b      	lsls	r3, r3, #22
 8007c20:	d402      	bmi.n	8007c28 <_puts_r+0x24>
 8007c22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c24:	f000 f9bf 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 8007c28:	89a3      	ldrh	r3, [r4, #12]
 8007c2a:	071b      	lsls	r3, r3, #28
 8007c2c:	d502      	bpl.n	8007c34 <_puts_r+0x30>
 8007c2e:	6923      	ldr	r3, [r4, #16]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d11f      	bne.n	8007c74 <_puts_r+0x70>
 8007c34:	0021      	movs	r1, r4
 8007c36:	0028      	movs	r0, r5
 8007c38:	f000 f8d2 	bl	8007de0 <__swsetup_r>
 8007c3c:	2800      	cmp	r0, #0
 8007c3e:	d019      	beq.n	8007c74 <_puts_r+0x70>
 8007c40:	2501      	movs	r5, #1
 8007c42:	426d      	negs	r5, r5
 8007c44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c46:	07db      	lsls	r3, r3, #31
 8007c48:	d405      	bmi.n	8007c56 <_puts_r+0x52>
 8007c4a:	89a3      	ldrh	r3, [r4, #12]
 8007c4c:	059b      	lsls	r3, r3, #22
 8007c4e:	d402      	bmi.n	8007c56 <_puts_r+0x52>
 8007c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c52:	f000 f9a9 	bl	8007fa8 <__retarget_lock_release_recursive>
 8007c56:	0028      	movs	r0, r5
 8007c58:	bd70      	pop	{r4, r5, r6, pc}
 8007c5a:	3601      	adds	r6, #1
 8007c5c:	60a3      	str	r3, [r4, #8]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	da04      	bge.n	8007c6c <_puts_r+0x68>
 8007c62:	69a2      	ldr	r2, [r4, #24]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	dc16      	bgt.n	8007c96 <_puts_r+0x92>
 8007c68:	290a      	cmp	r1, #10
 8007c6a:	d014      	beq.n	8007c96 <_puts_r+0x92>
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	6022      	str	r2, [r4, #0]
 8007c72:	7019      	strb	r1, [r3, #0]
 8007c74:	68a3      	ldr	r3, [r4, #8]
 8007c76:	7831      	ldrb	r1, [r6, #0]
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	2900      	cmp	r1, #0
 8007c7c:	d1ed      	bne.n	8007c5a <_puts_r+0x56>
 8007c7e:	60a3      	str	r3, [r4, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	da0f      	bge.n	8007ca4 <_puts_r+0xa0>
 8007c84:	0022      	movs	r2, r4
 8007c86:	0028      	movs	r0, r5
 8007c88:	310a      	adds	r1, #10
 8007c8a:	f000 f867 	bl	8007d5c <__swbuf_r>
 8007c8e:	3001      	adds	r0, #1
 8007c90:	d0d6      	beq.n	8007c40 <_puts_r+0x3c>
 8007c92:	250a      	movs	r5, #10
 8007c94:	e7d6      	b.n	8007c44 <_puts_r+0x40>
 8007c96:	0022      	movs	r2, r4
 8007c98:	0028      	movs	r0, r5
 8007c9a:	f000 f85f 	bl	8007d5c <__swbuf_r>
 8007c9e:	3001      	adds	r0, #1
 8007ca0:	d1e8      	bne.n	8007c74 <_puts_r+0x70>
 8007ca2:	e7cd      	b.n	8007c40 <_puts_r+0x3c>
 8007ca4:	6823      	ldr	r3, [r4, #0]
 8007ca6:	1c5a      	adds	r2, r3, #1
 8007ca8:	6022      	str	r2, [r4, #0]
 8007caa:	220a      	movs	r2, #10
 8007cac:	701a      	strb	r2, [r3, #0]
 8007cae:	e7f0      	b.n	8007c92 <_puts_r+0x8e>

08007cb0 <puts>:
 8007cb0:	b510      	push	{r4, lr}
 8007cb2:	4b03      	ldr	r3, [pc, #12]	@ (8007cc0 <puts+0x10>)
 8007cb4:	0001      	movs	r1, r0
 8007cb6:	6818      	ldr	r0, [r3, #0]
 8007cb8:	f7ff ffa4 	bl	8007c04 <_puts_r>
 8007cbc:	bd10      	pop	{r4, pc}
 8007cbe:	46c0      	nop			@ (mov r8, r8)
 8007cc0:	20000018 	.word	0x20000018

08007cc4 <__sread>:
 8007cc4:	b570      	push	{r4, r5, r6, lr}
 8007cc6:	000c      	movs	r4, r1
 8007cc8:	250e      	movs	r5, #14
 8007cca:	5f49      	ldrsh	r1, [r1, r5]
 8007ccc:	f000 f918 	bl	8007f00 <_read_r>
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	db03      	blt.n	8007cdc <__sread+0x18>
 8007cd4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007cd6:	181b      	adds	r3, r3, r0
 8007cd8:	6563      	str	r3, [r4, #84]	@ 0x54
 8007cda:	bd70      	pop	{r4, r5, r6, pc}
 8007cdc:	89a3      	ldrh	r3, [r4, #12]
 8007cde:	4a02      	ldr	r2, [pc, #8]	@ (8007ce8 <__sread+0x24>)
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	81a3      	strh	r3, [r4, #12]
 8007ce4:	e7f9      	b.n	8007cda <__sread+0x16>
 8007ce6:	46c0      	nop			@ (mov r8, r8)
 8007ce8:	ffffefff 	.word	0xffffefff

08007cec <__swrite>:
 8007cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cee:	001f      	movs	r7, r3
 8007cf0:	898b      	ldrh	r3, [r1, #12]
 8007cf2:	0005      	movs	r5, r0
 8007cf4:	000c      	movs	r4, r1
 8007cf6:	0016      	movs	r6, r2
 8007cf8:	05db      	lsls	r3, r3, #23
 8007cfa:	d505      	bpl.n	8007d08 <__swrite+0x1c>
 8007cfc:	230e      	movs	r3, #14
 8007cfe:	5ec9      	ldrsh	r1, [r1, r3]
 8007d00:	2200      	movs	r2, #0
 8007d02:	2302      	movs	r3, #2
 8007d04:	f000 f8e8 	bl	8007ed8 <_lseek_r>
 8007d08:	89a3      	ldrh	r3, [r4, #12]
 8007d0a:	4a05      	ldr	r2, [pc, #20]	@ (8007d20 <__swrite+0x34>)
 8007d0c:	0028      	movs	r0, r5
 8007d0e:	4013      	ands	r3, r2
 8007d10:	81a3      	strh	r3, [r4, #12]
 8007d12:	0032      	movs	r2, r6
 8007d14:	230e      	movs	r3, #14
 8007d16:	5ee1      	ldrsh	r1, [r4, r3]
 8007d18:	003b      	movs	r3, r7
 8007d1a:	f000 f905 	bl	8007f28 <_write_r>
 8007d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d20:	ffffefff 	.word	0xffffefff

08007d24 <__sseek>:
 8007d24:	b570      	push	{r4, r5, r6, lr}
 8007d26:	000c      	movs	r4, r1
 8007d28:	250e      	movs	r5, #14
 8007d2a:	5f49      	ldrsh	r1, [r1, r5]
 8007d2c:	f000 f8d4 	bl	8007ed8 <_lseek_r>
 8007d30:	89a3      	ldrh	r3, [r4, #12]
 8007d32:	1c42      	adds	r2, r0, #1
 8007d34:	d103      	bne.n	8007d3e <__sseek+0x1a>
 8007d36:	4a05      	ldr	r2, [pc, #20]	@ (8007d4c <__sseek+0x28>)
 8007d38:	4013      	ands	r3, r2
 8007d3a:	81a3      	strh	r3, [r4, #12]
 8007d3c:	bd70      	pop	{r4, r5, r6, pc}
 8007d3e:	2280      	movs	r2, #128	@ 0x80
 8007d40:	0152      	lsls	r2, r2, #5
 8007d42:	4313      	orrs	r3, r2
 8007d44:	81a3      	strh	r3, [r4, #12]
 8007d46:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d48:	e7f8      	b.n	8007d3c <__sseek+0x18>
 8007d4a:	46c0      	nop			@ (mov r8, r8)
 8007d4c:	ffffefff 	.word	0xffffefff

08007d50 <__sclose>:
 8007d50:	b510      	push	{r4, lr}
 8007d52:	230e      	movs	r3, #14
 8007d54:	5ec9      	ldrsh	r1, [r1, r3]
 8007d56:	f000 f8ad 	bl	8007eb4 <_close_r>
 8007d5a:	bd10      	pop	{r4, pc}

08007d5c <__swbuf_r>:
 8007d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d5e:	0006      	movs	r6, r0
 8007d60:	000d      	movs	r5, r1
 8007d62:	0014      	movs	r4, r2
 8007d64:	2800      	cmp	r0, #0
 8007d66:	d004      	beq.n	8007d72 <__swbuf_r+0x16>
 8007d68:	6a03      	ldr	r3, [r0, #32]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d101      	bne.n	8007d72 <__swbuf_r+0x16>
 8007d6e:	f7ff ff05 	bl	8007b7c <__sinit>
 8007d72:	69a3      	ldr	r3, [r4, #24]
 8007d74:	60a3      	str	r3, [r4, #8]
 8007d76:	89a3      	ldrh	r3, [r4, #12]
 8007d78:	071b      	lsls	r3, r3, #28
 8007d7a:	d502      	bpl.n	8007d82 <__swbuf_r+0x26>
 8007d7c:	6923      	ldr	r3, [r4, #16]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d109      	bne.n	8007d96 <__swbuf_r+0x3a>
 8007d82:	0021      	movs	r1, r4
 8007d84:	0030      	movs	r0, r6
 8007d86:	f000 f82b 	bl	8007de0 <__swsetup_r>
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	d003      	beq.n	8007d96 <__swbuf_r+0x3a>
 8007d8e:	2501      	movs	r5, #1
 8007d90:	426d      	negs	r5, r5
 8007d92:	0028      	movs	r0, r5
 8007d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d96:	6923      	ldr	r3, [r4, #16]
 8007d98:	6820      	ldr	r0, [r4, #0]
 8007d9a:	b2ef      	uxtb	r7, r5
 8007d9c:	1ac0      	subs	r0, r0, r3
 8007d9e:	6963      	ldr	r3, [r4, #20]
 8007da0:	b2ed      	uxtb	r5, r5
 8007da2:	4283      	cmp	r3, r0
 8007da4:	dc05      	bgt.n	8007db2 <__swbuf_r+0x56>
 8007da6:	0021      	movs	r1, r4
 8007da8:	0030      	movs	r0, r6
 8007daa:	f001 fdeb 	bl	8009984 <_fflush_r>
 8007dae:	2800      	cmp	r0, #0
 8007db0:	d1ed      	bne.n	8007d8e <__swbuf_r+0x32>
 8007db2:	68a3      	ldr	r3, [r4, #8]
 8007db4:	3001      	adds	r0, #1
 8007db6:	3b01      	subs	r3, #1
 8007db8:	60a3      	str	r3, [r4, #8]
 8007dba:	6823      	ldr	r3, [r4, #0]
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	6022      	str	r2, [r4, #0]
 8007dc0:	701f      	strb	r7, [r3, #0]
 8007dc2:	6963      	ldr	r3, [r4, #20]
 8007dc4:	4283      	cmp	r3, r0
 8007dc6:	d004      	beq.n	8007dd2 <__swbuf_r+0x76>
 8007dc8:	89a3      	ldrh	r3, [r4, #12]
 8007dca:	07db      	lsls	r3, r3, #31
 8007dcc:	d5e1      	bpl.n	8007d92 <__swbuf_r+0x36>
 8007dce:	2d0a      	cmp	r5, #10
 8007dd0:	d1df      	bne.n	8007d92 <__swbuf_r+0x36>
 8007dd2:	0021      	movs	r1, r4
 8007dd4:	0030      	movs	r0, r6
 8007dd6:	f001 fdd5 	bl	8009984 <_fflush_r>
 8007dda:	2800      	cmp	r0, #0
 8007ddc:	d0d9      	beq.n	8007d92 <__swbuf_r+0x36>
 8007dde:	e7d6      	b.n	8007d8e <__swbuf_r+0x32>

08007de0 <__swsetup_r>:
 8007de0:	4b2d      	ldr	r3, [pc, #180]	@ (8007e98 <__swsetup_r+0xb8>)
 8007de2:	b570      	push	{r4, r5, r6, lr}
 8007de4:	0005      	movs	r5, r0
 8007de6:	6818      	ldr	r0, [r3, #0]
 8007de8:	000c      	movs	r4, r1
 8007dea:	2800      	cmp	r0, #0
 8007dec:	d004      	beq.n	8007df8 <__swsetup_r+0x18>
 8007dee:	6a03      	ldr	r3, [r0, #32]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d101      	bne.n	8007df8 <__swsetup_r+0x18>
 8007df4:	f7ff fec2 	bl	8007b7c <__sinit>
 8007df8:	220c      	movs	r2, #12
 8007dfa:	5ea3      	ldrsh	r3, [r4, r2]
 8007dfc:	071a      	lsls	r2, r3, #28
 8007dfe:	d423      	bmi.n	8007e48 <__swsetup_r+0x68>
 8007e00:	06da      	lsls	r2, r3, #27
 8007e02:	d407      	bmi.n	8007e14 <__swsetup_r+0x34>
 8007e04:	2209      	movs	r2, #9
 8007e06:	602a      	str	r2, [r5, #0]
 8007e08:	2240      	movs	r2, #64	@ 0x40
 8007e0a:	2001      	movs	r0, #1
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	81a3      	strh	r3, [r4, #12]
 8007e10:	4240      	negs	r0, r0
 8007e12:	e03a      	b.n	8007e8a <__swsetup_r+0xaa>
 8007e14:	075b      	lsls	r3, r3, #29
 8007e16:	d513      	bpl.n	8007e40 <__swsetup_r+0x60>
 8007e18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e1a:	2900      	cmp	r1, #0
 8007e1c:	d008      	beq.n	8007e30 <__swsetup_r+0x50>
 8007e1e:	0023      	movs	r3, r4
 8007e20:	3344      	adds	r3, #68	@ 0x44
 8007e22:	4299      	cmp	r1, r3
 8007e24:	d002      	beq.n	8007e2c <__swsetup_r+0x4c>
 8007e26:	0028      	movs	r0, r5
 8007e28:	f000 ff40 	bl	8008cac <_free_r>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e30:	2224      	movs	r2, #36	@ 0x24
 8007e32:	89a3      	ldrh	r3, [r4, #12]
 8007e34:	4393      	bics	r3, r2
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	2300      	movs	r3, #0
 8007e3a:	6063      	str	r3, [r4, #4]
 8007e3c:	6923      	ldr	r3, [r4, #16]
 8007e3e:	6023      	str	r3, [r4, #0]
 8007e40:	2308      	movs	r3, #8
 8007e42:	89a2      	ldrh	r2, [r4, #12]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	81a3      	strh	r3, [r4, #12]
 8007e48:	6923      	ldr	r3, [r4, #16]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10b      	bne.n	8007e66 <__swsetup_r+0x86>
 8007e4e:	21a0      	movs	r1, #160	@ 0xa0
 8007e50:	2280      	movs	r2, #128	@ 0x80
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	0089      	lsls	r1, r1, #2
 8007e56:	0092      	lsls	r2, r2, #2
 8007e58:	400b      	ands	r3, r1
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d003      	beq.n	8007e66 <__swsetup_r+0x86>
 8007e5e:	0021      	movs	r1, r4
 8007e60:	0028      	movs	r0, r5
 8007e62:	f001 fde5 	bl	8009a30 <__smakebuf_r>
 8007e66:	220c      	movs	r2, #12
 8007e68:	5ea3      	ldrsh	r3, [r4, r2]
 8007e6a:	2101      	movs	r1, #1
 8007e6c:	001a      	movs	r2, r3
 8007e6e:	400a      	ands	r2, r1
 8007e70:	420b      	tst	r3, r1
 8007e72:	d00b      	beq.n	8007e8c <__swsetup_r+0xac>
 8007e74:	2200      	movs	r2, #0
 8007e76:	60a2      	str	r2, [r4, #8]
 8007e78:	6962      	ldr	r2, [r4, #20]
 8007e7a:	4252      	negs	r2, r2
 8007e7c:	61a2      	str	r2, [r4, #24]
 8007e7e:	2000      	movs	r0, #0
 8007e80:	6922      	ldr	r2, [r4, #16]
 8007e82:	4282      	cmp	r2, r0
 8007e84:	d101      	bne.n	8007e8a <__swsetup_r+0xaa>
 8007e86:	061a      	lsls	r2, r3, #24
 8007e88:	d4be      	bmi.n	8007e08 <__swsetup_r+0x28>
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	0799      	lsls	r1, r3, #30
 8007e8e:	d400      	bmi.n	8007e92 <__swsetup_r+0xb2>
 8007e90:	6962      	ldr	r2, [r4, #20]
 8007e92:	60a2      	str	r2, [r4, #8]
 8007e94:	e7f3      	b.n	8007e7e <__swsetup_r+0x9e>
 8007e96:	46c0      	nop			@ (mov r8, r8)
 8007e98:	20000018 	.word	0x20000018

08007e9c <memset>:
 8007e9c:	0003      	movs	r3, r0
 8007e9e:	1882      	adds	r2, r0, r2
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d100      	bne.n	8007ea6 <memset+0xa>
 8007ea4:	4770      	bx	lr
 8007ea6:	7019      	strb	r1, [r3, #0]
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	e7f9      	b.n	8007ea0 <memset+0x4>

08007eac <_localeconv_r>:
 8007eac:	4800      	ldr	r0, [pc, #0]	@ (8007eb0 <_localeconv_r+0x4>)
 8007eae:	4770      	bx	lr
 8007eb0:	20000158 	.word	0x20000158

08007eb4 <_close_r>:
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	b570      	push	{r4, r5, r6, lr}
 8007eb8:	4d06      	ldr	r5, [pc, #24]	@ (8007ed4 <_close_r+0x20>)
 8007eba:	0004      	movs	r4, r0
 8007ebc:	0008      	movs	r0, r1
 8007ebe:	602b      	str	r3, [r5, #0]
 8007ec0:	f7fb f8f4 	bl	80030ac <_close>
 8007ec4:	1c43      	adds	r3, r0, #1
 8007ec6:	d103      	bne.n	8007ed0 <_close_r+0x1c>
 8007ec8:	682b      	ldr	r3, [r5, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d000      	beq.n	8007ed0 <_close_r+0x1c>
 8007ece:	6023      	str	r3, [r4, #0]
 8007ed0:	bd70      	pop	{r4, r5, r6, pc}
 8007ed2:	46c0      	nop			@ (mov r8, r8)
 8007ed4:	2000048c 	.word	0x2000048c

08007ed8 <_lseek_r>:
 8007ed8:	b570      	push	{r4, r5, r6, lr}
 8007eda:	0004      	movs	r4, r0
 8007edc:	0008      	movs	r0, r1
 8007ede:	0011      	movs	r1, r2
 8007ee0:	001a      	movs	r2, r3
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	4d05      	ldr	r5, [pc, #20]	@ (8007efc <_lseek_r+0x24>)
 8007ee6:	602b      	str	r3, [r5, #0]
 8007ee8:	f7fb f901 	bl	80030ee <_lseek>
 8007eec:	1c43      	adds	r3, r0, #1
 8007eee:	d103      	bne.n	8007ef8 <_lseek_r+0x20>
 8007ef0:	682b      	ldr	r3, [r5, #0]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d000      	beq.n	8007ef8 <_lseek_r+0x20>
 8007ef6:	6023      	str	r3, [r4, #0]
 8007ef8:	bd70      	pop	{r4, r5, r6, pc}
 8007efa:	46c0      	nop			@ (mov r8, r8)
 8007efc:	2000048c 	.word	0x2000048c

08007f00 <_read_r>:
 8007f00:	b570      	push	{r4, r5, r6, lr}
 8007f02:	0004      	movs	r4, r0
 8007f04:	0008      	movs	r0, r1
 8007f06:	0011      	movs	r1, r2
 8007f08:	001a      	movs	r2, r3
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	4d05      	ldr	r5, [pc, #20]	@ (8007f24 <_read_r+0x24>)
 8007f0e:	602b      	str	r3, [r5, #0]
 8007f10:	f7fb f8af 	bl	8003072 <_read>
 8007f14:	1c43      	adds	r3, r0, #1
 8007f16:	d103      	bne.n	8007f20 <_read_r+0x20>
 8007f18:	682b      	ldr	r3, [r5, #0]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d000      	beq.n	8007f20 <_read_r+0x20>
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	bd70      	pop	{r4, r5, r6, pc}
 8007f22:	46c0      	nop			@ (mov r8, r8)
 8007f24:	2000048c 	.word	0x2000048c

08007f28 <_write_r>:
 8007f28:	b570      	push	{r4, r5, r6, lr}
 8007f2a:	0004      	movs	r4, r0
 8007f2c:	0008      	movs	r0, r1
 8007f2e:	0011      	movs	r1, r2
 8007f30:	001a      	movs	r2, r3
 8007f32:	2300      	movs	r3, #0
 8007f34:	4d05      	ldr	r5, [pc, #20]	@ (8007f4c <_write_r+0x24>)
 8007f36:	602b      	str	r3, [r5, #0]
 8007f38:	f7fa fc04 	bl	8002744 <_write>
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	d103      	bne.n	8007f48 <_write_r+0x20>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d000      	beq.n	8007f48 <_write_r+0x20>
 8007f46:	6023      	str	r3, [r4, #0]
 8007f48:	bd70      	pop	{r4, r5, r6, pc}
 8007f4a:	46c0      	nop			@ (mov r8, r8)
 8007f4c:	2000048c 	.word	0x2000048c

08007f50 <__errno>:
 8007f50:	4b01      	ldr	r3, [pc, #4]	@ (8007f58 <__errno+0x8>)
 8007f52:	6818      	ldr	r0, [r3, #0]
 8007f54:	4770      	bx	lr
 8007f56:	46c0      	nop			@ (mov r8, r8)
 8007f58:	20000018 	.word	0x20000018

08007f5c <__libc_init_array>:
 8007f5c:	b570      	push	{r4, r5, r6, lr}
 8007f5e:	2600      	movs	r6, #0
 8007f60:	4c0c      	ldr	r4, [pc, #48]	@ (8007f94 <__libc_init_array+0x38>)
 8007f62:	4d0d      	ldr	r5, [pc, #52]	@ (8007f98 <__libc_init_array+0x3c>)
 8007f64:	1b64      	subs	r4, r4, r5
 8007f66:	10a4      	asrs	r4, r4, #2
 8007f68:	42a6      	cmp	r6, r4
 8007f6a:	d109      	bne.n	8007f80 <__libc_init_array+0x24>
 8007f6c:	2600      	movs	r6, #0
 8007f6e:	f001 feab 	bl	8009cc8 <_init>
 8007f72:	4c0a      	ldr	r4, [pc, #40]	@ (8007f9c <__libc_init_array+0x40>)
 8007f74:	4d0a      	ldr	r5, [pc, #40]	@ (8007fa0 <__libc_init_array+0x44>)
 8007f76:	1b64      	subs	r4, r4, r5
 8007f78:	10a4      	asrs	r4, r4, #2
 8007f7a:	42a6      	cmp	r6, r4
 8007f7c:	d105      	bne.n	8007f8a <__libc_init_array+0x2e>
 8007f7e:	bd70      	pop	{r4, r5, r6, pc}
 8007f80:	00b3      	lsls	r3, r6, #2
 8007f82:	58eb      	ldr	r3, [r5, r3]
 8007f84:	4798      	blx	r3
 8007f86:	3601      	adds	r6, #1
 8007f88:	e7ee      	b.n	8007f68 <__libc_init_array+0xc>
 8007f8a:	00b3      	lsls	r3, r6, #2
 8007f8c:	58eb      	ldr	r3, [r5, r3]
 8007f8e:	4798      	blx	r3
 8007f90:	3601      	adds	r6, #1
 8007f92:	e7f2      	b.n	8007f7a <__libc_init_array+0x1e>
 8007f94:	0800a19c 	.word	0x0800a19c
 8007f98:	0800a19c 	.word	0x0800a19c
 8007f9c:	0800a1a0 	.word	0x0800a1a0
 8007fa0:	0800a19c 	.word	0x0800a19c

08007fa4 <__retarget_lock_init_recursive>:
 8007fa4:	4770      	bx	lr

08007fa6 <__retarget_lock_acquire_recursive>:
 8007fa6:	4770      	bx	lr

08007fa8 <__retarget_lock_release_recursive>:
 8007fa8:	4770      	bx	lr

08007faa <memchr>:
 8007faa:	b2c9      	uxtb	r1, r1
 8007fac:	1882      	adds	r2, r0, r2
 8007fae:	4290      	cmp	r0, r2
 8007fb0:	d101      	bne.n	8007fb6 <memchr+0xc>
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	4770      	bx	lr
 8007fb6:	7803      	ldrb	r3, [r0, #0]
 8007fb8:	428b      	cmp	r3, r1
 8007fba:	d0fb      	beq.n	8007fb4 <memchr+0xa>
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	e7f6      	b.n	8007fae <memchr+0x4>

08007fc0 <quorem>:
 8007fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fc2:	6903      	ldr	r3, [r0, #16]
 8007fc4:	690c      	ldr	r4, [r1, #16]
 8007fc6:	b089      	sub	sp, #36	@ 0x24
 8007fc8:	9003      	str	r0, [sp, #12]
 8007fca:	9106      	str	r1, [sp, #24]
 8007fcc:	2000      	movs	r0, #0
 8007fce:	42a3      	cmp	r3, r4
 8007fd0:	db63      	blt.n	800809a <quorem+0xda>
 8007fd2:	000b      	movs	r3, r1
 8007fd4:	3c01      	subs	r4, #1
 8007fd6:	3314      	adds	r3, #20
 8007fd8:	00a5      	lsls	r5, r4, #2
 8007fda:	9304      	str	r3, [sp, #16]
 8007fdc:	195b      	adds	r3, r3, r5
 8007fde:	9305      	str	r3, [sp, #20]
 8007fe0:	9b03      	ldr	r3, [sp, #12]
 8007fe2:	3314      	adds	r3, #20
 8007fe4:	9301      	str	r3, [sp, #4]
 8007fe6:	195d      	adds	r5, r3, r5
 8007fe8:	9b05      	ldr	r3, [sp, #20]
 8007fea:	682f      	ldr	r7, [r5, #0]
 8007fec:	681e      	ldr	r6, [r3, #0]
 8007fee:	0038      	movs	r0, r7
 8007ff0:	3601      	adds	r6, #1
 8007ff2:	0031      	movs	r1, r6
 8007ff4:	f7f8 f8a4 	bl	8000140 <__udivsi3>
 8007ff8:	9002      	str	r0, [sp, #8]
 8007ffa:	42b7      	cmp	r7, r6
 8007ffc:	d327      	bcc.n	800804e <quorem+0x8e>
 8007ffe:	9b04      	ldr	r3, [sp, #16]
 8008000:	2700      	movs	r7, #0
 8008002:	469c      	mov	ip, r3
 8008004:	9e01      	ldr	r6, [sp, #4]
 8008006:	9707      	str	r7, [sp, #28]
 8008008:	4662      	mov	r2, ip
 800800a:	ca08      	ldmia	r2!, {r3}
 800800c:	6830      	ldr	r0, [r6, #0]
 800800e:	4694      	mov	ip, r2
 8008010:	9a02      	ldr	r2, [sp, #8]
 8008012:	b299      	uxth	r1, r3
 8008014:	4351      	muls	r1, r2
 8008016:	0c1b      	lsrs	r3, r3, #16
 8008018:	4353      	muls	r3, r2
 800801a:	19c9      	adds	r1, r1, r7
 800801c:	0c0a      	lsrs	r2, r1, #16
 800801e:	189b      	adds	r3, r3, r2
 8008020:	b289      	uxth	r1, r1
 8008022:	b282      	uxth	r2, r0
 8008024:	1a52      	subs	r2, r2, r1
 8008026:	9907      	ldr	r1, [sp, #28]
 8008028:	0c1f      	lsrs	r7, r3, #16
 800802a:	1852      	adds	r2, r2, r1
 800802c:	0c00      	lsrs	r0, r0, #16
 800802e:	b29b      	uxth	r3, r3
 8008030:	1411      	asrs	r1, r2, #16
 8008032:	1ac3      	subs	r3, r0, r3
 8008034:	185b      	adds	r3, r3, r1
 8008036:	1419      	asrs	r1, r3, #16
 8008038:	b292      	uxth	r2, r2
 800803a:	041b      	lsls	r3, r3, #16
 800803c:	431a      	orrs	r2, r3
 800803e:	9b05      	ldr	r3, [sp, #20]
 8008040:	9107      	str	r1, [sp, #28]
 8008042:	c604      	stmia	r6!, {r2}
 8008044:	4563      	cmp	r3, ip
 8008046:	d2df      	bcs.n	8008008 <quorem+0x48>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d02b      	beq.n	80080a6 <quorem+0xe6>
 800804e:	9906      	ldr	r1, [sp, #24]
 8008050:	9803      	ldr	r0, [sp, #12]
 8008052:	f001 f9b7 	bl	80093c4 <__mcmp>
 8008056:	2800      	cmp	r0, #0
 8008058:	db1e      	blt.n	8008098 <quorem+0xd8>
 800805a:	2600      	movs	r6, #0
 800805c:	9d01      	ldr	r5, [sp, #4]
 800805e:	9904      	ldr	r1, [sp, #16]
 8008060:	c901      	ldmia	r1!, {r0}
 8008062:	682b      	ldr	r3, [r5, #0]
 8008064:	b287      	uxth	r7, r0
 8008066:	b29a      	uxth	r2, r3
 8008068:	1bd2      	subs	r2, r2, r7
 800806a:	1992      	adds	r2, r2, r6
 800806c:	0c00      	lsrs	r0, r0, #16
 800806e:	0c1b      	lsrs	r3, r3, #16
 8008070:	1a1b      	subs	r3, r3, r0
 8008072:	1410      	asrs	r0, r2, #16
 8008074:	181b      	adds	r3, r3, r0
 8008076:	141e      	asrs	r6, r3, #16
 8008078:	b292      	uxth	r2, r2
 800807a:	041b      	lsls	r3, r3, #16
 800807c:	431a      	orrs	r2, r3
 800807e:	9b05      	ldr	r3, [sp, #20]
 8008080:	c504      	stmia	r5!, {r2}
 8008082:	428b      	cmp	r3, r1
 8008084:	d2ec      	bcs.n	8008060 <quorem+0xa0>
 8008086:	9a01      	ldr	r2, [sp, #4]
 8008088:	00a3      	lsls	r3, r4, #2
 800808a:	18d3      	adds	r3, r2, r3
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	2a00      	cmp	r2, #0
 8008090:	d014      	beq.n	80080bc <quorem+0xfc>
 8008092:	9b02      	ldr	r3, [sp, #8]
 8008094:	3301      	adds	r3, #1
 8008096:	9302      	str	r3, [sp, #8]
 8008098:	9802      	ldr	r0, [sp, #8]
 800809a:	b009      	add	sp, #36	@ 0x24
 800809c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800809e:	682b      	ldr	r3, [r5, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d104      	bne.n	80080ae <quorem+0xee>
 80080a4:	3c01      	subs	r4, #1
 80080a6:	9b01      	ldr	r3, [sp, #4]
 80080a8:	3d04      	subs	r5, #4
 80080aa:	42ab      	cmp	r3, r5
 80080ac:	d3f7      	bcc.n	800809e <quorem+0xde>
 80080ae:	9b03      	ldr	r3, [sp, #12]
 80080b0:	611c      	str	r4, [r3, #16]
 80080b2:	e7cc      	b.n	800804e <quorem+0x8e>
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	2a00      	cmp	r2, #0
 80080b8:	d104      	bne.n	80080c4 <quorem+0x104>
 80080ba:	3c01      	subs	r4, #1
 80080bc:	9a01      	ldr	r2, [sp, #4]
 80080be:	3b04      	subs	r3, #4
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d3f7      	bcc.n	80080b4 <quorem+0xf4>
 80080c4:	9b03      	ldr	r3, [sp, #12]
 80080c6:	611c      	str	r4, [r3, #16]
 80080c8:	e7e3      	b.n	8008092 <quorem+0xd2>
	...

080080cc <_dtoa_r>:
 80080cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080ce:	0014      	movs	r4, r2
 80080d0:	001d      	movs	r5, r3
 80080d2:	69c6      	ldr	r6, [r0, #28]
 80080d4:	b09d      	sub	sp, #116	@ 0x74
 80080d6:	940a      	str	r4, [sp, #40]	@ 0x28
 80080d8:	950b      	str	r5, [sp, #44]	@ 0x2c
 80080da:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80080dc:	9003      	str	r0, [sp, #12]
 80080de:	2e00      	cmp	r6, #0
 80080e0:	d10f      	bne.n	8008102 <_dtoa_r+0x36>
 80080e2:	2010      	movs	r0, #16
 80080e4:	f000 fe2c 	bl	8008d40 <malloc>
 80080e8:	9b03      	ldr	r3, [sp, #12]
 80080ea:	1e02      	subs	r2, r0, #0
 80080ec:	61d8      	str	r0, [r3, #28]
 80080ee:	d104      	bne.n	80080fa <_dtoa_r+0x2e>
 80080f0:	21ef      	movs	r1, #239	@ 0xef
 80080f2:	4bc7      	ldr	r3, [pc, #796]	@ (8008410 <_dtoa_r+0x344>)
 80080f4:	48c7      	ldr	r0, [pc, #796]	@ (8008414 <_dtoa_r+0x348>)
 80080f6:	f001 fd1d 	bl	8009b34 <__assert_func>
 80080fa:	6046      	str	r6, [r0, #4]
 80080fc:	6086      	str	r6, [r0, #8]
 80080fe:	6006      	str	r6, [r0, #0]
 8008100:	60c6      	str	r6, [r0, #12]
 8008102:	9b03      	ldr	r3, [sp, #12]
 8008104:	69db      	ldr	r3, [r3, #28]
 8008106:	6819      	ldr	r1, [r3, #0]
 8008108:	2900      	cmp	r1, #0
 800810a:	d00b      	beq.n	8008124 <_dtoa_r+0x58>
 800810c:	685a      	ldr	r2, [r3, #4]
 800810e:	2301      	movs	r3, #1
 8008110:	4093      	lsls	r3, r2
 8008112:	604a      	str	r2, [r1, #4]
 8008114:	608b      	str	r3, [r1, #8]
 8008116:	9803      	ldr	r0, [sp, #12]
 8008118:	f000 ff12 	bl	8008f40 <_Bfree>
 800811c:	2200      	movs	r2, #0
 800811e:	9b03      	ldr	r3, [sp, #12]
 8008120:	69db      	ldr	r3, [r3, #28]
 8008122:	601a      	str	r2, [r3, #0]
 8008124:	2d00      	cmp	r5, #0
 8008126:	da1e      	bge.n	8008166 <_dtoa_r+0x9a>
 8008128:	2301      	movs	r3, #1
 800812a:	603b      	str	r3, [r7, #0]
 800812c:	006b      	lsls	r3, r5, #1
 800812e:	085b      	lsrs	r3, r3, #1
 8008130:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008132:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008134:	4bb8      	ldr	r3, [pc, #736]	@ (8008418 <_dtoa_r+0x34c>)
 8008136:	4ab8      	ldr	r2, [pc, #736]	@ (8008418 <_dtoa_r+0x34c>)
 8008138:	403b      	ands	r3, r7
 800813a:	4293      	cmp	r3, r2
 800813c:	d116      	bne.n	800816c <_dtoa_r+0xa0>
 800813e:	4bb7      	ldr	r3, [pc, #732]	@ (800841c <_dtoa_r+0x350>)
 8008140:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008142:	6013      	str	r3, [r2, #0]
 8008144:	033b      	lsls	r3, r7, #12
 8008146:	0b1b      	lsrs	r3, r3, #12
 8008148:	4323      	orrs	r3, r4
 800814a:	d101      	bne.n	8008150 <_dtoa_r+0x84>
 800814c:	f000 fd80 	bl	8008c50 <_dtoa_r+0xb84>
 8008150:	4bb3      	ldr	r3, [pc, #716]	@ (8008420 <_dtoa_r+0x354>)
 8008152:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008154:	9308      	str	r3, [sp, #32]
 8008156:	2a00      	cmp	r2, #0
 8008158:	d002      	beq.n	8008160 <_dtoa_r+0x94>
 800815a:	4bb2      	ldr	r3, [pc, #712]	@ (8008424 <_dtoa_r+0x358>)
 800815c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800815e:	6013      	str	r3, [r2, #0]
 8008160:	9808      	ldr	r0, [sp, #32]
 8008162:	b01d      	add	sp, #116	@ 0x74
 8008164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008166:	2300      	movs	r3, #0
 8008168:	603b      	str	r3, [r7, #0]
 800816a:	e7e2      	b.n	8008132 <_dtoa_r+0x66>
 800816c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800816e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008170:	9212      	str	r2, [sp, #72]	@ 0x48
 8008172:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008174:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008176:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008178:	2200      	movs	r2, #0
 800817a:	2300      	movs	r3, #0
 800817c:	f7f8 f966 	bl	800044c <__aeabi_dcmpeq>
 8008180:	1e06      	subs	r6, r0, #0
 8008182:	d00b      	beq.n	800819c <_dtoa_r+0xd0>
 8008184:	2301      	movs	r3, #1
 8008186:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008188:	6013      	str	r3, [r2, #0]
 800818a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800818c:	2b00      	cmp	r3, #0
 800818e:	d002      	beq.n	8008196 <_dtoa_r+0xca>
 8008190:	4ba5      	ldr	r3, [pc, #660]	@ (8008428 <_dtoa_r+0x35c>)
 8008192:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008194:	6013      	str	r3, [r2, #0]
 8008196:	4ba5      	ldr	r3, [pc, #660]	@ (800842c <_dtoa_r+0x360>)
 8008198:	9308      	str	r3, [sp, #32]
 800819a:	e7e1      	b.n	8008160 <_dtoa_r+0x94>
 800819c:	ab1a      	add	r3, sp, #104	@ 0x68
 800819e:	9301      	str	r3, [sp, #4]
 80081a0:	ab1b      	add	r3, sp, #108	@ 0x6c
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	9803      	ldr	r0, [sp, #12]
 80081a6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80081a8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80081aa:	f001 f9c1 	bl	8009530 <__d2b>
 80081ae:	007a      	lsls	r2, r7, #1
 80081b0:	9005      	str	r0, [sp, #20]
 80081b2:	0d52      	lsrs	r2, r2, #21
 80081b4:	d100      	bne.n	80081b8 <_dtoa_r+0xec>
 80081b6:	e07b      	b.n	80082b0 <_dtoa_r+0x1e4>
 80081b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80081ba:	9618      	str	r6, [sp, #96]	@ 0x60
 80081bc:	0319      	lsls	r1, r3, #12
 80081be:	4b9c      	ldr	r3, [pc, #624]	@ (8008430 <_dtoa_r+0x364>)
 80081c0:	0b09      	lsrs	r1, r1, #12
 80081c2:	430b      	orrs	r3, r1
 80081c4:	499b      	ldr	r1, [pc, #620]	@ (8008434 <_dtoa_r+0x368>)
 80081c6:	1857      	adds	r7, r2, r1
 80081c8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80081ca:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80081cc:	0019      	movs	r1, r3
 80081ce:	2200      	movs	r2, #0
 80081d0:	4b99      	ldr	r3, [pc, #612]	@ (8008438 <_dtoa_r+0x36c>)
 80081d2:	f7f9 fd8b 	bl	8001cec <__aeabi_dsub>
 80081d6:	4a99      	ldr	r2, [pc, #612]	@ (800843c <_dtoa_r+0x370>)
 80081d8:	4b99      	ldr	r3, [pc, #612]	@ (8008440 <_dtoa_r+0x374>)
 80081da:	f7f9 faa1 	bl	8001720 <__aeabi_dmul>
 80081de:	4a99      	ldr	r2, [pc, #612]	@ (8008444 <_dtoa_r+0x378>)
 80081e0:	4b99      	ldr	r3, [pc, #612]	@ (8008448 <_dtoa_r+0x37c>)
 80081e2:	f7f8 fa9d 	bl	8000720 <__aeabi_dadd>
 80081e6:	0004      	movs	r4, r0
 80081e8:	0038      	movs	r0, r7
 80081ea:	000d      	movs	r5, r1
 80081ec:	f7fa f9e6 	bl	80025bc <__aeabi_i2d>
 80081f0:	4a96      	ldr	r2, [pc, #600]	@ (800844c <_dtoa_r+0x380>)
 80081f2:	4b97      	ldr	r3, [pc, #604]	@ (8008450 <_dtoa_r+0x384>)
 80081f4:	f7f9 fa94 	bl	8001720 <__aeabi_dmul>
 80081f8:	0002      	movs	r2, r0
 80081fa:	000b      	movs	r3, r1
 80081fc:	0020      	movs	r0, r4
 80081fe:	0029      	movs	r1, r5
 8008200:	f7f8 fa8e 	bl	8000720 <__aeabi_dadd>
 8008204:	0004      	movs	r4, r0
 8008206:	000d      	movs	r5, r1
 8008208:	f7fa f99c 	bl	8002544 <__aeabi_d2iz>
 800820c:	2200      	movs	r2, #0
 800820e:	9004      	str	r0, [sp, #16]
 8008210:	2300      	movs	r3, #0
 8008212:	0020      	movs	r0, r4
 8008214:	0029      	movs	r1, r5
 8008216:	f7f8 f91f 	bl	8000458 <__aeabi_dcmplt>
 800821a:	2800      	cmp	r0, #0
 800821c:	d00b      	beq.n	8008236 <_dtoa_r+0x16a>
 800821e:	9804      	ldr	r0, [sp, #16]
 8008220:	f7fa f9cc 	bl	80025bc <__aeabi_i2d>
 8008224:	002b      	movs	r3, r5
 8008226:	0022      	movs	r2, r4
 8008228:	f7f8 f910 	bl	800044c <__aeabi_dcmpeq>
 800822c:	4243      	negs	r3, r0
 800822e:	4158      	adcs	r0, r3
 8008230:	9b04      	ldr	r3, [sp, #16]
 8008232:	1a1b      	subs	r3, r3, r0
 8008234:	9304      	str	r3, [sp, #16]
 8008236:	2301      	movs	r3, #1
 8008238:	9315      	str	r3, [sp, #84]	@ 0x54
 800823a:	9b04      	ldr	r3, [sp, #16]
 800823c:	2b16      	cmp	r3, #22
 800823e:	d810      	bhi.n	8008262 <_dtoa_r+0x196>
 8008240:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008242:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008244:	9a04      	ldr	r2, [sp, #16]
 8008246:	4b83      	ldr	r3, [pc, #524]	@ (8008454 <_dtoa_r+0x388>)
 8008248:	00d2      	lsls	r2, r2, #3
 800824a:	189b      	adds	r3, r3, r2
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	f7f8 f902 	bl	8000458 <__aeabi_dcmplt>
 8008254:	2800      	cmp	r0, #0
 8008256:	d047      	beq.n	80082e8 <_dtoa_r+0x21c>
 8008258:	9b04      	ldr	r3, [sp, #16]
 800825a:	3b01      	subs	r3, #1
 800825c:	9304      	str	r3, [sp, #16]
 800825e:	2300      	movs	r3, #0
 8008260:	9315      	str	r3, [sp, #84]	@ 0x54
 8008262:	2200      	movs	r2, #0
 8008264:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008266:	9206      	str	r2, [sp, #24]
 8008268:	1bdb      	subs	r3, r3, r7
 800826a:	1e5a      	subs	r2, r3, #1
 800826c:	d53e      	bpl.n	80082ec <_dtoa_r+0x220>
 800826e:	2201      	movs	r2, #1
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	9306      	str	r3, [sp, #24]
 8008274:	2300      	movs	r3, #0
 8008276:	930d      	str	r3, [sp, #52]	@ 0x34
 8008278:	9b04      	ldr	r3, [sp, #16]
 800827a:	2b00      	cmp	r3, #0
 800827c:	db38      	blt.n	80082f0 <_dtoa_r+0x224>
 800827e:	9a04      	ldr	r2, [sp, #16]
 8008280:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008282:	4694      	mov	ip, r2
 8008284:	4463      	add	r3, ip
 8008286:	930d      	str	r3, [sp, #52]	@ 0x34
 8008288:	2300      	movs	r3, #0
 800828a:	9214      	str	r2, [sp, #80]	@ 0x50
 800828c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800828e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008290:	2401      	movs	r4, #1
 8008292:	2b09      	cmp	r3, #9
 8008294:	d862      	bhi.n	800835c <_dtoa_r+0x290>
 8008296:	2b05      	cmp	r3, #5
 8008298:	dd02      	ble.n	80082a0 <_dtoa_r+0x1d4>
 800829a:	2400      	movs	r4, #0
 800829c:	3b04      	subs	r3, #4
 800829e:	9322      	str	r3, [sp, #136]	@ 0x88
 80082a0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80082a2:	1e98      	subs	r0, r3, #2
 80082a4:	2803      	cmp	r0, #3
 80082a6:	d863      	bhi.n	8008370 <_dtoa_r+0x2a4>
 80082a8:	f7f7 ff36 	bl	8000118 <__gnu_thumb1_case_uqi>
 80082ac:	2b385654 	.word	0x2b385654
 80082b0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80082b2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80082b4:	18f6      	adds	r6, r6, r3
 80082b6:	4b68      	ldr	r3, [pc, #416]	@ (8008458 <_dtoa_r+0x38c>)
 80082b8:	18f2      	adds	r2, r6, r3
 80082ba:	2a20      	cmp	r2, #32
 80082bc:	dd0f      	ble.n	80082de <_dtoa_r+0x212>
 80082be:	2340      	movs	r3, #64	@ 0x40
 80082c0:	1a9b      	subs	r3, r3, r2
 80082c2:	409f      	lsls	r7, r3
 80082c4:	4b65      	ldr	r3, [pc, #404]	@ (800845c <_dtoa_r+0x390>)
 80082c6:	0038      	movs	r0, r7
 80082c8:	18f3      	adds	r3, r6, r3
 80082ca:	40dc      	lsrs	r4, r3
 80082cc:	4320      	orrs	r0, r4
 80082ce:	f7fa f9a3 	bl	8002618 <__aeabi_ui2d>
 80082d2:	2201      	movs	r2, #1
 80082d4:	4b62      	ldr	r3, [pc, #392]	@ (8008460 <_dtoa_r+0x394>)
 80082d6:	1e77      	subs	r7, r6, #1
 80082d8:	18cb      	adds	r3, r1, r3
 80082da:	9218      	str	r2, [sp, #96]	@ 0x60
 80082dc:	e776      	b.n	80081cc <_dtoa_r+0x100>
 80082de:	2320      	movs	r3, #32
 80082e0:	0020      	movs	r0, r4
 80082e2:	1a9b      	subs	r3, r3, r2
 80082e4:	4098      	lsls	r0, r3
 80082e6:	e7f2      	b.n	80082ce <_dtoa_r+0x202>
 80082e8:	9015      	str	r0, [sp, #84]	@ 0x54
 80082ea:	e7ba      	b.n	8008262 <_dtoa_r+0x196>
 80082ec:	920d      	str	r2, [sp, #52]	@ 0x34
 80082ee:	e7c3      	b.n	8008278 <_dtoa_r+0x1ac>
 80082f0:	9b06      	ldr	r3, [sp, #24]
 80082f2:	9a04      	ldr	r2, [sp, #16]
 80082f4:	1a9b      	subs	r3, r3, r2
 80082f6:	9306      	str	r3, [sp, #24]
 80082f8:	4253      	negs	r3, r2
 80082fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80082fc:	2300      	movs	r3, #0
 80082fe:	9314      	str	r3, [sp, #80]	@ 0x50
 8008300:	e7c5      	b.n	800828e <_dtoa_r+0x1c2>
 8008302:	2301      	movs	r3, #1
 8008304:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008306:	9310      	str	r3, [sp, #64]	@ 0x40
 8008308:	4694      	mov	ip, r2
 800830a:	9b04      	ldr	r3, [sp, #16]
 800830c:	4463      	add	r3, ip
 800830e:	930e      	str	r3, [sp, #56]	@ 0x38
 8008310:	3301      	adds	r3, #1
 8008312:	9309      	str	r3, [sp, #36]	@ 0x24
 8008314:	2b00      	cmp	r3, #0
 8008316:	dc08      	bgt.n	800832a <_dtoa_r+0x25e>
 8008318:	2301      	movs	r3, #1
 800831a:	e006      	b.n	800832a <_dtoa_r+0x25e>
 800831c:	2301      	movs	r3, #1
 800831e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008320:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008322:	2b00      	cmp	r3, #0
 8008324:	dd28      	ble.n	8008378 <_dtoa_r+0x2ac>
 8008326:	930e      	str	r3, [sp, #56]	@ 0x38
 8008328:	9309      	str	r3, [sp, #36]	@ 0x24
 800832a:	9a03      	ldr	r2, [sp, #12]
 800832c:	2100      	movs	r1, #0
 800832e:	69d0      	ldr	r0, [r2, #28]
 8008330:	2204      	movs	r2, #4
 8008332:	0015      	movs	r5, r2
 8008334:	3514      	adds	r5, #20
 8008336:	429d      	cmp	r5, r3
 8008338:	d923      	bls.n	8008382 <_dtoa_r+0x2b6>
 800833a:	6041      	str	r1, [r0, #4]
 800833c:	9803      	ldr	r0, [sp, #12]
 800833e:	f000 fdbb 	bl	8008eb8 <_Balloc>
 8008342:	9008      	str	r0, [sp, #32]
 8008344:	2800      	cmp	r0, #0
 8008346:	d11f      	bne.n	8008388 <_dtoa_r+0x2bc>
 8008348:	21b0      	movs	r1, #176	@ 0xb0
 800834a:	4b46      	ldr	r3, [pc, #280]	@ (8008464 <_dtoa_r+0x398>)
 800834c:	4831      	ldr	r0, [pc, #196]	@ (8008414 <_dtoa_r+0x348>)
 800834e:	9a08      	ldr	r2, [sp, #32]
 8008350:	31ff      	adds	r1, #255	@ 0xff
 8008352:	e6d0      	b.n	80080f6 <_dtoa_r+0x2a>
 8008354:	2300      	movs	r3, #0
 8008356:	e7e2      	b.n	800831e <_dtoa_r+0x252>
 8008358:	2300      	movs	r3, #0
 800835a:	e7d3      	b.n	8008304 <_dtoa_r+0x238>
 800835c:	2300      	movs	r3, #0
 800835e:	9410      	str	r4, [sp, #64]	@ 0x40
 8008360:	9322      	str	r3, [sp, #136]	@ 0x88
 8008362:	3b01      	subs	r3, #1
 8008364:	2200      	movs	r2, #0
 8008366:	930e      	str	r3, [sp, #56]	@ 0x38
 8008368:	9309      	str	r3, [sp, #36]	@ 0x24
 800836a:	3313      	adds	r3, #19
 800836c:	9223      	str	r2, [sp, #140]	@ 0x8c
 800836e:	e7dc      	b.n	800832a <_dtoa_r+0x25e>
 8008370:	2301      	movs	r3, #1
 8008372:	9310      	str	r3, [sp, #64]	@ 0x40
 8008374:	3b02      	subs	r3, #2
 8008376:	e7f5      	b.n	8008364 <_dtoa_r+0x298>
 8008378:	2301      	movs	r3, #1
 800837a:	001a      	movs	r2, r3
 800837c:	930e      	str	r3, [sp, #56]	@ 0x38
 800837e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008380:	e7f4      	b.n	800836c <_dtoa_r+0x2a0>
 8008382:	3101      	adds	r1, #1
 8008384:	0052      	lsls	r2, r2, #1
 8008386:	e7d4      	b.n	8008332 <_dtoa_r+0x266>
 8008388:	9b03      	ldr	r3, [sp, #12]
 800838a:	9a08      	ldr	r2, [sp, #32]
 800838c:	69db      	ldr	r3, [r3, #28]
 800838e:	601a      	str	r2, [r3, #0]
 8008390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008392:	2b0e      	cmp	r3, #14
 8008394:	d900      	bls.n	8008398 <_dtoa_r+0x2cc>
 8008396:	e0d6      	b.n	8008546 <_dtoa_r+0x47a>
 8008398:	2c00      	cmp	r4, #0
 800839a:	d100      	bne.n	800839e <_dtoa_r+0x2d2>
 800839c:	e0d3      	b.n	8008546 <_dtoa_r+0x47a>
 800839e:	9b04      	ldr	r3, [sp, #16]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	dd63      	ble.n	800846c <_dtoa_r+0x3a0>
 80083a4:	210f      	movs	r1, #15
 80083a6:	9a04      	ldr	r2, [sp, #16]
 80083a8:	4b2a      	ldr	r3, [pc, #168]	@ (8008454 <_dtoa_r+0x388>)
 80083aa:	400a      	ands	r2, r1
 80083ac:	00d2      	lsls	r2, r2, #3
 80083ae:	189b      	adds	r3, r3, r2
 80083b0:	681e      	ldr	r6, [r3, #0]
 80083b2:	685f      	ldr	r7, [r3, #4]
 80083b4:	9b04      	ldr	r3, [sp, #16]
 80083b6:	2402      	movs	r4, #2
 80083b8:	111d      	asrs	r5, r3, #4
 80083ba:	05db      	lsls	r3, r3, #23
 80083bc:	d50a      	bpl.n	80083d4 <_dtoa_r+0x308>
 80083be:	4b2a      	ldr	r3, [pc, #168]	@ (8008468 <_dtoa_r+0x39c>)
 80083c0:	400d      	ands	r5, r1
 80083c2:	6a1a      	ldr	r2, [r3, #32]
 80083c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80083c8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80083ca:	f7f8 fd6f 	bl	8000eac <__aeabi_ddiv>
 80083ce:	900a      	str	r0, [sp, #40]	@ 0x28
 80083d0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80083d2:	3401      	adds	r4, #1
 80083d4:	4b24      	ldr	r3, [pc, #144]	@ (8008468 <_dtoa_r+0x39c>)
 80083d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80083d8:	2d00      	cmp	r5, #0
 80083da:	d108      	bne.n	80083ee <_dtoa_r+0x322>
 80083dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80083de:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083e0:	0032      	movs	r2, r6
 80083e2:	003b      	movs	r3, r7
 80083e4:	f7f8 fd62 	bl	8000eac <__aeabi_ddiv>
 80083e8:	900a      	str	r0, [sp, #40]	@ 0x28
 80083ea:	910b      	str	r1, [sp, #44]	@ 0x2c
 80083ec:	e059      	b.n	80084a2 <_dtoa_r+0x3d6>
 80083ee:	2301      	movs	r3, #1
 80083f0:	421d      	tst	r5, r3
 80083f2:	d009      	beq.n	8008408 <_dtoa_r+0x33c>
 80083f4:	18e4      	adds	r4, r4, r3
 80083f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083f8:	0030      	movs	r0, r6
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	0039      	movs	r1, r7
 8008400:	f7f9 f98e 	bl	8001720 <__aeabi_dmul>
 8008404:	0006      	movs	r6, r0
 8008406:	000f      	movs	r7, r1
 8008408:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800840a:	106d      	asrs	r5, r5, #1
 800840c:	3308      	adds	r3, #8
 800840e:	e7e2      	b.n	80083d6 <_dtoa_r+0x30a>
 8008410:	08009e61 	.word	0x08009e61
 8008414:	08009e78 	.word	0x08009e78
 8008418:	7ff00000 	.word	0x7ff00000
 800841c:	0000270f 	.word	0x0000270f
 8008420:	08009e5d 	.word	0x08009e5d
 8008424:	08009e60 	.word	0x08009e60
 8008428:	08009e31 	.word	0x08009e31
 800842c:	08009e30 	.word	0x08009e30
 8008430:	3ff00000 	.word	0x3ff00000
 8008434:	fffffc01 	.word	0xfffffc01
 8008438:	3ff80000 	.word	0x3ff80000
 800843c:	636f4361 	.word	0x636f4361
 8008440:	3fd287a7 	.word	0x3fd287a7
 8008444:	8b60c8b3 	.word	0x8b60c8b3
 8008448:	3fc68a28 	.word	0x3fc68a28
 800844c:	509f79fb 	.word	0x509f79fb
 8008450:	3fd34413 	.word	0x3fd34413
 8008454:	08009fc8 	.word	0x08009fc8
 8008458:	00000432 	.word	0x00000432
 800845c:	00000412 	.word	0x00000412
 8008460:	fe100000 	.word	0xfe100000
 8008464:	08009ed0 	.word	0x08009ed0
 8008468:	08009fa0 	.word	0x08009fa0
 800846c:	9b04      	ldr	r3, [sp, #16]
 800846e:	2402      	movs	r4, #2
 8008470:	2b00      	cmp	r3, #0
 8008472:	d016      	beq.n	80084a2 <_dtoa_r+0x3d6>
 8008474:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008476:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008478:	220f      	movs	r2, #15
 800847a:	425d      	negs	r5, r3
 800847c:	402a      	ands	r2, r5
 800847e:	4bd5      	ldr	r3, [pc, #852]	@ (80087d4 <_dtoa_r+0x708>)
 8008480:	00d2      	lsls	r2, r2, #3
 8008482:	189b      	adds	r3, r3, r2
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	f7f9 f94a 	bl	8001720 <__aeabi_dmul>
 800848c:	2701      	movs	r7, #1
 800848e:	2300      	movs	r3, #0
 8008490:	900a      	str	r0, [sp, #40]	@ 0x28
 8008492:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008494:	4ed0      	ldr	r6, [pc, #832]	@ (80087d8 <_dtoa_r+0x70c>)
 8008496:	112d      	asrs	r5, r5, #4
 8008498:	2d00      	cmp	r5, #0
 800849a:	d000      	beq.n	800849e <_dtoa_r+0x3d2>
 800849c:	e095      	b.n	80085ca <_dtoa_r+0x4fe>
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1a2      	bne.n	80083e8 <_dtoa_r+0x31c>
 80084a2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80084a4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80084a6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d100      	bne.n	80084ae <_dtoa_r+0x3e2>
 80084ac:	e098      	b.n	80085e0 <_dtoa_r+0x514>
 80084ae:	2200      	movs	r2, #0
 80084b0:	0030      	movs	r0, r6
 80084b2:	0039      	movs	r1, r7
 80084b4:	4bc9      	ldr	r3, [pc, #804]	@ (80087dc <_dtoa_r+0x710>)
 80084b6:	f7f7 ffcf 	bl	8000458 <__aeabi_dcmplt>
 80084ba:	2800      	cmp	r0, #0
 80084bc:	d100      	bne.n	80084c0 <_dtoa_r+0x3f4>
 80084be:	e08f      	b.n	80085e0 <_dtoa_r+0x514>
 80084c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d100      	bne.n	80084c8 <_dtoa_r+0x3fc>
 80084c6:	e08b      	b.n	80085e0 <_dtoa_r+0x514>
 80084c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	dd37      	ble.n	800853e <_dtoa_r+0x472>
 80084ce:	9b04      	ldr	r3, [sp, #16]
 80084d0:	2200      	movs	r2, #0
 80084d2:	3b01      	subs	r3, #1
 80084d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80084d6:	0030      	movs	r0, r6
 80084d8:	4bc1      	ldr	r3, [pc, #772]	@ (80087e0 <_dtoa_r+0x714>)
 80084da:	0039      	movs	r1, r7
 80084dc:	f7f9 f920 	bl	8001720 <__aeabi_dmul>
 80084e0:	900a      	str	r0, [sp, #40]	@ 0x28
 80084e2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80084e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084e6:	3401      	adds	r4, #1
 80084e8:	0020      	movs	r0, r4
 80084ea:	9311      	str	r3, [sp, #68]	@ 0x44
 80084ec:	f7fa f866 	bl	80025bc <__aeabi_i2d>
 80084f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80084f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084f4:	f7f9 f914 	bl	8001720 <__aeabi_dmul>
 80084f8:	4bba      	ldr	r3, [pc, #744]	@ (80087e4 <_dtoa_r+0x718>)
 80084fa:	2200      	movs	r2, #0
 80084fc:	f7f8 f910 	bl	8000720 <__aeabi_dadd>
 8008500:	4bb9      	ldr	r3, [pc, #740]	@ (80087e8 <_dtoa_r+0x71c>)
 8008502:	0006      	movs	r6, r0
 8008504:	18cf      	adds	r7, r1, r3
 8008506:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008508:	2b00      	cmp	r3, #0
 800850a:	d16d      	bne.n	80085e8 <_dtoa_r+0x51c>
 800850c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800850e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008510:	2200      	movs	r2, #0
 8008512:	4bb6      	ldr	r3, [pc, #728]	@ (80087ec <_dtoa_r+0x720>)
 8008514:	f7f9 fbea 	bl	8001cec <__aeabi_dsub>
 8008518:	0032      	movs	r2, r6
 800851a:	003b      	movs	r3, r7
 800851c:	0004      	movs	r4, r0
 800851e:	000d      	movs	r5, r1
 8008520:	f7f7 ffae 	bl	8000480 <__aeabi_dcmpgt>
 8008524:	2800      	cmp	r0, #0
 8008526:	d000      	beq.n	800852a <_dtoa_r+0x45e>
 8008528:	e2b6      	b.n	8008a98 <_dtoa_r+0x9cc>
 800852a:	2180      	movs	r1, #128	@ 0x80
 800852c:	0609      	lsls	r1, r1, #24
 800852e:	187b      	adds	r3, r7, r1
 8008530:	0032      	movs	r2, r6
 8008532:	0020      	movs	r0, r4
 8008534:	0029      	movs	r1, r5
 8008536:	f7f7 ff8f 	bl	8000458 <__aeabi_dcmplt>
 800853a:	2800      	cmp	r0, #0
 800853c:	d128      	bne.n	8008590 <_dtoa_r+0x4c4>
 800853e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008540:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008542:	930a      	str	r3, [sp, #40]	@ 0x28
 8008544:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008546:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008548:	2b00      	cmp	r3, #0
 800854a:	da00      	bge.n	800854e <_dtoa_r+0x482>
 800854c:	e174      	b.n	8008838 <_dtoa_r+0x76c>
 800854e:	9a04      	ldr	r2, [sp, #16]
 8008550:	2a0e      	cmp	r2, #14
 8008552:	dd00      	ble.n	8008556 <_dtoa_r+0x48a>
 8008554:	e170      	b.n	8008838 <_dtoa_r+0x76c>
 8008556:	4b9f      	ldr	r3, [pc, #636]	@ (80087d4 <_dtoa_r+0x708>)
 8008558:	00d2      	lsls	r2, r2, #3
 800855a:	189b      	adds	r3, r3, r2
 800855c:	685c      	ldr	r4, [r3, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	9306      	str	r3, [sp, #24]
 8008562:	9407      	str	r4, [sp, #28]
 8008564:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008566:	2b00      	cmp	r3, #0
 8008568:	db00      	blt.n	800856c <_dtoa_r+0x4a0>
 800856a:	e0e7      	b.n	800873c <_dtoa_r+0x670>
 800856c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800856e:	2b00      	cmp	r3, #0
 8008570:	dd00      	ble.n	8008574 <_dtoa_r+0x4a8>
 8008572:	e0e3      	b.n	800873c <_dtoa_r+0x670>
 8008574:	d10c      	bne.n	8008590 <_dtoa_r+0x4c4>
 8008576:	9806      	ldr	r0, [sp, #24]
 8008578:	9907      	ldr	r1, [sp, #28]
 800857a:	2200      	movs	r2, #0
 800857c:	4b9b      	ldr	r3, [pc, #620]	@ (80087ec <_dtoa_r+0x720>)
 800857e:	f7f9 f8cf 	bl	8001720 <__aeabi_dmul>
 8008582:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008584:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008586:	f7f7 ff85 	bl	8000494 <__aeabi_dcmpge>
 800858a:	2800      	cmp	r0, #0
 800858c:	d100      	bne.n	8008590 <_dtoa_r+0x4c4>
 800858e:	e286      	b.n	8008a9e <_dtoa_r+0x9d2>
 8008590:	2600      	movs	r6, #0
 8008592:	0037      	movs	r7, r6
 8008594:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008596:	9c08      	ldr	r4, [sp, #32]
 8008598:	43db      	mvns	r3, r3
 800859a:	930c      	str	r3, [sp, #48]	@ 0x30
 800859c:	9704      	str	r7, [sp, #16]
 800859e:	2700      	movs	r7, #0
 80085a0:	0031      	movs	r1, r6
 80085a2:	9803      	ldr	r0, [sp, #12]
 80085a4:	f000 fccc 	bl	8008f40 <_Bfree>
 80085a8:	9b04      	ldr	r3, [sp, #16]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d100      	bne.n	80085b0 <_dtoa_r+0x4e4>
 80085ae:	e0bb      	b.n	8008728 <_dtoa_r+0x65c>
 80085b0:	2f00      	cmp	r7, #0
 80085b2:	d005      	beq.n	80085c0 <_dtoa_r+0x4f4>
 80085b4:	429f      	cmp	r7, r3
 80085b6:	d003      	beq.n	80085c0 <_dtoa_r+0x4f4>
 80085b8:	0039      	movs	r1, r7
 80085ba:	9803      	ldr	r0, [sp, #12]
 80085bc:	f000 fcc0 	bl	8008f40 <_Bfree>
 80085c0:	9904      	ldr	r1, [sp, #16]
 80085c2:	9803      	ldr	r0, [sp, #12]
 80085c4:	f000 fcbc 	bl	8008f40 <_Bfree>
 80085c8:	e0ae      	b.n	8008728 <_dtoa_r+0x65c>
 80085ca:	423d      	tst	r5, r7
 80085cc:	d005      	beq.n	80085da <_dtoa_r+0x50e>
 80085ce:	6832      	ldr	r2, [r6, #0]
 80085d0:	6873      	ldr	r3, [r6, #4]
 80085d2:	f7f9 f8a5 	bl	8001720 <__aeabi_dmul>
 80085d6:	003b      	movs	r3, r7
 80085d8:	3401      	adds	r4, #1
 80085da:	106d      	asrs	r5, r5, #1
 80085dc:	3608      	adds	r6, #8
 80085de:	e75b      	b.n	8008498 <_dtoa_r+0x3cc>
 80085e0:	9b04      	ldr	r3, [sp, #16]
 80085e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80085e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e6:	e77f      	b.n	80084e8 <_dtoa_r+0x41c>
 80085e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80085ea:	4b7a      	ldr	r3, [pc, #488]	@ (80087d4 <_dtoa_r+0x708>)
 80085ec:	3a01      	subs	r2, #1
 80085ee:	00d2      	lsls	r2, r2, #3
 80085f0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80085f2:	189b      	adds	r3, r3, r2
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	2900      	cmp	r1, #0
 80085fa:	d04c      	beq.n	8008696 <_dtoa_r+0x5ca>
 80085fc:	2000      	movs	r0, #0
 80085fe:	497c      	ldr	r1, [pc, #496]	@ (80087f0 <_dtoa_r+0x724>)
 8008600:	f7f8 fc54 	bl	8000eac <__aeabi_ddiv>
 8008604:	0032      	movs	r2, r6
 8008606:	003b      	movs	r3, r7
 8008608:	f7f9 fb70 	bl	8001cec <__aeabi_dsub>
 800860c:	9a08      	ldr	r2, [sp, #32]
 800860e:	0006      	movs	r6, r0
 8008610:	4694      	mov	ip, r2
 8008612:	000f      	movs	r7, r1
 8008614:	9b08      	ldr	r3, [sp, #32]
 8008616:	9316      	str	r3, [sp, #88]	@ 0x58
 8008618:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800861a:	4463      	add	r3, ip
 800861c:	9311      	str	r3, [sp, #68]	@ 0x44
 800861e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008620:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008622:	f7f9 ff8f 	bl	8002544 <__aeabi_d2iz>
 8008626:	0005      	movs	r5, r0
 8008628:	f7f9 ffc8 	bl	80025bc <__aeabi_i2d>
 800862c:	0002      	movs	r2, r0
 800862e:	000b      	movs	r3, r1
 8008630:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008632:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008634:	f7f9 fb5a 	bl	8001cec <__aeabi_dsub>
 8008638:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800863a:	3530      	adds	r5, #48	@ 0x30
 800863c:	1c5c      	adds	r4, r3, #1
 800863e:	701d      	strb	r5, [r3, #0]
 8008640:	0032      	movs	r2, r6
 8008642:	003b      	movs	r3, r7
 8008644:	900a      	str	r0, [sp, #40]	@ 0x28
 8008646:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008648:	f7f7 ff06 	bl	8000458 <__aeabi_dcmplt>
 800864c:	2800      	cmp	r0, #0
 800864e:	d16b      	bne.n	8008728 <_dtoa_r+0x65c>
 8008650:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008652:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008654:	2000      	movs	r0, #0
 8008656:	4961      	ldr	r1, [pc, #388]	@ (80087dc <_dtoa_r+0x710>)
 8008658:	f7f9 fb48 	bl	8001cec <__aeabi_dsub>
 800865c:	0032      	movs	r2, r6
 800865e:	003b      	movs	r3, r7
 8008660:	f7f7 fefa 	bl	8000458 <__aeabi_dcmplt>
 8008664:	2800      	cmp	r0, #0
 8008666:	d000      	beq.n	800866a <_dtoa_r+0x59e>
 8008668:	e0c6      	b.n	80087f8 <_dtoa_r+0x72c>
 800866a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800866c:	42a3      	cmp	r3, r4
 800866e:	d100      	bne.n	8008672 <_dtoa_r+0x5a6>
 8008670:	e765      	b.n	800853e <_dtoa_r+0x472>
 8008672:	2200      	movs	r2, #0
 8008674:	0030      	movs	r0, r6
 8008676:	0039      	movs	r1, r7
 8008678:	4b59      	ldr	r3, [pc, #356]	@ (80087e0 <_dtoa_r+0x714>)
 800867a:	f7f9 f851 	bl	8001720 <__aeabi_dmul>
 800867e:	2200      	movs	r2, #0
 8008680:	0006      	movs	r6, r0
 8008682:	000f      	movs	r7, r1
 8008684:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008686:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008688:	4b55      	ldr	r3, [pc, #340]	@ (80087e0 <_dtoa_r+0x714>)
 800868a:	f7f9 f849 	bl	8001720 <__aeabi_dmul>
 800868e:	9416      	str	r4, [sp, #88]	@ 0x58
 8008690:	900a      	str	r0, [sp, #40]	@ 0x28
 8008692:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008694:	e7c3      	b.n	800861e <_dtoa_r+0x552>
 8008696:	0030      	movs	r0, r6
 8008698:	0039      	movs	r1, r7
 800869a:	f7f9 f841 	bl	8001720 <__aeabi_dmul>
 800869e:	9d08      	ldr	r5, [sp, #32]
 80086a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80086a2:	002b      	movs	r3, r5
 80086a4:	4694      	mov	ip, r2
 80086a6:	9016      	str	r0, [sp, #88]	@ 0x58
 80086a8:	9117      	str	r1, [sp, #92]	@ 0x5c
 80086aa:	4463      	add	r3, ip
 80086ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80086ae:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80086b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086b2:	f7f9 ff47 	bl	8002544 <__aeabi_d2iz>
 80086b6:	0004      	movs	r4, r0
 80086b8:	f7f9 ff80 	bl	80025bc <__aeabi_i2d>
 80086bc:	000b      	movs	r3, r1
 80086be:	0002      	movs	r2, r0
 80086c0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80086c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086c4:	f7f9 fb12 	bl	8001cec <__aeabi_dsub>
 80086c8:	3430      	adds	r4, #48	@ 0x30
 80086ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086cc:	702c      	strb	r4, [r5, #0]
 80086ce:	3501      	adds	r5, #1
 80086d0:	0006      	movs	r6, r0
 80086d2:	000f      	movs	r7, r1
 80086d4:	42ab      	cmp	r3, r5
 80086d6:	d12a      	bne.n	800872e <_dtoa_r+0x662>
 80086d8:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80086da:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80086dc:	9b08      	ldr	r3, [sp, #32]
 80086de:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80086e0:	469c      	mov	ip, r3
 80086e2:	2200      	movs	r2, #0
 80086e4:	4b42      	ldr	r3, [pc, #264]	@ (80087f0 <_dtoa_r+0x724>)
 80086e6:	4464      	add	r4, ip
 80086e8:	f7f8 f81a 	bl	8000720 <__aeabi_dadd>
 80086ec:	0002      	movs	r2, r0
 80086ee:	000b      	movs	r3, r1
 80086f0:	0030      	movs	r0, r6
 80086f2:	0039      	movs	r1, r7
 80086f4:	f7f7 fec4 	bl	8000480 <__aeabi_dcmpgt>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d000      	beq.n	80086fe <_dtoa_r+0x632>
 80086fc:	e07c      	b.n	80087f8 <_dtoa_r+0x72c>
 80086fe:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008700:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008702:	2000      	movs	r0, #0
 8008704:	493a      	ldr	r1, [pc, #232]	@ (80087f0 <_dtoa_r+0x724>)
 8008706:	f7f9 faf1 	bl	8001cec <__aeabi_dsub>
 800870a:	0002      	movs	r2, r0
 800870c:	000b      	movs	r3, r1
 800870e:	0030      	movs	r0, r6
 8008710:	0039      	movs	r1, r7
 8008712:	f7f7 fea1 	bl	8000458 <__aeabi_dcmplt>
 8008716:	2800      	cmp	r0, #0
 8008718:	d100      	bne.n	800871c <_dtoa_r+0x650>
 800871a:	e710      	b.n	800853e <_dtoa_r+0x472>
 800871c:	0023      	movs	r3, r4
 800871e:	3c01      	subs	r4, #1
 8008720:	7822      	ldrb	r2, [r4, #0]
 8008722:	2a30      	cmp	r2, #48	@ 0x30
 8008724:	d0fa      	beq.n	800871c <_dtoa_r+0x650>
 8008726:	001c      	movs	r4, r3
 8008728:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800872a:	9304      	str	r3, [sp, #16]
 800872c:	e042      	b.n	80087b4 <_dtoa_r+0x6e8>
 800872e:	2200      	movs	r2, #0
 8008730:	4b2b      	ldr	r3, [pc, #172]	@ (80087e0 <_dtoa_r+0x714>)
 8008732:	f7f8 fff5 	bl	8001720 <__aeabi_dmul>
 8008736:	900a      	str	r0, [sp, #40]	@ 0x28
 8008738:	910b      	str	r1, [sp, #44]	@ 0x2c
 800873a:	e7b8      	b.n	80086ae <_dtoa_r+0x5e2>
 800873c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800873e:	9d08      	ldr	r5, [sp, #32]
 8008740:	3b01      	subs	r3, #1
 8008742:	195b      	adds	r3, r3, r5
 8008744:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008746:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008748:	930a      	str	r3, [sp, #40]	@ 0x28
 800874a:	9a06      	ldr	r2, [sp, #24]
 800874c:	9b07      	ldr	r3, [sp, #28]
 800874e:	0030      	movs	r0, r6
 8008750:	0039      	movs	r1, r7
 8008752:	f7f8 fbab 	bl	8000eac <__aeabi_ddiv>
 8008756:	f7f9 fef5 	bl	8002544 <__aeabi_d2iz>
 800875a:	9009      	str	r0, [sp, #36]	@ 0x24
 800875c:	f7f9 ff2e 	bl	80025bc <__aeabi_i2d>
 8008760:	9a06      	ldr	r2, [sp, #24]
 8008762:	9b07      	ldr	r3, [sp, #28]
 8008764:	f7f8 ffdc 	bl	8001720 <__aeabi_dmul>
 8008768:	0002      	movs	r2, r0
 800876a:	000b      	movs	r3, r1
 800876c:	0030      	movs	r0, r6
 800876e:	0039      	movs	r1, r7
 8008770:	f7f9 fabc 	bl	8001cec <__aeabi_dsub>
 8008774:	002b      	movs	r3, r5
 8008776:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008778:	3501      	adds	r5, #1
 800877a:	3230      	adds	r2, #48	@ 0x30
 800877c:	701a      	strb	r2, [r3, #0]
 800877e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008780:	002c      	movs	r4, r5
 8008782:	429a      	cmp	r2, r3
 8008784:	d14b      	bne.n	800881e <_dtoa_r+0x752>
 8008786:	0002      	movs	r2, r0
 8008788:	000b      	movs	r3, r1
 800878a:	f7f7 ffc9 	bl	8000720 <__aeabi_dadd>
 800878e:	9a06      	ldr	r2, [sp, #24]
 8008790:	9b07      	ldr	r3, [sp, #28]
 8008792:	0006      	movs	r6, r0
 8008794:	000f      	movs	r7, r1
 8008796:	f7f7 fe73 	bl	8000480 <__aeabi_dcmpgt>
 800879a:	2800      	cmp	r0, #0
 800879c:	d12a      	bne.n	80087f4 <_dtoa_r+0x728>
 800879e:	9a06      	ldr	r2, [sp, #24]
 80087a0:	9b07      	ldr	r3, [sp, #28]
 80087a2:	0030      	movs	r0, r6
 80087a4:	0039      	movs	r1, r7
 80087a6:	f7f7 fe51 	bl	800044c <__aeabi_dcmpeq>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	d002      	beq.n	80087b4 <_dtoa_r+0x6e8>
 80087ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087b0:	07dd      	lsls	r5, r3, #31
 80087b2:	d41f      	bmi.n	80087f4 <_dtoa_r+0x728>
 80087b4:	9905      	ldr	r1, [sp, #20]
 80087b6:	9803      	ldr	r0, [sp, #12]
 80087b8:	f000 fbc2 	bl	8008f40 <_Bfree>
 80087bc:	2300      	movs	r3, #0
 80087be:	7023      	strb	r3, [r4, #0]
 80087c0:	9b04      	ldr	r3, [sp, #16]
 80087c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80087c4:	3301      	adds	r3, #1
 80087c6:	6013      	str	r3, [r2, #0]
 80087c8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d100      	bne.n	80087d0 <_dtoa_r+0x704>
 80087ce:	e4c7      	b.n	8008160 <_dtoa_r+0x94>
 80087d0:	601c      	str	r4, [r3, #0]
 80087d2:	e4c5      	b.n	8008160 <_dtoa_r+0x94>
 80087d4:	08009fc8 	.word	0x08009fc8
 80087d8:	08009fa0 	.word	0x08009fa0
 80087dc:	3ff00000 	.word	0x3ff00000
 80087e0:	40240000 	.word	0x40240000
 80087e4:	401c0000 	.word	0x401c0000
 80087e8:	fcc00000 	.word	0xfcc00000
 80087ec:	40140000 	.word	0x40140000
 80087f0:	3fe00000 	.word	0x3fe00000
 80087f4:	9b04      	ldr	r3, [sp, #16]
 80087f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80087f8:	0023      	movs	r3, r4
 80087fa:	001c      	movs	r4, r3
 80087fc:	3b01      	subs	r3, #1
 80087fe:	781a      	ldrb	r2, [r3, #0]
 8008800:	2a39      	cmp	r2, #57	@ 0x39
 8008802:	d108      	bne.n	8008816 <_dtoa_r+0x74a>
 8008804:	9a08      	ldr	r2, [sp, #32]
 8008806:	429a      	cmp	r2, r3
 8008808:	d1f7      	bne.n	80087fa <_dtoa_r+0x72e>
 800880a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800880c:	9908      	ldr	r1, [sp, #32]
 800880e:	3201      	adds	r2, #1
 8008810:	920c      	str	r2, [sp, #48]	@ 0x30
 8008812:	2230      	movs	r2, #48	@ 0x30
 8008814:	700a      	strb	r2, [r1, #0]
 8008816:	781a      	ldrb	r2, [r3, #0]
 8008818:	3201      	adds	r2, #1
 800881a:	701a      	strb	r2, [r3, #0]
 800881c:	e784      	b.n	8008728 <_dtoa_r+0x65c>
 800881e:	2200      	movs	r2, #0
 8008820:	4bc6      	ldr	r3, [pc, #792]	@ (8008b3c <_dtoa_r+0xa70>)
 8008822:	f7f8 ff7d 	bl	8001720 <__aeabi_dmul>
 8008826:	2200      	movs	r2, #0
 8008828:	2300      	movs	r3, #0
 800882a:	0006      	movs	r6, r0
 800882c:	000f      	movs	r7, r1
 800882e:	f7f7 fe0d 	bl	800044c <__aeabi_dcmpeq>
 8008832:	2800      	cmp	r0, #0
 8008834:	d089      	beq.n	800874a <_dtoa_r+0x67e>
 8008836:	e7bd      	b.n	80087b4 <_dtoa_r+0x6e8>
 8008838:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800883a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800883c:	9c06      	ldr	r4, [sp, #24]
 800883e:	2f00      	cmp	r7, #0
 8008840:	d014      	beq.n	800886c <_dtoa_r+0x7a0>
 8008842:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008844:	2a01      	cmp	r2, #1
 8008846:	dd00      	ble.n	800884a <_dtoa_r+0x77e>
 8008848:	e0e4      	b.n	8008a14 <_dtoa_r+0x948>
 800884a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800884c:	2a00      	cmp	r2, #0
 800884e:	d100      	bne.n	8008852 <_dtoa_r+0x786>
 8008850:	e0da      	b.n	8008a08 <_dtoa_r+0x93c>
 8008852:	4abb      	ldr	r2, [pc, #748]	@ (8008b40 <_dtoa_r+0xa74>)
 8008854:	189b      	adds	r3, r3, r2
 8008856:	9a06      	ldr	r2, [sp, #24]
 8008858:	2101      	movs	r1, #1
 800885a:	18d2      	adds	r2, r2, r3
 800885c:	9206      	str	r2, [sp, #24]
 800885e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008860:	9803      	ldr	r0, [sp, #12]
 8008862:	18d3      	adds	r3, r2, r3
 8008864:	930d      	str	r3, [sp, #52]	@ 0x34
 8008866:	f000 fc23 	bl	80090b0 <__i2b>
 800886a:	0007      	movs	r7, r0
 800886c:	2c00      	cmp	r4, #0
 800886e:	d00e      	beq.n	800888e <_dtoa_r+0x7c2>
 8008870:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008872:	2b00      	cmp	r3, #0
 8008874:	dd0b      	ble.n	800888e <_dtoa_r+0x7c2>
 8008876:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008878:	0023      	movs	r3, r4
 800887a:	4294      	cmp	r4, r2
 800887c:	dd00      	ble.n	8008880 <_dtoa_r+0x7b4>
 800887e:	0013      	movs	r3, r2
 8008880:	9a06      	ldr	r2, [sp, #24]
 8008882:	1ae4      	subs	r4, r4, r3
 8008884:	1ad2      	subs	r2, r2, r3
 8008886:	9206      	str	r2, [sp, #24]
 8008888:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800888a:	1ad3      	subs	r3, r2, r3
 800888c:	930d      	str	r3, [sp, #52]	@ 0x34
 800888e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008890:	2b00      	cmp	r3, #0
 8008892:	d021      	beq.n	80088d8 <_dtoa_r+0x80c>
 8008894:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008896:	2b00      	cmp	r3, #0
 8008898:	d100      	bne.n	800889c <_dtoa_r+0x7d0>
 800889a:	e0d3      	b.n	8008a44 <_dtoa_r+0x978>
 800889c:	9e05      	ldr	r6, [sp, #20]
 800889e:	2d00      	cmp	r5, #0
 80088a0:	d014      	beq.n	80088cc <_dtoa_r+0x800>
 80088a2:	0039      	movs	r1, r7
 80088a4:	002a      	movs	r2, r5
 80088a6:	9803      	ldr	r0, [sp, #12]
 80088a8:	f000 fcc4 	bl	8009234 <__pow5mult>
 80088ac:	9a05      	ldr	r2, [sp, #20]
 80088ae:	0001      	movs	r1, r0
 80088b0:	0007      	movs	r7, r0
 80088b2:	9803      	ldr	r0, [sp, #12]
 80088b4:	f000 fc14 	bl	80090e0 <__multiply>
 80088b8:	0006      	movs	r6, r0
 80088ba:	9905      	ldr	r1, [sp, #20]
 80088bc:	9803      	ldr	r0, [sp, #12]
 80088be:	f000 fb3f 	bl	8008f40 <_Bfree>
 80088c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088c4:	9605      	str	r6, [sp, #20]
 80088c6:	1b5b      	subs	r3, r3, r5
 80088c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80088ca:	d005      	beq.n	80088d8 <_dtoa_r+0x80c>
 80088cc:	0031      	movs	r1, r6
 80088ce:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80088d0:	9803      	ldr	r0, [sp, #12]
 80088d2:	f000 fcaf 	bl	8009234 <__pow5mult>
 80088d6:	9005      	str	r0, [sp, #20]
 80088d8:	2101      	movs	r1, #1
 80088da:	9803      	ldr	r0, [sp, #12]
 80088dc:	f000 fbe8 	bl	80090b0 <__i2b>
 80088e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80088e2:	0006      	movs	r6, r0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d100      	bne.n	80088ea <_dtoa_r+0x81e>
 80088e8:	e1bc      	b.n	8008c64 <_dtoa_r+0xb98>
 80088ea:	001a      	movs	r2, r3
 80088ec:	0001      	movs	r1, r0
 80088ee:	9803      	ldr	r0, [sp, #12]
 80088f0:	f000 fca0 	bl	8009234 <__pow5mult>
 80088f4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80088f6:	0006      	movs	r6, r0
 80088f8:	2500      	movs	r5, #0
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	dc16      	bgt.n	800892c <_dtoa_r+0x860>
 80088fe:	2500      	movs	r5, #0
 8008900:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008902:	42ab      	cmp	r3, r5
 8008904:	d10e      	bne.n	8008924 <_dtoa_r+0x858>
 8008906:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008908:	031b      	lsls	r3, r3, #12
 800890a:	42ab      	cmp	r3, r5
 800890c:	d10a      	bne.n	8008924 <_dtoa_r+0x858>
 800890e:	4b8d      	ldr	r3, [pc, #564]	@ (8008b44 <_dtoa_r+0xa78>)
 8008910:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008912:	4213      	tst	r3, r2
 8008914:	d006      	beq.n	8008924 <_dtoa_r+0x858>
 8008916:	9b06      	ldr	r3, [sp, #24]
 8008918:	3501      	adds	r5, #1
 800891a:	3301      	adds	r3, #1
 800891c:	9306      	str	r3, [sp, #24]
 800891e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008920:	3301      	adds	r3, #1
 8008922:	930d      	str	r3, [sp, #52]	@ 0x34
 8008924:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008926:	2001      	movs	r0, #1
 8008928:	2b00      	cmp	r3, #0
 800892a:	d008      	beq.n	800893e <_dtoa_r+0x872>
 800892c:	6933      	ldr	r3, [r6, #16]
 800892e:	3303      	adds	r3, #3
 8008930:	009b      	lsls	r3, r3, #2
 8008932:	18f3      	adds	r3, r6, r3
 8008934:	6858      	ldr	r0, [r3, #4]
 8008936:	f000 fb6b 	bl	8009010 <__hi0bits>
 800893a:	2320      	movs	r3, #32
 800893c:	1a18      	subs	r0, r3, r0
 800893e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008940:	1818      	adds	r0, r3, r0
 8008942:	0002      	movs	r2, r0
 8008944:	231f      	movs	r3, #31
 8008946:	401a      	ands	r2, r3
 8008948:	4218      	tst	r0, r3
 800894a:	d100      	bne.n	800894e <_dtoa_r+0x882>
 800894c:	e081      	b.n	8008a52 <_dtoa_r+0x986>
 800894e:	3301      	adds	r3, #1
 8008950:	1a9b      	subs	r3, r3, r2
 8008952:	2b04      	cmp	r3, #4
 8008954:	dd79      	ble.n	8008a4a <_dtoa_r+0x97e>
 8008956:	231c      	movs	r3, #28
 8008958:	1a9b      	subs	r3, r3, r2
 800895a:	9a06      	ldr	r2, [sp, #24]
 800895c:	18e4      	adds	r4, r4, r3
 800895e:	18d2      	adds	r2, r2, r3
 8008960:	9206      	str	r2, [sp, #24]
 8008962:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008964:	18d3      	adds	r3, r2, r3
 8008966:	930d      	str	r3, [sp, #52]	@ 0x34
 8008968:	9b06      	ldr	r3, [sp, #24]
 800896a:	2b00      	cmp	r3, #0
 800896c:	dd05      	ble.n	800897a <_dtoa_r+0x8ae>
 800896e:	001a      	movs	r2, r3
 8008970:	9905      	ldr	r1, [sp, #20]
 8008972:	9803      	ldr	r0, [sp, #12]
 8008974:	f000 fcba 	bl	80092ec <__lshift>
 8008978:	9005      	str	r0, [sp, #20]
 800897a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800897c:	2b00      	cmp	r3, #0
 800897e:	dd05      	ble.n	800898c <_dtoa_r+0x8c0>
 8008980:	0031      	movs	r1, r6
 8008982:	001a      	movs	r2, r3
 8008984:	9803      	ldr	r0, [sp, #12]
 8008986:	f000 fcb1 	bl	80092ec <__lshift>
 800898a:	0006      	movs	r6, r0
 800898c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800898e:	2b00      	cmp	r3, #0
 8008990:	d061      	beq.n	8008a56 <_dtoa_r+0x98a>
 8008992:	0031      	movs	r1, r6
 8008994:	9805      	ldr	r0, [sp, #20]
 8008996:	f000 fd15 	bl	80093c4 <__mcmp>
 800899a:	2800      	cmp	r0, #0
 800899c:	da5b      	bge.n	8008a56 <_dtoa_r+0x98a>
 800899e:	9b04      	ldr	r3, [sp, #16]
 80089a0:	220a      	movs	r2, #10
 80089a2:	3b01      	subs	r3, #1
 80089a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80089a6:	9905      	ldr	r1, [sp, #20]
 80089a8:	2300      	movs	r3, #0
 80089aa:	9803      	ldr	r0, [sp, #12]
 80089ac:	f000 faec 	bl	8008f88 <__multadd>
 80089b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80089b2:	9005      	str	r0, [sp, #20]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d100      	bne.n	80089ba <_dtoa_r+0x8ee>
 80089b8:	e15b      	b.n	8008c72 <_dtoa_r+0xba6>
 80089ba:	2300      	movs	r3, #0
 80089bc:	0039      	movs	r1, r7
 80089be:	220a      	movs	r2, #10
 80089c0:	9803      	ldr	r0, [sp, #12]
 80089c2:	f000 fae1 	bl	8008f88 <__multadd>
 80089c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089c8:	0007      	movs	r7, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	dc4d      	bgt.n	8008a6a <_dtoa_r+0x99e>
 80089ce:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	dd46      	ble.n	8008a62 <_dtoa_r+0x996>
 80089d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d000      	beq.n	80089dc <_dtoa_r+0x910>
 80089da:	e5db      	b.n	8008594 <_dtoa_r+0x4c8>
 80089dc:	0031      	movs	r1, r6
 80089de:	2205      	movs	r2, #5
 80089e0:	9803      	ldr	r0, [sp, #12]
 80089e2:	f000 fad1 	bl	8008f88 <__multadd>
 80089e6:	0006      	movs	r6, r0
 80089e8:	0001      	movs	r1, r0
 80089ea:	9805      	ldr	r0, [sp, #20]
 80089ec:	f000 fcea 	bl	80093c4 <__mcmp>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	dc00      	bgt.n	80089f6 <_dtoa_r+0x92a>
 80089f4:	e5ce      	b.n	8008594 <_dtoa_r+0x4c8>
 80089f6:	9b08      	ldr	r3, [sp, #32]
 80089f8:	9a08      	ldr	r2, [sp, #32]
 80089fa:	1c5c      	adds	r4, r3, #1
 80089fc:	2331      	movs	r3, #49	@ 0x31
 80089fe:	7013      	strb	r3, [r2, #0]
 8008a00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a02:	3301      	adds	r3, #1
 8008a04:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a06:	e5c9      	b.n	800859c <_dtoa_r+0x4d0>
 8008a08:	2336      	movs	r3, #54	@ 0x36
 8008a0a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a0c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008a0e:	1a9b      	subs	r3, r3, r2
 8008a10:	9c06      	ldr	r4, [sp, #24]
 8008a12:	e720      	b.n	8008856 <_dtoa_r+0x78a>
 8008a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a16:	1e5d      	subs	r5, r3, #1
 8008a18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a1a:	42ab      	cmp	r3, r5
 8008a1c:	db08      	blt.n	8008a30 <_dtoa_r+0x964>
 8008a1e:	1b5d      	subs	r5, r3, r5
 8008a20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	daf4      	bge.n	8008a10 <_dtoa_r+0x944>
 8008a26:	9b06      	ldr	r3, [sp, #24]
 8008a28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a2a:	1a9c      	subs	r4, r3, r2
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	e712      	b.n	8008856 <_dtoa_r+0x78a>
 8008a30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a32:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008a34:	1aeb      	subs	r3, r5, r3
 8008a36:	18d3      	adds	r3, r2, r3
 8008a38:	9314      	str	r3, [sp, #80]	@ 0x50
 8008a3a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008a3c:	9c06      	ldr	r4, [sp, #24]
 8008a3e:	2500      	movs	r5, #0
 8008a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a42:	e708      	b.n	8008856 <_dtoa_r+0x78a>
 8008a44:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008a46:	9905      	ldr	r1, [sp, #20]
 8008a48:	e742      	b.n	80088d0 <_dtoa_r+0x804>
 8008a4a:	2b04      	cmp	r3, #4
 8008a4c:	d08c      	beq.n	8008968 <_dtoa_r+0x89c>
 8008a4e:	331c      	adds	r3, #28
 8008a50:	e783      	b.n	800895a <_dtoa_r+0x88e>
 8008a52:	0013      	movs	r3, r2
 8008a54:	e7fb      	b.n	8008a4e <_dtoa_r+0x982>
 8008a56:	9b04      	ldr	r3, [sp, #16]
 8008a58:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a5c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	ddb5      	ble.n	80089ce <_dtoa_r+0x902>
 8008a62:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d100      	bne.n	8008a6a <_dtoa_r+0x99e>
 8008a68:	e107      	b.n	8008c7a <_dtoa_r+0xbae>
 8008a6a:	2c00      	cmp	r4, #0
 8008a6c:	dd05      	ble.n	8008a7a <_dtoa_r+0x9ae>
 8008a6e:	0039      	movs	r1, r7
 8008a70:	0022      	movs	r2, r4
 8008a72:	9803      	ldr	r0, [sp, #12]
 8008a74:	f000 fc3a 	bl	80092ec <__lshift>
 8008a78:	0007      	movs	r7, r0
 8008a7a:	9704      	str	r7, [sp, #16]
 8008a7c:	2d00      	cmp	r5, #0
 8008a7e:	d020      	beq.n	8008ac2 <_dtoa_r+0x9f6>
 8008a80:	6879      	ldr	r1, [r7, #4]
 8008a82:	9803      	ldr	r0, [sp, #12]
 8008a84:	f000 fa18 	bl	8008eb8 <_Balloc>
 8008a88:	1e04      	subs	r4, r0, #0
 8008a8a:	d10c      	bne.n	8008aa6 <_dtoa_r+0x9da>
 8008a8c:	0022      	movs	r2, r4
 8008a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8008b48 <_dtoa_r+0xa7c>)
 8008a90:	482e      	ldr	r0, [pc, #184]	@ (8008b4c <_dtoa_r+0xa80>)
 8008a92:	492f      	ldr	r1, [pc, #188]	@ (8008b50 <_dtoa_r+0xa84>)
 8008a94:	f7ff fb2f 	bl	80080f6 <_dtoa_r+0x2a>
 8008a98:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008a9a:	0037      	movs	r7, r6
 8008a9c:	e7ab      	b.n	80089f6 <_dtoa_r+0x92a>
 8008a9e:	9b04      	ldr	r3, [sp, #16]
 8008aa0:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008aa2:	930c      	str	r3, [sp, #48]	@ 0x30
 8008aa4:	e7f9      	b.n	8008a9a <_dtoa_r+0x9ce>
 8008aa6:	0039      	movs	r1, r7
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	310c      	adds	r1, #12
 8008aac:	3202      	adds	r2, #2
 8008aae:	0092      	lsls	r2, r2, #2
 8008ab0:	300c      	adds	r0, #12
 8008ab2:	f001 f835 	bl	8009b20 <memcpy>
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	0021      	movs	r1, r4
 8008aba:	9803      	ldr	r0, [sp, #12]
 8008abc:	f000 fc16 	bl	80092ec <__lshift>
 8008ac0:	9004      	str	r0, [sp, #16]
 8008ac2:	9b08      	ldr	r3, [sp, #32]
 8008ac4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ac6:	9306      	str	r3, [sp, #24]
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	189b      	adds	r3, r3, r2
 8008acc:	2201      	movs	r2, #1
 8008ace:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ad0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ad2:	4013      	ands	r3, r2
 8008ad4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ad6:	0031      	movs	r1, r6
 8008ad8:	9805      	ldr	r0, [sp, #20]
 8008ada:	f7ff fa71 	bl	8007fc0 <quorem>
 8008ade:	0039      	movs	r1, r7
 8008ae0:	0005      	movs	r5, r0
 8008ae2:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ae4:	9805      	ldr	r0, [sp, #20]
 8008ae6:	f000 fc6d 	bl	80093c4 <__mcmp>
 8008aea:	9a04      	ldr	r2, [sp, #16]
 8008aec:	900d      	str	r0, [sp, #52]	@ 0x34
 8008aee:	0031      	movs	r1, r6
 8008af0:	9803      	ldr	r0, [sp, #12]
 8008af2:	f000 fc83 	bl	80093fc <__mdiff>
 8008af6:	2201      	movs	r2, #1
 8008af8:	68c3      	ldr	r3, [r0, #12]
 8008afa:	0004      	movs	r4, r0
 8008afc:	3530      	adds	r5, #48	@ 0x30
 8008afe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d104      	bne.n	8008b0e <_dtoa_r+0xa42>
 8008b04:	0001      	movs	r1, r0
 8008b06:	9805      	ldr	r0, [sp, #20]
 8008b08:	f000 fc5c 	bl	80093c4 <__mcmp>
 8008b0c:	9009      	str	r0, [sp, #36]	@ 0x24
 8008b0e:	0021      	movs	r1, r4
 8008b10:	9803      	ldr	r0, [sp, #12]
 8008b12:	f000 fa15 	bl	8008f40 <_Bfree>
 8008b16:	9b06      	ldr	r3, [sp, #24]
 8008b18:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008b1a:	1c5c      	adds	r4, r3, #1
 8008b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b22:	4313      	orrs	r3, r2
 8008b24:	d116      	bne.n	8008b54 <_dtoa_r+0xa88>
 8008b26:	2d39      	cmp	r5, #57	@ 0x39
 8008b28:	d02f      	beq.n	8008b8a <_dtoa_r+0xabe>
 8008b2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	dd01      	ble.n	8008b34 <_dtoa_r+0xa68>
 8008b30:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008b32:	3531      	adds	r5, #49	@ 0x31
 8008b34:	9b06      	ldr	r3, [sp, #24]
 8008b36:	701d      	strb	r5, [r3, #0]
 8008b38:	e532      	b.n	80085a0 <_dtoa_r+0x4d4>
 8008b3a:	46c0      	nop			@ (mov r8, r8)
 8008b3c:	40240000 	.word	0x40240000
 8008b40:	00000433 	.word	0x00000433
 8008b44:	7ff00000 	.word	0x7ff00000
 8008b48:	08009ed0 	.word	0x08009ed0
 8008b4c:	08009e78 	.word	0x08009e78
 8008b50:	000002ef 	.word	0x000002ef
 8008b54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	db04      	blt.n	8008b64 <_dtoa_r+0xa98>
 8008b5a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b60:	4313      	orrs	r3, r2
 8008b62:	d11e      	bne.n	8008ba2 <_dtoa_r+0xad6>
 8008b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	dde4      	ble.n	8008b34 <_dtoa_r+0xa68>
 8008b6a:	9905      	ldr	r1, [sp, #20]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	9803      	ldr	r0, [sp, #12]
 8008b70:	f000 fbbc 	bl	80092ec <__lshift>
 8008b74:	0031      	movs	r1, r6
 8008b76:	9005      	str	r0, [sp, #20]
 8008b78:	f000 fc24 	bl	80093c4 <__mcmp>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	dc02      	bgt.n	8008b86 <_dtoa_r+0xaba>
 8008b80:	d1d8      	bne.n	8008b34 <_dtoa_r+0xa68>
 8008b82:	07eb      	lsls	r3, r5, #31
 8008b84:	d5d6      	bpl.n	8008b34 <_dtoa_r+0xa68>
 8008b86:	2d39      	cmp	r5, #57	@ 0x39
 8008b88:	d1d2      	bne.n	8008b30 <_dtoa_r+0xa64>
 8008b8a:	2339      	movs	r3, #57	@ 0x39
 8008b8c:	9a06      	ldr	r2, [sp, #24]
 8008b8e:	7013      	strb	r3, [r2, #0]
 8008b90:	0023      	movs	r3, r4
 8008b92:	001c      	movs	r4, r3
 8008b94:	3b01      	subs	r3, #1
 8008b96:	781a      	ldrb	r2, [r3, #0]
 8008b98:	2a39      	cmp	r2, #57	@ 0x39
 8008b9a:	d050      	beq.n	8008c3e <_dtoa_r+0xb72>
 8008b9c:	3201      	adds	r2, #1
 8008b9e:	701a      	strb	r2, [r3, #0]
 8008ba0:	e4fe      	b.n	80085a0 <_dtoa_r+0x4d4>
 8008ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	dd03      	ble.n	8008bb0 <_dtoa_r+0xae4>
 8008ba8:	2d39      	cmp	r5, #57	@ 0x39
 8008baa:	d0ee      	beq.n	8008b8a <_dtoa_r+0xabe>
 8008bac:	3501      	adds	r5, #1
 8008bae:	e7c1      	b.n	8008b34 <_dtoa_r+0xa68>
 8008bb0:	9b06      	ldr	r3, [sp, #24]
 8008bb2:	9a06      	ldr	r2, [sp, #24]
 8008bb4:	701d      	strb	r5, [r3, #0]
 8008bb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d02b      	beq.n	8008c14 <_dtoa_r+0xb48>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	220a      	movs	r2, #10
 8008bc0:	9905      	ldr	r1, [sp, #20]
 8008bc2:	9803      	ldr	r0, [sp, #12]
 8008bc4:	f000 f9e0 	bl	8008f88 <__multadd>
 8008bc8:	9b04      	ldr	r3, [sp, #16]
 8008bca:	9005      	str	r0, [sp, #20]
 8008bcc:	429f      	cmp	r7, r3
 8008bce:	d109      	bne.n	8008be4 <_dtoa_r+0xb18>
 8008bd0:	0039      	movs	r1, r7
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	220a      	movs	r2, #10
 8008bd6:	9803      	ldr	r0, [sp, #12]
 8008bd8:	f000 f9d6 	bl	8008f88 <__multadd>
 8008bdc:	0007      	movs	r7, r0
 8008bde:	9004      	str	r0, [sp, #16]
 8008be0:	9406      	str	r4, [sp, #24]
 8008be2:	e778      	b.n	8008ad6 <_dtoa_r+0xa0a>
 8008be4:	0039      	movs	r1, r7
 8008be6:	2300      	movs	r3, #0
 8008be8:	220a      	movs	r2, #10
 8008bea:	9803      	ldr	r0, [sp, #12]
 8008bec:	f000 f9cc 	bl	8008f88 <__multadd>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	0007      	movs	r7, r0
 8008bf4:	220a      	movs	r2, #10
 8008bf6:	9904      	ldr	r1, [sp, #16]
 8008bf8:	9803      	ldr	r0, [sp, #12]
 8008bfa:	f000 f9c5 	bl	8008f88 <__multadd>
 8008bfe:	9004      	str	r0, [sp, #16]
 8008c00:	e7ee      	b.n	8008be0 <_dtoa_r+0xb14>
 8008c02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c04:	2401      	movs	r4, #1
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	dd00      	ble.n	8008c0c <_dtoa_r+0xb40>
 8008c0a:	001c      	movs	r4, r3
 8008c0c:	9704      	str	r7, [sp, #16]
 8008c0e:	2700      	movs	r7, #0
 8008c10:	9b08      	ldr	r3, [sp, #32]
 8008c12:	191c      	adds	r4, r3, r4
 8008c14:	9905      	ldr	r1, [sp, #20]
 8008c16:	2201      	movs	r2, #1
 8008c18:	9803      	ldr	r0, [sp, #12]
 8008c1a:	f000 fb67 	bl	80092ec <__lshift>
 8008c1e:	0031      	movs	r1, r6
 8008c20:	9005      	str	r0, [sp, #20]
 8008c22:	f000 fbcf 	bl	80093c4 <__mcmp>
 8008c26:	2800      	cmp	r0, #0
 8008c28:	dcb2      	bgt.n	8008b90 <_dtoa_r+0xac4>
 8008c2a:	d101      	bne.n	8008c30 <_dtoa_r+0xb64>
 8008c2c:	07ed      	lsls	r5, r5, #31
 8008c2e:	d4af      	bmi.n	8008b90 <_dtoa_r+0xac4>
 8008c30:	0023      	movs	r3, r4
 8008c32:	001c      	movs	r4, r3
 8008c34:	3b01      	subs	r3, #1
 8008c36:	781a      	ldrb	r2, [r3, #0]
 8008c38:	2a30      	cmp	r2, #48	@ 0x30
 8008c3a:	d0fa      	beq.n	8008c32 <_dtoa_r+0xb66>
 8008c3c:	e4b0      	b.n	80085a0 <_dtoa_r+0x4d4>
 8008c3e:	9a08      	ldr	r2, [sp, #32]
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d1a6      	bne.n	8008b92 <_dtoa_r+0xac6>
 8008c44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c46:	3301      	adds	r3, #1
 8008c48:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c4a:	2331      	movs	r3, #49	@ 0x31
 8008c4c:	7013      	strb	r3, [r2, #0]
 8008c4e:	e4a7      	b.n	80085a0 <_dtoa_r+0x4d4>
 8008c50:	4b14      	ldr	r3, [pc, #80]	@ (8008ca4 <_dtoa_r+0xbd8>)
 8008c52:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008c54:	9308      	str	r3, [sp, #32]
 8008c56:	4b14      	ldr	r3, [pc, #80]	@ (8008ca8 <_dtoa_r+0xbdc>)
 8008c58:	2a00      	cmp	r2, #0
 8008c5a:	d001      	beq.n	8008c60 <_dtoa_r+0xb94>
 8008c5c:	f7ff fa7e 	bl	800815c <_dtoa_r+0x90>
 8008c60:	f7ff fa7e 	bl	8008160 <_dtoa_r+0x94>
 8008c64:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	dc00      	bgt.n	8008c6c <_dtoa_r+0xba0>
 8008c6a:	e648      	b.n	80088fe <_dtoa_r+0x832>
 8008c6c:	2001      	movs	r0, #1
 8008c6e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008c70:	e665      	b.n	800893e <_dtoa_r+0x872>
 8008c72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	dc00      	bgt.n	8008c7a <_dtoa_r+0xbae>
 8008c78:	e6a9      	b.n	80089ce <_dtoa_r+0x902>
 8008c7a:	2400      	movs	r4, #0
 8008c7c:	0031      	movs	r1, r6
 8008c7e:	9805      	ldr	r0, [sp, #20]
 8008c80:	f7ff f99e 	bl	8007fc0 <quorem>
 8008c84:	9b08      	ldr	r3, [sp, #32]
 8008c86:	3030      	adds	r0, #48	@ 0x30
 8008c88:	5518      	strb	r0, [r3, r4]
 8008c8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c8c:	3401      	adds	r4, #1
 8008c8e:	0005      	movs	r5, r0
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	ddb6      	ble.n	8008c02 <_dtoa_r+0xb36>
 8008c94:	2300      	movs	r3, #0
 8008c96:	220a      	movs	r2, #10
 8008c98:	9905      	ldr	r1, [sp, #20]
 8008c9a:	9803      	ldr	r0, [sp, #12]
 8008c9c:	f000 f974 	bl	8008f88 <__multadd>
 8008ca0:	9005      	str	r0, [sp, #20]
 8008ca2:	e7eb      	b.n	8008c7c <_dtoa_r+0xbb0>
 8008ca4:	08009e54 	.word	0x08009e54
 8008ca8:	08009e5c 	.word	0x08009e5c

08008cac <_free_r>:
 8008cac:	b570      	push	{r4, r5, r6, lr}
 8008cae:	0005      	movs	r5, r0
 8008cb0:	1e0c      	subs	r4, r1, #0
 8008cb2:	d010      	beq.n	8008cd6 <_free_r+0x2a>
 8008cb4:	3c04      	subs	r4, #4
 8008cb6:	6823      	ldr	r3, [r4, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	da00      	bge.n	8008cbe <_free_r+0x12>
 8008cbc:	18e4      	adds	r4, r4, r3
 8008cbe:	0028      	movs	r0, r5
 8008cc0:	f000 f8ea 	bl	8008e98 <__malloc_lock>
 8008cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d3c <_free_r+0x90>)
 8008cc6:	6813      	ldr	r3, [r2, #0]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d105      	bne.n	8008cd8 <_free_r+0x2c>
 8008ccc:	6063      	str	r3, [r4, #4]
 8008cce:	6014      	str	r4, [r2, #0]
 8008cd0:	0028      	movs	r0, r5
 8008cd2:	f000 f8e9 	bl	8008ea8 <__malloc_unlock>
 8008cd6:	bd70      	pop	{r4, r5, r6, pc}
 8008cd8:	42a3      	cmp	r3, r4
 8008cda:	d908      	bls.n	8008cee <_free_r+0x42>
 8008cdc:	6820      	ldr	r0, [r4, #0]
 8008cde:	1821      	adds	r1, r4, r0
 8008ce0:	428b      	cmp	r3, r1
 8008ce2:	d1f3      	bne.n	8008ccc <_free_r+0x20>
 8008ce4:	6819      	ldr	r1, [r3, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	1809      	adds	r1, r1, r0
 8008cea:	6021      	str	r1, [r4, #0]
 8008cec:	e7ee      	b.n	8008ccc <_free_r+0x20>
 8008cee:	001a      	movs	r2, r3
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d001      	beq.n	8008cfa <_free_r+0x4e>
 8008cf6:	42a3      	cmp	r3, r4
 8008cf8:	d9f9      	bls.n	8008cee <_free_r+0x42>
 8008cfa:	6811      	ldr	r1, [r2, #0]
 8008cfc:	1850      	adds	r0, r2, r1
 8008cfe:	42a0      	cmp	r0, r4
 8008d00:	d10b      	bne.n	8008d1a <_free_r+0x6e>
 8008d02:	6820      	ldr	r0, [r4, #0]
 8008d04:	1809      	adds	r1, r1, r0
 8008d06:	1850      	adds	r0, r2, r1
 8008d08:	6011      	str	r1, [r2, #0]
 8008d0a:	4283      	cmp	r3, r0
 8008d0c:	d1e0      	bne.n	8008cd0 <_free_r+0x24>
 8008d0e:	6818      	ldr	r0, [r3, #0]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	1841      	adds	r1, r0, r1
 8008d14:	6011      	str	r1, [r2, #0]
 8008d16:	6053      	str	r3, [r2, #4]
 8008d18:	e7da      	b.n	8008cd0 <_free_r+0x24>
 8008d1a:	42a0      	cmp	r0, r4
 8008d1c:	d902      	bls.n	8008d24 <_free_r+0x78>
 8008d1e:	230c      	movs	r3, #12
 8008d20:	602b      	str	r3, [r5, #0]
 8008d22:	e7d5      	b.n	8008cd0 <_free_r+0x24>
 8008d24:	6820      	ldr	r0, [r4, #0]
 8008d26:	1821      	adds	r1, r4, r0
 8008d28:	428b      	cmp	r3, r1
 8008d2a:	d103      	bne.n	8008d34 <_free_r+0x88>
 8008d2c:	6819      	ldr	r1, [r3, #0]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	1809      	adds	r1, r1, r0
 8008d32:	6021      	str	r1, [r4, #0]
 8008d34:	6063      	str	r3, [r4, #4]
 8008d36:	6054      	str	r4, [r2, #4]
 8008d38:	e7ca      	b.n	8008cd0 <_free_r+0x24>
 8008d3a:	46c0      	nop			@ (mov r8, r8)
 8008d3c:	20000498 	.word	0x20000498

08008d40 <malloc>:
 8008d40:	b510      	push	{r4, lr}
 8008d42:	4b03      	ldr	r3, [pc, #12]	@ (8008d50 <malloc+0x10>)
 8008d44:	0001      	movs	r1, r0
 8008d46:	6818      	ldr	r0, [r3, #0]
 8008d48:	f000 f826 	bl	8008d98 <_malloc_r>
 8008d4c:	bd10      	pop	{r4, pc}
 8008d4e:	46c0      	nop			@ (mov r8, r8)
 8008d50:	20000018 	.word	0x20000018

08008d54 <sbrk_aligned>:
 8008d54:	b570      	push	{r4, r5, r6, lr}
 8008d56:	4e0f      	ldr	r6, [pc, #60]	@ (8008d94 <sbrk_aligned+0x40>)
 8008d58:	000d      	movs	r5, r1
 8008d5a:	6831      	ldr	r1, [r6, #0]
 8008d5c:	0004      	movs	r4, r0
 8008d5e:	2900      	cmp	r1, #0
 8008d60:	d102      	bne.n	8008d68 <sbrk_aligned+0x14>
 8008d62:	f000 fecb 	bl	8009afc <_sbrk_r>
 8008d66:	6030      	str	r0, [r6, #0]
 8008d68:	0029      	movs	r1, r5
 8008d6a:	0020      	movs	r0, r4
 8008d6c:	f000 fec6 	bl	8009afc <_sbrk_r>
 8008d70:	1c43      	adds	r3, r0, #1
 8008d72:	d103      	bne.n	8008d7c <sbrk_aligned+0x28>
 8008d74:	2501      	movs	r5, #1
 8008d76:	426d      	negs	r5, r5
 8008d78:	0028      	movs	r0, r5
 8008d7a:	bd70      	pop	{r4, r5, r6, pc}
 8008d7c:	2303      	movs	r3, #3
 8008d7e:	1cc5      	adds	r5, r0, #3
 8008d80:	439d      	bics	r5, r3
 8008d82:	42a8      	cmp	r0, r5
 8008d84:	d0f8      	beq.n	8008d78 <sbrk_aligned+0x24>
 8008d86:	1a29      	subs	r1, r5, r0
 8008d88:	0020      	movs	r0, r4
 8008d8a:	f000 feb7 	bl	8009afc <_sbrk_r>
 8008d8e:	3001      	adds	r0, #1
 8008d90:	d1f2      	bne.n	8008d78 <sbrk_aligned+0x24>
 8008d92:	e7ef      	b.n	8008d74 <sbrk_aligned+0x20>
 8008d94:	20000494 	.word	0x20000494

08008d98 <_malloc_r>:
 8008d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d9a:	2203      	movs	r2, #3
 8008d9c:	1ccb      	adds	r3, r1, #3
 8008d9e:	4393      	bics	r3, r2
 8008da0:	3308      	adds	r3, #8
 8008da2:	0005      	movs	r5, r0
 8008da4:	001f      	movs	r7, r3
 8008da6:	2b0c      	cmp	r3, #12
 8008da8:	d234      	bcs.n	8008e14 <_malloc_r+0x7c>
 8008daa:	270c      	movs	r7, #12
 8008dac:	42b9      	cmp	r1, r7
 8008dae:	d833      	bhi.n	8008e18 <_malloc_r+0x80>
 8008db0:	0028      	movs	r0, r5
 8008db2:	f000 f871 	bl	8008e98 <__malloc_lock>
 8008db6:	4e37      	ldr	r6, [pc, #220]	@ (8008e94 <_malloc_r+0xfc>)
 8008db8:	6833      	ldr	r3, [r6, #0]
 8008dba:	001c      	movs	r4, r3
 8008dbc:	2c00      	cmp	r4, #0
 8008dbe:	d12f      	bne.n	8008e20 <_malloc_r+0x88>
 8008dc0:	0039      	movs	r1, r7
 8008dc2:	0028      	movs	r0, r5
 8008dc4:	f7ff ffc6 	bl	8008d54 <sbrk_aligned>
 8008dc8:	0004      	movs	r4, r0
 8008dca:	1c43      	adds	r3, r0, #1
 8008dcc:	d15f      	bne.n	8008e8e <_malloc_r+0xf6>
 8008dce:	6834      	ldr	r4, [r6, #0]
 8008dd0:	9400      	str	r4, [sp, #0]
 8008dd2:	9b00      	ldr	r3, [sp, #0]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d14a      	bne.n	8008e6e <_malloc_r+0xd6>
 8008dd8:	2c00      	cmp	r4, #0
 8008dda:	d052      	beq.n	8008e82 <_malloc_r+0xea>
 8008ddc:	6823      	ldr	r3, [r4, #0]
 8008dde:	0028      	movs	r0, r5
 8008de0:	18e3      	adds	r3, r4, r3
 8008de2:	9900      	ldr	r1, [sp, #0]
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	f000 fe89 	bl	8009afc <_sbrk_r>
 8008dea:	9b01      	ldr	r3, [sp, #4]
 8008dec:	4283      	cmp	r3, r0
 8008dee:	d148      	bne.n	8008e82 <_malloc_r+0xea>
 8008df0:	6823      	ldr	r3, [r4, #0]
 8008df2:	0028      	movs	r0, r5
 8008df4:	1aff      	subs	r7, r7, r3
 8008df6:	0039      	movs	r1, r7
 8008df8:	f7ff ffac 	bl	8008d54 <sbrk_aligned>
 8008dfc:	3001      	adds	r0, #1
 8008dfe:	d040      	beq.n	8008e82 <_malloc_r+0xea>
 8008e00:	6823      	ldr	r3, [r4, #0]
 8008e02:	19db      	adds	r3, r3, r7
 8008e04:	6023      	str	r3, [r4, #0]
 8008e06:	6833      	ldr	r3, [r6, #0]
 8008e08:	685a      	ldr	r2, [r3, #4]
 8008e0a:	2a00      	cmp	r2, #0
 8008e0c:	d133      	bne.n	8008e76 <_malloc_r+0xde>
 8008e0e:	9b00      	ldr	r3, [sp, #0]
 8008e10:	6033      	str	r3, [r6, #0]
 8008e12:	e019      	b.n	8008e48 <_malloc_r+0xb0>
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	dac9      	bge.n	8008dac <_malloc_r+0x14>
 8008e18:	230c      	movs	r3, #12
 8008e1a:	602b      	str	r3, [r5, #0]
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008e20:	6821      	ldr	r1, [r4, #0]
 8008e22:	1bc9      	subs	r1, r1, r7
 8008e24:	d420      	bmi.n	8008e68 <_malloc_r+0xd0>
 8008e26:	290b      	cmp	r1, #11
 8008e28:	d90a      	bls.n	8008e40 <_malloc_r+0xa8>
 8008e2a:	19e2      	adds	r2, r4, r7
 8008e2c:	6027      	str	r7, [r4, #0]
 8008e2e:	42a3      	cmp	r3, r4
 8008e30:	d104      	bne.n	8008e3c <_malloc_r+0xa4>
 8008e32:	6032      	str	r2, [r6, #0]
 8008e34:	6863      	ldr	r3, [r4, #4]
 8008e36:	6011      	str	r1, [r2, #0]
 8008e38:	6053      	str	r3, [r2, #4]
 8008e3a:	e005      	b.n	8008e48 <_malloc_r+0xb0>
 8008e3c:	605a      	str	r2, [r3, #4]
 8008e3e:	e7f9      	b.n	8008e34 <_malloc_r+0x9c>
 8008e40:	6862      	ldr	r2, [r4, #4]
 8008e42:	42a3      	cmp	r3, r4
 8008e44:	d10e      	bne.n	8008e64 <_malloc_r+0xcc>
 8008e46:	6032      	str	r2, [r6, #0]
 8008e48:	0028      	movs	r0, r5
 8008e4a:	f000 f82d 	bl	8008ea8 <__malloc_unlock>
 8008e4e:	0020      	movs	r0, r4
 8008e50:	2207      	movs	r2, #7
 8008e52:	300b      	adds	r0, #11
 8008e54:	1d23      	adds	r3, r4, #4
 8008e56:	4390      	bics	r0, r2
 8008e58:	1ac2      	subs	r2, r0, r3
 8008e5a:	4298      	cmp	r0, r3
 8008e5c:	d0df      	beq.n	8008e1e <_malloc_r+0x86>
 8008e5e:	1a1b      	subs	r3, r3, r0
 8008e60:	50a3      	str	r3, [r4, r2]
 8008e62:	e7dc      	b.n	8008e1e <_malloc_r+0x86>
 8008e64:	605a      	str	r2, [r3, #4]
 8008e66:	e7ef      	b.n	8008e48 <_malloc_r+0xb0>
 8008e68:	0023      	movs	r3, r4
 8008e6a:	6864      	ldr	r4, [r4, #4]
 8008e6c:	e7a6      	b.n	8008dbc <_malloc_r+0x24>
 8008e6e:	9c00      	ldr	r4, [sp, #0]
 8008e70:	6863      	ldr	r3, [r4, #4]
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	e7ad      	b.n	8008dd2 <_malloc_r+0x3a>
 8008e76:	001a      	movs	r2, r3
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	42a3      	cmp	r3, r4
 8008e7c:	d1fb      	bne.n	8008e76 <_malloc_r+0xde>
 8008e7e:	2300      	movs	r3, #0
 8008e80:	e7da      	b.n	8008e38 <_malloc_r+0xa0>
 8008e82:	230c      	movs	r3, #12
 8008e84:	0028      	movs	r0, r5
 8008e86:	602b      	str	r3, [r5, #0]
 8008e88:	f000 f80e 	bl	8008ea8 <__malloc_unlock>
 8008e8c:	e7c6      	b.n	8008e1c <_malloc_r+0x84>
 8008e8e:	6007      	str	r7, [r0, #0]
 8008e90:	e7da      	b.n	8008e48 <_malloc_r+0xb0>
 8008e92:	46c0      	nop			@ (mov r8, r8)
 8008e94:	20000498 	.word	0x20000498

08008e98 <__malloc_lock>:
 8008e98:	b510      	push	{r4, lr}
 8008e9a:	4802      	ldr	r0, [pc, #8]	@ (8008ea4 <__malloc_lock+0xc>)
 8008e9c:	f7ff f883 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 8008ea0:	bd10      	pop	{r4, pc}
 8008ea2:	46c0      	nop			@ (mov r8, r8)
 8008ea4:	20000490 	.word	0x20000490

08008ea8 <__malloc_unlock>:
 8008ea8:	b510      	push	{r4, lr}
 8008eaa:	4802      	ldr	r0, [pc, #8]	@ (8008eb4 <__malloc_unlock+0xc>)
 8008eac:	f7ff f87c 	bl	8007fa8 <__retarget_lock_release_recursive>
 8008eb0:	bd10      	pop	{r4, pc}
 8008eb2:	46c0      	nop			@ (mov r8, r8)
 8008eb4:	20000490 	.word	0x20000490

08008eb8 <_Balloc>:
 8008eb8:	b570      	push	{r4, r5, r6, lr}
 8008eba:	69c5      	ldr	r5, [r0, #28]
 8008ebc:	0006      	movs	r6, r0
 8008ebe:	000c      	movs	r4, r1
 8008ec0:	2d00      	cmp	r5, #0
 8008ec2:	d10e      	bne.n	8008ee2 <_Balloc+0x2a>
 8008ec4:	2010      	movs	r0, #16
 8008ec6:	f7ff ff3b 	bl	8008d40 <malloc>
 8008eca:	1e02      	subs	r2, r0, #0
 8008ecc:	61f0      	str	r0, [r6, #28]
 8008ece:	d104      	bne.n	8008eda <_Balloc+0x22>
 8008ed0:	216b      	movs	r1, #107	@ 0x6b
 8008ed2:	4b19      	ldr	r3, [pc, #100]	@ (8008f38 <_Balloc+0x80>)
 8008ed4:	4819      	ldr	r0, [pc, #100]	@ (8008f3c <_Balloc+0x84>)
 8008ed6:	f000 fe2d 	bl	8009b34 <__assert_func>
 8008eda:	6045      	str	r5, [r0, #4]
 8008edc:	6085      	str	r5, [r0, #8]
 8008ede:	6005      	str	r5, [r0, #0]
 8008ee0:	60c5      	str	r5, [r0, #12]
 8008ee2:	69f5      	ldr	r5, [r6, #28]
 8008ee4:	68eb      	ldr	r3, [r5, #12]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d013      	beq.n	8008f12 <_Balloc+0x5a>
 8008eea:	69f3      	ldr	r3, [r6, #28]
 8008eec:	00a2      	lsls	r2, r4, #2
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	189b      	adds	r3, r3, r2
 8008ef2:	6818      	ldr	r0, [r3, #0]
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	d118      	bne.n	8008f2a <_Balloc+0x72>
 8008ef8:	2101      	movs	r1, #1
 8008efa:	000d      	movs	r5, r1
 8008efc:	40a5      	lsls	r5, r4
 8008efe:	1d6a      	adds	r2, r5, #5
 8008f00:	0030      	movs	r0, r6
 8008f02:	0092      	lsls	r2, r2, #2
 8008f04:	f000 fe34 	bl	8009b70 <_calloc_r>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	d00c      	beq.n	8008f26 <_Balloc+0x6e>
 8008f0c:	6044      	str	r4, [r0, #4]
 8008f0e:	6085      	str	r5, [r0, #8]
 8008f10:	e00d      	b.n	8008f2e <_Balloc+0x76>
 8008f12:	2221      	movs	r2, #33	@ 0x21
 8008f14:	2104      	movs	r1, #4
 8008f16:	0030      	movs	r0, r6
 8008f18:	f000 fe2a 	bl	8009b70 <_calloc_r>
 8008f1c:	69f3      	ldr	r3, [r6, #28]
 8008f1e:	60e8      	str	r0, [r5, #12]
 8008f20:	68db      	ldr	r3, [r3, #12]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1e1      	bne.n	8008eea <_Balloc+0x32>
 8008f26:	2000      	movs	r0, #0
 8008f28:	bd70      	pop	{r4, r5, r6, pc}
 8008f2a:	6802      	ldr	r2, [r0, #0]
 8008f2c:	601a      	str	r2, [r3, #0]
 8008f2e:	2300      	movs	r3, #0
 8008f30:	6103      	str	r3, [r0, #16]
 8008f32:	60c3      	str	r3, [r0, #12]
 8008f34:	e7f8      	b.n	8008f28 <_Balloc+0x70>
 8008f36:	46c0      	nop			@ (mov r8, r8)
 8008f38:	08009e61 	.word	0x08009e61
 8008f3c:	08009ee1 	.word	0x08009ee1

08008f40 <_Bfree>:
 8008f40:	b570      	push	{r4, r5, r6, lr}
 8008f42:	69c6      	ldr	r6, [r0, #28]
 8008f44:	0005      	movs	r5, r0
 8008f46:	000c      	movs	r4, r1
 8008f48:	2e00      	cmp	r6, #0
 8008f4a:	d10e      	bne.n	8008f6a <_Bfree+0x2a>
 8008f4c:	2010      	movs	r0, #16
 8008f4e:	f7ff fef7 	bl	8008d40 <malloc>
 8008f52:	1e02      	subs	r2, r0, #0
 8008f54:	61e8      	str	r0, [r5, #28]
 8008f56:	d104      	bne.n	8008f62 <_Bfree+0x22>
 8008f58:	218f      	movs	r1, #143	@ 0x8f
 8008f5a:	4b09      	ldr	r3, [pc, #36]	@ (8008f80 <_Bfree+0x40>)
 8008f5c:	4809      	ldr	r0, [pc, #36]	@ (8008f84 <_Bfree+0x44>)
 8008f5e:	f000 fde9 	bl	8009b34 <__assert_func>
 8008f62:	6046      	str	r6, [r0, #4]
 8008f64:	6086      	str	r6, [r0, #8]
 8008f66:	6006      	str	r6, [r0, #0]
 8008f68:	60c6      	str	r6, [r0, #12]
 8008f6a:	2c00      	cmp	r4, #0
 8008f6c:	d007      	beq.n	8008f7e <_Bfree+0x3e>
 8008f6e:	69eb      	ldr	r3, [r5, #28]
 8008f70:	6862      	ldr	r2, [r4, #4]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	0092      	lsls	r2, r2, #2
 8008f76:	189b      	adds	r3, r3, r2
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	6022      	str	r2, [r4, #0]
 8008f7c:	601c      	str	r4, [r3, #0]
 8008f7e:	bd70      	pop	{r4, r5, r6, pc}
 8008f80:	08009e61 	.word	0x08009e61
 8008f84:	08009ee1 	.word	0x08009ee1

08008f88 <__multadd>:
 8008f88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f8a:	000f      	movs	r7, r1
 8008f8c:	9001      	str	r0, [sp, #4]
 8008f8e:	000c      	movs	r4, r1
 8008f90:	001e      	movs	r6, r3
 8008f92:	2000      	movs	r0, #0
 8008f94:	690d      	ldr	r5, [r1, #16]
 8008f96:	3714      	adds	r7, #20
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	b299      	uxth	r1, r3
 8008f9e:	4351      	muls	r1, r2
 8008fa0:	0c1b      	lsrs	r3, r3, #16
 8008fa2:	4353      	muls	r3, r2
 8008fa4:	1989      	adds	r1, r1, r6
 8008fa6:	0c0e      	lsrs	r6, r1, #16
 8008fa8:	199b      	adds	r3, r3, r6
 8008faa:	0c1e      	lsrs	r6, r3, #16
 8008fac:	b289      	uxth	r1, r1
 8008fae:	041b      	lsls	r3, r3, #16
 8008fb0:	185b      	adds	r3, r3, r1
 8008fb2:	c708      	stmia	r7!, {r3}
 8008fb4:	4285      	cmp	r5, r0
 8008fb6:	dcef      	bgt.n	8008f98 <__multadd+0x10>
 8008fb8:	2e00      	cmp	r6, #0
 8008fba:	d022      	beq.n	8009002 <__multadd+0x7a>
 8008fbc:	68a3      	ldr	r3, [r4, #8]
 8008fbe:	42ab      	cmp	r3, r5
 8008fc0:	dc19      	bgt.n	8008ff6 <__multadd+0x6e>
 8008fc2:	6861      	ldr	r1, [r4, #4]
 8008fc4:	9801      	ldr	r0, [sp, #4]
 8008fc6:	3101      	adds	r1, #1
 8008fc8:	f7ff ff76 	bl	8008eb8 <_Balloc>
 8008fcc:	1e07      	subs	r7, r0, #0
 8008fce:	d105      	bne.n	8008fdc <__multadd+0x54>
 8008fd0:	003a      	movs	r2, r7
 8008fd2:	21ba      	movs	r1, #186	@ 0xba
 8008fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8009008 <__multadd+0x80>)
 8008fd6:	480d      	ldr	r0, [pc, #52]	@ (800900c <__multadd+0x84>)
 8008fd8:	f000 fdac 	bl	8009b34 <__assert_func>
 8008fdc:	0021      	movs	r1, r4
 8008fde:	6922      	ldr	r2, [r4, #16]
 8008fe0:	310c      	adds	r1, #12
 8008fe2:	3202      	adds	r2, #2
 8008fe4:	0092      	lsls	r2, r2, #2
 8008fe6:	300c      	adds	r0, #12
 8008fe8:	f000 fd9a 	bl	8009b20 <memcpy>
 8008fec:	0021      	movs	r1, r4
 8008fee:	9801      	ldr	r0, [sp, #4]
 8008ff0:	f7ff ffa6 	bl	8008f40 <_Bfree>
 8008ff4:	003c      	movs	r4, r7
 8008ff6:	1d2b      	adds	r3, r5, #4
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	18e3      	adds	r3, r4, r3
 8008ffc:	3501      	adds	r5, #1
 8008ffe:	605e      	str	r6, [r3, #4]
 8009000:	6125      	str	r5, [r4, #16]
 8009002:	0020      	movs	r0, r4
 8009004:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009006:	46c0      	nop			@ (mov r8, r8)
 8009008:	08009ed0 	.word	0x08009ed0
 800900c:	08009ee1 	.word	0x08009ee1

08009010 <__hi0bits>:
 8009010:	2280      	movs	r2, #128	@ 0x80
 8009012:	0003      	movs	r3, r0
 8009014:	0252      	lsls	r2, r2, #9
 8009016:	2000      	movs	r0, #0
 8009018:	4293      	cmp	r3, r2
 800901a:	d201      	bcs.n	8009020 <__hi0bits+0x10>
 800901c:	041b      	lsls	r3, r3, #16
 800901e:	3010      	adds	r0, #16
 8009020:	2280      	movs	r2, #128	@ 0x80
 8009022:	0452      	lsls	r2, r2, #17
 8009024:	4293      	cmp	r3, r2
 8009026:	d201      	bcs.n	800902c <__hi0bits+0x1c>
 8009028:	3008      	adds	r0, #8
 800902a:	021b      	lsls	r3, r3, #8
 800902c:	2280      	movs	r2, #128	@ 0x80
 800902e:	0552      	lsls	r2, r2, #21
 8009030:	4293      	cmp	r3, r2
 8009032:	d201      	bcs.n	8009038 <__hi0bits+0x28>
 8009034:	3004      	adds	r0, #4
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	2280      	movs	r2, #128	@ 0x80
 800903a:	05d2      	lsls	r2, r2, #23
 800903c:	4293      	cmp	r3, r2
 800903e:	d201      	bcs.n	8009044 <__hi0bits+0x34>
 8009040:	3002      	adds	r0, #2
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	2b00      	cmp	r3, #0
 8009046:	db03      	blt.n	8009050 <__hi0bits+0x40>
 8009048:	3001      	adds	r0, #1
 800904a:	4213      	tst	r3, r2
 800904c:	d100      	bne.n	8009050 <__hi0bits+0x40>
 800904e:	2020      	movs	r0, #32
 8009050:	4770      	bx	lr

08009052 <__lo0bits>:
 8009052:	6803      	ldr	r3, [r0, #0]
 8009054:	0001      	movs	r1, r0
 8009056:	2207      	movs	r2, #7
 8009058:	0018      	movs	r0, r3
 800905a:	4010      	ands	r0, r2
 800905c:	4213      	tst	r3, r2
 800905e:	d00d      	beq.n	800907c <__lo0bits+0x2a>
 8009060:	3a06      	subs	r2, #6
 8009062:	2000      	movs	r0, #0
 8009064:	4213      	tst	r3, r2
 8009066:	d105      	bne.n	8009074 <__lo0bits+0x22>
 8009068:	3002      	adds	r0, #2
 800906a:	4203      	tst	r3, r0
 800906c:	d003      	beq.n	8009076 <__lo0bits+0x24>
 800906e:	40d3      	lsrs	r3, r2
 8009070:	0010      	movs	r0, r2
 8009072:	600b      	str	r3, [r1, #0]
 8009074:	4770      	bx	lr
 8009076:	089b      	lsrs	r3, r3, #2
 8009078:	600b      	str	r3, [r1, #0]
 800907a:	e7fb      	b.n	8009074 <__lo0bits+0x22>
 800907c:	b29a      	uxth	r2, r3
 800907e:	2a00      	cmp	r2, #0
 8009080:	d101      	bne.n	8009086 <__lo0bits+0x34>
 8009082:	2010      	movs	r0, #16
 8009084:	0c1b      	lsrs	r3, r3, #16
 8009086:	b2da      	uxtb	r2, r3
 8009088:	2a00      	cmp	r2, #0
 800908a:	d101      	bne.n	8009090 <__lo0bits+0x3e>
 800908c:	3008      	adds	r0, #8
 800908e:	0a1b      	lsrs	r3, r3, #8
 8009090:	071a      	lsls	r2, r3, #28
 8009092:	d101      	bne.n	8009098 <__lo0bits+0x46>
 8009094:	3004      	adds	r0, #4
 8009096:	091b      	lsrs	r3, r3, #4
 8009098:	079a      	lsls	r2, r3, #30
 800909a:	d101      	bne.n	80090a0 <__lo0bits+0x4e>
 800909c:	3002      	adds	r0, #2
 800909e:	089b      	lsrs	r3, r3, #2
 80090a0:	07da      	lsls	r2, r3, #31
 80090a2:	d4e9      	bmi.n	8009078 <__lo0bits+0x26>
 80090a4:	3001      	adds	r0, #1
 80090a6:	085b      	lsrs	r3, r3, #1
 80090a8:	d1e6      	bne.n	8009078 <__lo0bits+0x26>
 80090aa:	2020      	movs	r0, #32
 80090ac:	e7e2      	b.n	8009074 <__lo0bits+0x22>
	...

080090b0 <__i2b>:
 80090b0:	b510      	push	{r4, lr}
 80090b2:	000c      	movs	r4, r1
 80090b4:	2101      	movs	r1, #1
 80090b6:	f7ff feff 	bl	8008eb8 <_Balloc>
 80090ba:	2800      	cmp	r0, #0
 80090bc:	d107      	bne.n	80090ce <__i2b+0x1e>
 80090be:	2146      	movs	r1, #70	@ 0x46
 80090c0:	4c05      	ldr	r4, [pc, #20]	@ (80090d8 <__i2b+0x28>)
 80090c2:	0002      	movs	r2, r0
 80090c4:	4b05      	ldr	r3, [pc, #20]	@ (80090dc <__i2b+0x2c>)
 80090c6:	0020      	movs	r0, r4
 80090c8:	31ff      	adds	r1, #255	@ 0xff
 80090ca:	f000 fd33 	bl	8009b34 <__assert_func>
 80090ce:	2301      	movs	r3, #1
 80090d0:	6144      	str	r4, [r0, #20]
 80090d2:	6103      	str	r3, [r0, #16]
 80090d4:	bd10      	pop	{r4, pc}
 80090d6:	46c0      	nop			@ (mov r8, r8)
 80090d8:	08009ee1 	.word	0x08009ee1
 80090dc:	08009ed0 	.word	0x08009ed0

080090e0 <__multiply>:
 80090e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090e2:	0014      	movs	r4, r2
 80090e4:	690a      	ldr	r2, [r1, #16]
 80090e6:	6923      	ldr	r3, [r4, #16]
 80090e8:	000d      	movs	r5, r1
 80090ea:	b089      	sub	sp, #36	@ 0x24
 80090ec:	429a      	cmp	r2, r3
 80090ee:	db02      	blt.n	80090f6 <__multiply+0x16>
 80090f0:	0023      	movs	r3, r4
 80090f2:	000c      	movs	r4, r1
 80090f4:	001d      	movs	r5, r3
 80090f6:	6927      	ldr	r7, [r4, #16]
 80090f8:	692e      	ldr	r6, [r5, #16]
 80090fa:	6861      	ldr	r1, [r4, #4]
 80090fc:	19bb      	adds	r3, r7, r6
 80090fe:	9300      	str	r3, [sp, #0]
 8009100:	68a3      	ldr	r3, [r4, #8]
 8009102:	19ba      	adds	r2, r7, r6
 8009104:	4293      	cmp	r3, r2
 8009106:	da00      	bge.n	800910a <__multiply+0x2a>
 8009108:	3101      	adds	r1, #1
 800910a:	f7ff fed5 	bl	8008eb8 <_Balloc>
 800910e:	4684      	mov	ip, r0
 8009110:	2800      	cmp	r0, #0
 8009112:	d106      	bne.n	8009122 <__multiply+0x42>
 8009114:	21b1      	movs	r1, #177	@ 0xb1
 8009116:	4662      	mov	r2, ip
 8009118:	4b44      	ldr	r3, [pc, #272]	@ (800922c <__multiply+0x14c>)
 800911a:	4845      	ldr	r0, [pc, #276]	@ (8009230 <__multiply+0x150>)
 800911c:	0049      	lsls	r1, r1, #1
 800911e:	f000 fd09 	bl	8009b34 <__assert_func>
 8009122:	0002      	movs	r2, r0
 8009124:	19bb      	adds	r3, r7, r6
 8009126:	3214      	adds	r2, #20
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	18d3      	adds	r3, r2, r3
 800912c:	9301      	str	r3, [sp, #4]
 800912e:	2100      	movs	r1, #0
 8009130:	0013      	movs	r3, r2
 8009132:	9801      	ldr	r0, [sp, #4]
 8009134:	4283      	cmp	r3, r0
 8009136:	d328      	bcc.n	800918a <__multiply+0xaa>
 8009138:	0023      	movs	r3, r4
 800913a:	00bf      	lsls	r7, r7, #2
 800913c:	3314      	adds	r3, #20
 800913e:	9304      	str	r3, [sp, #16]
 8009140:	3514      	adds	r5, #20
 8009142:	19db      	adds	r3, r3, r7
 8009144:	00b6      	lsls	r6, r6, #2
 8009146:	9302      	str	r3, [sp, #8]
 8009148:	19ab      	adds	r3, r5, r6
 800914a:	9307      	str	r3, [sp, #28]
 800914c:	2304      	movs	r3, #4
 800914e:	9305      	str	r3, [sp, #20]
 8009150:	0023      	movs	r3, r4
 8009152:	9902      	ldr	r1, [sp, #8]
 8009154:	3315      	adds	r3, #21
 8009156:	4299      	cmp	r1, r3
 8009158:	d305      	bcc.n	8009166 <__multiply+0x86>
 800915a:	1b0c      	subs	r4, r1, r4
 800915c:	3c15      	subs	r4, #21
 800915e:	08a4      	lsrs	r4, r4, #2
 8009160:	3401      	adds	r4, #1
 8009162:	00a3      	lsls	r3, r4, #2
 8009164:	9305      	str	r3, [sp, #20]
 8009166:	9b07      	ldr	r3, [sp, #28]
 8009168:	429d      	cmp	r5, r3
 800916a:	d310      	bcc.n	800918e <__multiply+0xae>
 800916c:	9b00      	ldr	r3, [sp, #0]
 800916e:	2b00      	cmp	r3, #0
 8009170:	dd05      	ble.n	800917e <__multiply+0x9e>
 8009172:	9b01      	ldr	r3, [sp, #4]
 8009174:	3b04      	subs	r3, #4
 8009176:	9301      	str	r3, [sp, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d052      	beq.n	8009224 <__multiply+0x144>
 800917e:	4663      	mov	r3, ip
 8009180:	4660      	mov	r0, ip
 8009182:	9a00      	ldr	r2, [sp, #0]
 8009184:	611a      	str	r2, [r3, #16]
 8009186:	b009      	add	sp, #36	@ 0x24
 8009188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800918a:	c302      	stmia	r3!, {r1}
 800918c:	e7d1      	b.n	8009132 <__multiply+0x52>
 800918e:	682c      	ldr	r4, [r5, #0]
 8009190:	b2a4      	uxth	r4, r4
 8009192:	2c00      	cmp	r4, #0
 8009194:	d01f      	beq.n	80091d6 <__multiply+0xf6>
 8009196:	2300      	movs	r3, #0
 8009198:	0017      	movs	r7, r2
 800919a:	9e04      	ldr	r6, [sp, #16]
 800919c:	9303      	str	r3, [sp, #12]
 800919e:	ce08      	ldmia	r6!, {r3}
 80091a0:	6839      	ldr	r1, [r7, #0]
 80091a2:	9306      	str	r3, [sp, #24]
 80091a4:	466b      	mov	r3, sp
 80091a6:	8b1b      	ldrh	r3, [r3, #24]
 80091a8:	b288      	uxth	r0, r1
 80091aa:	4363      	muls	r3, r4
 80091ac:	181b      	adds	r3, r3, r0
 80091ae:	9803      	ldr	r0, [sp, #12]
 80091b0:	0c09      	lsrs	r1, r1, #16
 80091b2:	181b      	adds	r3, r3, r0
 80091b4:	9806      	ldr	r0, [sp, #24]
 80091b6:	0c00      	lsrs	r0, r0, #16
 80091b8:	4360      	muls	r0, r4
 80091ba:	1840      	adds	r0, r0, r1
 80091bc:	0c19      	lsrs	r1, r3, #16
 80091be:	1841      	adds	r1, r0, r1
 80091c0:	0c08      	lsrs	r0, r1, #16
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	0409      	lsls	r1, r1, #16
 80091c6:	4319      	orrs	r1, r3
 80091c8:	9b02      	ldr	r3, [sp, #8]
 80091ca:	9003      	str	r0, [sp, #12]
 80091cc:	c702      	stmia	r7!, {r1}
 80091ce:	42b3      	cmp	r3, r6
 80091d0:	d8e5      	bhi.n	800919e <__multiply+0xbe>
 80091d2:	9b05      	ldr	r3, [sp, #20]
 80091d4:	50d0      	str	r0, [r2, r3]
 80091d6:	682c      	ldr	r4, [r5, #0]
 80091d8:	0c24      	lsrs	r4, r4, #16
 80091da:	d020      	beq.n	800921e <__multiply+0x13e>
 80091dc:	2100      	movs	r1, #0
 80091de:	0010      	movs	r0, r2
 80091e0:	6813      	ldr	r3, [r2, #0]
 80091e2:	9e04      	ldr	r6, [sp, #16]
 80091e4:	9103      	str	r1, [sp, #12]
 80091e6:	6831      	ldr	r1, [r6, #0]
 80091e8:	6807      	ldr	r7, [r0, #0]
 80091ea:	b289      	uxth	r1, r1
 80091ec:	4361      	muls	r1, r4
 80091ee:	0c3f      	lsrs	r7, r7, #16
 80091f0:	19c9      	adds	r1, r1, r7
 80091f2:	9f03      	ldr	r7, [sp, #12]
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	19c9      	adds	r1, r1, r7
 80091f8:	040f      	lsls	r7, r1, #16
 80091fa:	431f      	orrs	r7, r3
 80091fc:	6007      	str	r7, [r0, #0]
 80091fe:	ce80      	ldmia	r6!, {r7}
 8009200:	6843      	ldr	r3, [r0, #4]
 8009202:	0c3f      	lsrs	r7, r7, #16
 8009204:	4367      	muls	r7, r4
 8009206:	b29b      	uxth	r3, r3
 8009208:	0c09      	lsrs	r1, r1, #16
 800920a:	18fb      	adds	r3, r7, r3
 800920c:	185b      	adds	r3, r3, r1
 800920e:	0c19      	lsrs	r1, r3, #16
 8009210:	9103      	str	r1, [sp, #12]
 8009212:	9902      	ldr	r1, [sp, #8]
 8009214:	3004      	adds	r0, #4
 8009216:	42b1      	cmp	r1, r6
 8009218:	d8e5      	bhi.n	80091e6 <__multiply+0x106>
 800921a:	9905      	ldr	r1, [sp, #20]
 800921c:	5053      	str	r3, [r2, r1]
 800921e:	3504      	adds	r5, #4
 8009220:	3204      	adds	r2, #4
 8009222:	e7a0      	b.n	8009166 <__multiply+0x86>
 8009224:	9b00      	ldr	r3, [sp, #0]
 8009226:	3b01      	subs	r3, #1
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	e79f      	b.n	800916c <__multiply+0x8c>
 800922c:	08009ed0 	.word	0x08009ed0
 8009230:	08009ee1 	.word	0x08009ee1

08009234 <__pow5mult>:
 8009234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009236:	2303      	movs	r3, #3
 8009238:	0015      	movs	r5, r2
 800923a:	0007      	movs	r7, r0
 800923c:	000e      	movs	r6, r1
 800923e:	401a      	ands	r2, r3
 8009240:	421d      	tst	r5, r3
 8009242:	d008      	beq.n	8009256 <__pow5mult+0x22>
 8009244:	4925      	ldr	r1, [pc, #148]	@ (80092dc <__pow5mult+0xa8>)
 8009246:	3a01      	subs	r2, #1
 8009248:	0092      	lsls	r2, r2, #2
 800924a:	5852      	ldr	r2, [r2, r1]
 800924c:	2300      	movs	r3, #0
 800924e:	0031      	movs	r1, r6
 8009250:	f7ff fe9a 	bl	8008f88 <__multadd>
 8009254:	0006      	movs	r6, r0
 8009256:	10ad      	asrs	r5, r5, #2
 8009258:	d03d      	beq.n	80092d6 <__pow5mult+0xa2>
 800925a:	69fc      	ldr	r4, [r7, #28]
 800925c:	2c00      	cmp	r4, #0
 800925e:	d10f      	bne.n	8009280 <__pow5mult+0x4c>
 8009260:	2010      	movs	r0, #16
 8009262:	f7ff fd6d 	bl	8008d40 <malloc>
 8009266:	1e02      	subs	r2, r0, #0
 8009268:	61f8      	str	r0, [r7, #28]
 800926a:	d105      	bne.n	8009278 <__pow5mult+0x44>
 800926c:	21b4      	movs	r1, #180	@ 0xb4
 800926e:	4b1c      	ldr	r3, [pc, #112]	@ (80092e0 <__pow5mult+0xac>)
 8009270:	481c      	ldr	r0, [pc, #112]	@ (80092e4 <__pow5mult+0xb0>)
 8009272:	31ff      	adds	r1, #255	@ 0xff
 8009274:	f000 fc5e 	bl	8009b34 <__assert_func>
 8009278:	6044      	str	r4, [r0, #4]
 800927a:	6084      	str	r4, [r0, #8]
 800927c:	6004      	str	r4, [r0, #0]
 800927e:	60c4      	str	r4, [r0, #12]
 8009280:	69fb      	ldr	r3, [r7, #28]
 8009282:	689c      	ldr	r4, [r3, #8]
 8009284:	9301      	str	r3, [sp, #4]
 8009286:	2c00      	cmp	r4, #0
 8009288:	d108      	bne.n	800929c <__pow5mult+0x68>
 800928a:	0038      	movs	r0, r7
 800928c:	4916      	ldr	r1, [pc, #88]	@ (80092e8 <__pow5mult+0xb4>)
 800928e:	f7ff ff0f 	bl	80090b0 <__i2b>
 8009292:	9b01      	ldr	r3, [sp, #4]
 8009294:	0004      	movs	r4, r0
 8009296:	6098      	str	r0, [r3, #8]
 8009298:	2300      	movs	r3, #0
 800929a:	6003      	str	r3, [r0, #0]
 800929c:	2301      	movs	r3, #1
 800929e:	421d      	tst	r5, r3
 80092a0:	d00a      	beq.n	80092b8 <__pow5mult+0x84>
 80092a2:	0031      	movs	r1, r6
 80092a4:	0022      	movs	r2, r4
 80092a6:	0038      	movs	r0, r7
 80092a8:	f7ff ff1a 	bl	80090e0 <__multiply>
 80092ac:	0031      	movs	r1, r6
 80092ae:	9001      	str	r0, [sp, #4]
 80092b0:	0038      	movs	r0, r7
 80092b2:	f7ff fe45 	bl	8008f40 <_Bfree>
 80092b6:	9e01      	ldr	r6, [sp, #4]
 80092b8:	106d      	asrs	r5, r5, #1
 80092ba:	d00c      	beq.n	80092d6 <__pow5mult+0xa2>
 80092bc:	6820      	ldr	r0, [r4, #0]
 80092be:	2800      	cmp	r0, #0
 80092c0:	d107      	bne.n	80092d2 <__pow5mult+0x9e>
 80092c2:	0022      	movs	r2, r4
 80092c4:	0021      	movs	r1, r4
 80092c6:	0038      	movs	r0, r7
 80092c8:	f7ff ff0a 	bl	80090e0 <__multiply>
 80092cc:	2300      	movs	r3, #0
 80092ce:	6020      	str	r0, [r4, #0]
 80092d0:	6003      	str	r3, [r0, #0]
 80092d2:	0004      	movs	r4, r0
 80092d4:	e7e2      	b.n	800929c <__pow5mult+0x68>
 80092d6:	0030      	movs	r0, r6
 80092d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80092da:	46c0      	nop			@ (mov r8, r8)
 80092dc:	08009f94 	.word	0x08009f94
 80092e0:	08009e61 	.word	0x08009e61
 80092e4:	08009ee1 	.word	0x08009ee1
 80092e8:	00000271 	.word	0x00000271

080092ec <__lshift>:
 80092ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092ee:	000c      	movs	r4, r1
 80092f0:	0016      	movs	r6, r2
 80092f2:	6923      	ldr	r3, [r4, #16]
 80092f4:	1157      	asrs	r7, r2, #5
 80092f6:	b085      	sub	sp, #20
 80092f8:	18fb      	adds	r3, r7, r3
 80092fa:	9301      	str	r3, [sp, #4]
 80092fc:	3301      	adds	r3, #1
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	6849      	ldr	r1, [r1, #4]
 8009302:	68a3      	ldr	r3, [r4, #8]
 8009304:	9002      	str	r0, [sp, #8]
 8009306:	9a00      	ldr	r2, [sp, #0]
 8009308:	4293      	cmp	r3, r2
 800930a:	db10      	blt.n	800932e <__lshift+0x42>
 800930c:	9802      	ldr	r0, [sp, #8]
 800930e:	f7ff fdd3 	bl	8008eb8 <_Balloc>
 8009312:	2300      	movs	r3, #0
 8009314:	0001      	movs	r1, r0
 8009316:	0005      	movs	r5, r0
 8009318:	001a      	movs	r2, r3
 800931a:	3114      	adds	r1, #20
 800931c:	4298      	cmp	r0, r3
 800931e:	d10c      	bne.n	800933a <__lshift+0x4e>
 8009320:	21ef      	movs	r1, #239	@ 0xef
 8009322:	002a      	movs	r2, r5
 8009324:	4b25      	ldr	r3, [pc, #148]	@ (80093bc <__lshift+0xd0>)
 8009326:	4826      	ldr	r0, [pc, #152]	@ (80093c0 <__lshift+0xd4>)
 8009328:	0049      	lsls	r1, r1, #1
 800932a:	f000 fc03 	bl	8009b34 <__assert_func>
 800932e:	3101      	adds	r1, #1
 8009330:	005b      	lsls	r3, r3, #1
 8009332:	e7e8      	b.n	8009306 <__lshift+0x1a>
 8009334:	0098      	lsls	r0, r3, #2
 8009336:	500a      	str	r2, [r1, r0]
 8009338:	3301      	adds	r3, #1
 800933a:	42bb      	cmp	r3, r7
 800933c:	dbfa      	blt.n	8009334 <__lshift+0x48>
 800933e:	43fb      	mvns	r3, r7
 8009340:	17db      	asrs	r3, r3, #31
 8009342:	401f      	ands	r7, r3
 8009344:	00bf      	lsls	r7, r7, #2
 8009346:	0023      	movs	r3, r4
 8009348:	201f      	movs	r0, #31
 800934a:	19c9      	adds	r1, r1, r7
 800934c:	0037      	movs	r7, r6
 800934e:	6922      	ldr	r2, [r4, #16]
 8009350:	3314      	adds	r3, #20
 8009352:	0092      	lsls	r2, r2, #2
 8009354:	189a      	adds	r2, r3, r2
 8009356:	4007      	ands	r7, r0
 8009358:	4206      	tst	r6, r0
 800935a:	d029      	beq.n	80093b0 <__lshift+0xc4>
 800935c:	3001      	adds	r0, #1
 800935e:	1bc0      	subs	r0, r0, r7
 8009360:	9003      	str	r0, [sp, #12]
 8009362:	468c      	mov	ip, r1
 8009364:	2000      	movs	r0, #0
 8009366:	681e      	ldr	r6, [r3, #0]
 8009368:	40be      	lsls	r6, r7
 800936a:	4306      	orrs	r6, r0
 800936c:	4660      	mov	r0, ip
 800936e:	c040      	stmia	r0!, {r6}
 8009370:	4684      	mov	ip, r0
 8009372:	9e03      	ldr	r6, [sp, #12]
 8009374:	cb01      	ldmia	r3!, {r0}
 8009376:	40f0      	lsrs	r0, r6
 8009378:	429a      	cmp	r2, r3
 800937a:	d8f4      	bhi.n	8009366 <__lshift+0x7a>
 800937c:	0026      	movs	r6, r4
 800937e:	3615      	adds	r6, #21
 8009380:	2304      	movs	r3, #4
 8009382:	42b2      	cmp	r2, r6
 8009384:	d304      	bcc.n	8009390 <__lshift+0xa4>
 8009386:	1b13      	subs	r3, r2, r4
 8009388:	3b15      	subs	r3, #21
 800938a:	089b      	lsrs	r3, r3, #2
 800938c:	3301      	adds	r3, #1
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	50c8      	str	r0, [r1, r3]
 8009392:	2800      	cmp	r0, #0
 8009394:	d002      	beq.n	800939c <__lshift+0xb0>
 8009396:	9b01      	ldr	r3, [sp, #4]
 8009398:	3302      	adds	r3, #2
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	9b00      	ldr	r3, [sp, #0]
 800939e:	9802      	ldr	r0, [sp, #8]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	0021      	movs	r1, r4
 80093a4:	612b      	str	r3, [r5, #16]
 80093a6:	f7ff fdcb 	bl	8008f40 <_Bfree>
 80093aa:	0028      	movs	r0, r5
 80093ac:	b005      	add	sp, #20
 80093ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093b0:	cb01      	ldmia	r3!, {r0}
 80093b2:	c101      	stmia	r1!, {r0}
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d8fb      	bhi.n	80093b0 <__lshift+0xc4>
 80093b8:	e7f0      	b.n	800939c <__lshift+0xb0>
 80093ba:	46c0      	nop			@ (mov r8, r8)
 80093bc:	08009ed0 	.word	0x08009ed0
 80093c0:	08009ee1 	.word	0x08009ee1

080093c4 <__mcmp>:
 80093c4:	b530      	push	{r4, r5, lr}
 80093c6:	690b      	ldr	r3, [r1, #16]
 80093c8:	6904      	ldr	r4, [r0, #16]
 80093ca:	0002      	movs	r2, r0
 80093cc:	1ae0      	subs	r0, r4, r3
 80093ce:	429c      	cmp	r4, r3
 80093d0:	d10f      	bne.n	80093f2 <__mcmp+0x2e>
 80093d2:	3214      	adds	r2, #20
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	3114      	adds	r1, #20
 80093d8:	0014      	movs	r4, r2
 80093da:	18c9      	adds	r1, r1, r3
 80093dc:	18d2      	adds	r2, r2, r3
 80093de:	3a04      	subs	r2, #4
 80093e0:	3904      	subs	r1, #4
 80093e2:	6815      	ldr	r5, [r2, #0]
 80093e4:	680b      	ldr	r3, [r1, #0]
 80093e6:	429d      	cmp	r5, r3
 80093e8:	d004      	beq.n	80093f4 <__mcmp+0x30>
 80093ea:	2001      	movs	r0, #1
 80093ec:	429d      	cmp	r5, r3
 80093ee:	d200      	bcs.n	80093f2 <__mcmp+0x2e>
 80093f0:	3802      	subs	r0, #2
 80093f2:	bd30      	pop	{r4, r5, pc}
 80093f4:	4294      	cmp	r4, r2
 80093f6:	d3f2      	bcc.n	80093de <__mcmp+0x1a>
 80093f8:	e7fb      	b.n	80093f2 <__mcmp+0x2e>
	...

080093fc <__mdiff>:
 80093fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093fe:	000c      	movs	r4, r1
 8009400:	b087      	sub	sp, #28
 8009402:	9000      	str	r0, [sp, #0]
 8009404:	0011      	movs	r1, r2
 8009406:	0020      	movs	r0, r4
 8009408:	0017      	movs	r7, r2
 800940a:	f7ff ffdb 	bl	80093c4 <__mcmp>
 800940e:	1e05      	subs	r5, r0, #0
 8009410:	d110      	bne.n	8009434 <__mdiff+0x38>
 8009412:	0001      	movs	r1, r0
 8009414:	9800      	ldr	r0, [sp, #0]
 8009416:	f7ff fd4f 	bl	8008eb8 <_Balloc>
 800941a:	1e02      	subs	r2, r0, #0
 800941c:	d104      	bne.n	8009428 <__mdiff+0x2c>
 800941e:	4b40      	ldr	r3, [pc, #256]	@ (8009520 <__mdiff+0x124>)
 8009420:	4840      	ldr	r0, [pc, #256]	@ (8009524 <__mdiff+0x128>)
 8009422:	4941      	ldr	r1, [pc, #260]	@ (8009528 <__mdiff+0x12c>)
 8009424:	f000 fb86 	bl	8009b34 <__assert_func>
 8009428:	2301      	movs	r3, #1
 800942a:	6145      	str	r5, [r0, #20]
 800942c:	6103      	str	r3, [r0, #16]
 800942e:	0010      	movs	r0, r2
 8009430:	b007      	add	sp, #28
 8009432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009434:	2600      	movs	r6, #0
 8009436:	42b0      	cmp	r0, r6
 8009438:	da03      	bge.n	8009442 <__mdiff+0x46>
 800943a:	0023      	movs	r3, r4
 800943c:	003c      	movs	r4, r7
 800943e:	001f      	movs	r7, r3
 8009440:	3601      	adds	r6, #1
 8009442:	6861      	ldr	r1, [r4, #4]
 8009444:	9800      	ldr	r0, [sp, #0]
 8009446:	f7ff fd37 	bl	8008eb8 <_Balloc>
 800944a:	1e02      	subs	r2, r0, #0
 800944c:	d103      	bne.n	8009456 <__mdiff+0x5a>
 800944e:	4b34      	ldr	r3, [pc, #208]	@ (8009520 <__mdiff+0x124>)
 8009450:	4834      	ldr	r0, [pc, #208]	@ (8009524 <__mdiff+0x128>)
 8009452:	4936      	ldr	r1, [pc, #216]	@ (800952c <__mdiff+0x130>)
 8009454:	e7e6      	b.n	8009424 <__mdiff+0x28>
 8009456:	6923      	ldr	r3, [r4, #16]
 8009458:	3414      	adds	r4, #20
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	18e3      	adds	r3, r4, r3
 8009460:	0021      	movs	r1, r4
 8009462:	9401      	str	r4, [sp, #4]
 8009464:	003c      	movs	r4, r7
 8009466:	9302      	str	r3, [sp, #8]
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	3414      	adds	r4, #20
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	18e3      	adds	r3, r4, r3
 8009470:	9303      	str	r3, [sp, #12]
 8009472:	0003      	movs	r3, r0
 8009474:	60c6      	str	r6, [r0, #12]
 8009476:	468c      	mov	ip, r1
 8009478:	2000      	movs	r0, #0
 800947a:	3314      	adds	r3, #20
 800947c:	9304      	str	r3, [sp, #16]
 800947e:	9305      	str	r3, [sp, #20]
 8009480:	4663      	mov	r3, ip
 8009482:	cb20      	ldmia	r3!, {r5}
 8009484:	b2a9      	uxth	r1, r5
 8009486:	000e      	movs	r6, r1
 8009488:	469c      	mov	ip, r3
 800948a:	cc08      	ldmia	r4!, {r3}
 800948c:	0c2d      	lsrs	r5, r5, #16
 800948e:	b299      	uxth	r1, r3
 8009490:	1a71      	subs	r1, r6, r1
 8009492:	1809      	adds	r1, r1, r0
 8009494:	0c1b      	lsrs	r3, r3, #16
 8009496:	1408      	asrs	r0, r1, #16
 8009498:	1aeb      	subs	r3, r5, r3
 800949a:	181b      	adds	r3, r3, r0
 800949c:	1418      	asrs	r0, r3, #16
 800949e:	b289      	uxth	r1, r1
 80094a0:	041b      	lsls	r3, r3, #16
 80094a2:	4319      	orrs	r1, r3
 80094a4:	9b05      	ldr	r3, [sp, #20]
 80094a6:	c302      	stmia	r3!, {r1}
 80094a8:	9305      	str	r3, [sp, #20]
 80094aa:	9b03      	ldr	r3, [sp, #12]
 80094ac:	42a3      	cmp	r3, r4
 80094ae:	d8e7      	bhi.n	8009480 <__mdiff+0x84>
 80094b0:	0039      	movs	r1, r7
 80094b2:	9c03      	ldr	r4, [sp, #12]
 80094b4:	3115      	adds	r1, #21
 80094b6:	2304      	movs	r3, #4
 80094b8:	428c      	cmp	r4, r1
 80094ba:	d304      	bcc.n	80094c6 <__mdiff+0xca>
 80094bc:	1be3      	subs	r3, r4, r7
 80094be:	3b15      	subs	r3, #21
 80094c0:	089b      	lsrs	r3, r3, #2
 80094c2:	3301      	adds	r3, #1
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	9901      	ldr	r1, [sp, #4]
 80094c8:	18cd      	adds	r5, r1, r3
 80094ca:	9904      	ldr	r1, [sp, #16]
 80094cc:	002e      	movs	r6, r5
 80094ce:	18cb      	adds	r3, r1, r3
 80094d0:	001f      	movs	r7, r3
 80094d2:	9902      	ldr	r1, [sp, #8]
 80094d4:	428e      	cmp	r6, r1
 80094d6:	d311      	bcc.n	80094fc <__mdiff+0x100>
 80094d8:	9c02      	ldr	r4, [sp, #8]
 80094da:	1ee9      	subs	r1, r5, #3
 80094dc:	2000      	movs	r0, #0
 80094de:	428c      	cmp	r4, r1
 80094e0:	d304      	bcc.n	80094ec <__mdiff+0xf0>
 80094e2:	0021      	movs	r1, r4
 80094e4:	3103      	adds	r1, #3
 80094e6:	1b49      	subs	r1, r1, r5
 80094e8:	0889      	lsrs	r1, r1, #2
 80094ea:	0088      	lsls	r0, r1, #2
 80094ec:	181b      	adds	r3, r3, r0
 80094ee:	3b04      	subs	r3, #4
 80094f0:	6819      	ldr	r1, [r3, #0]
 80094f2:	2900      	cmp	r1, #0
 80094f4:	d010      	beq.n	8009518 <__mdiff+0x11c>
 80094f6:	9b00      	ldr	r3, [sp, #0]
 80094f8:	6113      	str	r3, [r2, #16]
 80094fa:	e798      	b.n	800942e <__mdiff+0x32>
 80094fc:	4684      	mov	ip, r0
 80094fe:	ce02      	ldmia	r6!, {r1}
 8009500:	b288      	uxth	r0, r1
 8009502:	4460      	add	r0, ip
 8009504:	1400      	asrs	r0, r0, #16
 8009506:	0c0c      	lsrs	r4, r1, #16
 8009508:	1904      	adds	r4, r0, r4
 800950a:	4461      	add	r1, ip
 800950c:	1420      	asrs	r0, r4, #16
 800950e:	b289      	uxth	r1, r1
 8009510:	0424      	lsls	r4, r4, #16
 8009512:	4321      	orrs	r1, r4
 8009514:	c702      	stmia	r7!, {r1}
 8009516:	e7dc      	b.n	80094d2 <__mdiff+0xd6>
 8009518:	9900      	ldr	r1, [sp, #0]
 800951a:	3901      	subs	r1, #1
 800951c:	9100      	str	r1, [sp, #0]
 800951e:	e7e6      	b.n	80094ee <__mdiff+0xf2>
 8009520:	08009ed0 	.word	0x08009ed0
 8009524:	08009ee1 	.word	0x08009ee1
 8009528:	00000237 	.word	0x00000237
 800952c:	00000245 	.word	0x00000245

08009530 <__d2b>:
 8009530:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009532:	2101      	movs	r1, #1
 8009534:	0016      	movs	r6, r2
 8009536:	001f      	movs	r7, r3
 8009538:	f7ff fcbe 	bl	8008eb8 <_Balloc>
 800953c:	1e04      	subs	r4, r0, #0
 800953e:	d105      	bne.n	800954c <__d2b+0x1c>
 8009540:	0022      	movs	r2, r4
 8009542:	4b25      	ldr	r3, [pc, #148]	@ (80095d8 <__d2b+0xa8>)
 8009544:	4825      	ldr	r0, [pc, #148]	@ (80095dc <__d2b+0xac>)
 8009546:	4926      	ldr	r1, [pc, #152]	@ (80095e0 <__d2b+0xb0>)
 8009548:	f000 faf4 	bl	8009b34 <__assert_func>
 800954c:	033b      	lsls	r3, r7, #12
 800954e:	007d      	lsls	r5, r7, #1
 8009550:	0b1b      	lsrs	r3, r3, #12
 8009552:	0d6d      	lsrs	r5, r5, #21
 8009554:	d002      	beq.n	800955c <__d2b+0x2c>
 8009556:	2280      	movs	r2, #128	@ 0x80
 8009558:	0352      	lsls	r2, r2, #13
 800955a:	4313      	orrs	r3, r2
 800955c:	9301      	str	r3, [sp, #4]
 800955e:	2e00      	cmp	r6, #0
 8009560:	d025      	beq.n	80095ae <__d2b+0x7e>
 8009562:	4668      	mov	r0, sp
 8009564:	9600      	str	r6, [sp, #0]
 8009566:	f7ff fd74 	bl	8009052 <__lo0bits>
 800956a:	9b01      	ldr	r3, [sp, #4]
 800956c:	9900      	ldr	r1, [sp, #0]
 800956e:	2800      	cmp	r0, #0
 8009570:	d01b      	beq.n	80095aa <__d2b+0x7a>
 8009572:	2220      	movs	r2, #32
 8009574:	001e      	movs	r6, r3
 8009576:	1a12      	subs	r2, r2, r0
 8009578:	4096      	lsls	r6, r2
 800957a:	0032      	movs	r2, r6
 800957c:	40c3      	lsrs	r3, r0
 800957e:	430a      	orrs	r2, r1
 8009580:	6162      	str	r2, [r4, #20]
 8009582:	9301      	str	r3, [sp, #4]
 8009584:	9e01      	ldr	r6, [sp, #4]
 8009586:	61a6      	str	r6, [r4, #24]
 8009588:	1e73      	subs	r3, r6, #1
 800958a:	419e      	sbcs	r6, r3
 800958c:	3601      	adds	r6, #1
 800958e:	6126      	str	r6, [r4, #16]
 8009590:	2d00      	cmp	r5, #0
 8009592:	d014      	beq.n	80095be <__d2b+0x8e>
 8009594:	2635      	movs	r6, #53	@ 0x35
 8009596:	4b13      	ldr	r3, [pc, #76]	@ (80095e4 <__d2b+0xb4>)
 8009598:	18ed      	adds	r5, r5, r3
 800959a:	9b08      	ldr	r3, [sp, #32]
 800959c:	182d      	adds	r5, r5, r0
 800959e:	601d      	str	r5, [r3, #0]
 80095a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a2:	1a36      	subs	r6, r6, r0
 80095a4:	601e      	str	r6, [r3, #0]
 80095a6:	0020      	movs	r0, r4
 80095a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80095aa:	6161      	str	r1, [r4, #20]
 80095ac:	e7ea      	b.n	8009584 <__d2b+0x54>
 80095ae:	a801      	add	r0, sp, #4
 80095b0:	f7ff fd4f 	bl	8009052 <__lo0bits>
 80095b4:	9b01      	ldr	r3, [sp, #4]
 80095b6:	2601      	movs	r6, #1
 80095b8:	6163      	str	r3, [r4, #20]
 80095ba:	3020      	adds	r0, #32
 80095bc:	e7e7      	b.n	800958e <__d2b+0x5e>
 80095be:	4b0a      	ldr	r3, [pc, #40]	@ (80095e8 <__d2b+0xb8>)
 80095c0:	18c0      	adds	r0, r0, r3
 80095c2:	9b08      	ldr	r3, [sp, #32]
 80095c4:	6018      	str	r0, [r3, #0]
 80095c6:	4b09      	ldr	r3, [pc, #36]	@ (80095ec <__d2b+0xbc>)
 80095c8:	18f3      	adds	r3, r6, r3
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	18e3      	adds	r3, r4, r3
 80095ce:	6958      	ldr	r0, [r3, #20]
 80095d0:	f7ff fd1e 	bl	8009010 <__hi0bits>
 80095d4:	0176      	lsls	r6, r6, #5
 80095d6:	e7e3      	b.n	80095a0 <__d2b+0x70>
 80095d8:	08009ed0 	.word	0x08009ed0
 80095dc:	08009ee1 	.word	0x08009ee1
 80095e0:	0000030f 	.word	0x0000030f
 80095e4:	fffffbcd 	.word	0xfffffbcd
 80095e8:	fffffbce 	.word	0xfffffbce
 80095ec:	3fffffff 	.word	0x3fffffff

080095f0 <__sfputc_r>:
 80095f0:	6893      	ldr	r3, [r2, #8]
 80095f2:	b510      	push	{r4, lr}
 80095f4:	3b01      	subs	r3, #1
 80095f6:	6093      	str	r3, [r2, #8]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	da04      	bge.n	8009606 <__sfputc_r+0x16>
 80095fc:	6994      	ldr	r4, [r2, #24]
 80095fe:	42a3      	cmp	r3, r4
 8009600:	db07      	blt.n	8009612 <__sfputc_r+0x22>
 8009602:	290a      	cmp	r1, #10
 8009604:	d005      	beq.n	8009612 <__sfputc_r+0x22>
 8009606:	6813      	ldr	r3, [r2, #0]
 8009608:	1c58      	adds	r0, r3, #1
 800960a:	6010      	str	r0, [r2, #0]
 800960c:	7019      	strb	r1, [r3, #0]
 800960e:	0008      	movs	r0, r1
 8009610:	bd10      	pop	{r4, pc}
 8009612:	f7fe fba3 	bl	8007d5c <__swbuf_r>
 8009616:	0001      	movs	r1, r0
 8009618:	e7f9      	b.n	800960e <__sfputc_r+0x1e>

0800961a <__sfputs_r>:
 800961a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800961c:	0006      	movs	r6, r0
 800961e:	000f      	movs	r7, r1
 8009620:	0014      	movs	r4, r2
 8009622:	18d5      	adds	r5, r2, r3
 8009624:	42ac      	cmp	r4, r5
 8009626:	d101      	bne.n	800962c <__sfputs_r+0x12>
 8009628:	2000      	movs	r0, #0
 800962a:	e007      	b.n	800963c <__sfputs_r+0x22>
 800962c:	7821      	ldrb	r1, [r4, #0]
 800962e:	003a      	movs	r2, r7
 8009630:	0030      	movs	r0, r6
 8009632:	f7ff ffdd 	bl	80095f0 <__sfputc_r>
 8009636:	3401      	adds	r4, #1
 8009638:	1c43      	adds	r3, r0, #1
 800963a:	d1f3      	bne.n	8009624 <__sfputs_r+0xa>
 800963c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009640 <_vfiprintf_r>:
 8009640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009642:	b0a1      	sub	sp, #132	@ 0x84
 8009644:	000f      	movs	r7, r1
 8009646:	0015      	movs	r5, r2
 8009648:	001e      	movs	r6, r3
 800964a:	9003      	str	r0, [sp, #12]
 800964c:	2800      	cmp	r0, #0
 800964e:	d004      	beq.n	800965a <_vfiprintf_r+0x1a>
 8009650:	6a03      	ldr	r3, [r0, #32]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d101      	bne.n	800965a <_vfiprintf_r+0x1a>
 8009656:	f7fe fa91 	bl	8007b7c <__sinit>
 800965a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800965c:	07db      	lsls	r3, r3, #31
 800965e:	d405      	bmi.n	800966c <_vfiprintf_r+0x2c>
 8009660:	89bb      	ldrh	r3, [r7, #12]
 8009662:	059b      	lsls	r3, r3, #22
 8009664:	d402      	bmi.n	800966c <_vfiprintf_r+0x2c>
 8009666:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009668:	f7fe fc9d 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 800966c:	89bb      	ldrh	r3, [r7, #12]
 800966e:	071b      	lsls	r3, r3, #28
 8009670:	d502      	bpl.n	8009678 <_vfiprintf_r+0x38>
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d113      	bne.n	80096a0 <_vfiprintf_r+0x60>
 8009678:	0039      	movs	r1, r7
 800967a:	9803      	ldr	r0, [sp, #12]
 800967c:	f7fe fbb0 	bl	8007de0 <__swsetup_r>
 8009680:	2800      	cmp	r0, #0
 8009682:	d00d      	beq.n	80096a0 <_vfiprintf_r+0x60>
 8009684:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009686:	07db      	lsls	r3, r3, #31
 8009688:	d503      	bpl.n	8009692 <_vfiprintf_r+0x52>
 800968a:	2001      	movs	r0, #1
 800968c:	4240      	negs	r0, r0
 800968e:	b021      	add	sp, #132	@ 0x84
 8009690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009692:	89bb      	ldrh	r3, [r7, #12]
 8009694:	059b      	lsls	r3, r3, #22
 8009696:	d4f8      	bmi.n	800968a <_vfiprintf_r+0x4a>
 8009698:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800969a:	f7fe fc85 	bl	8007fa8 <__retarget_lock_release_recursive>
 800969e:	e7f4      	b.n	800968a <_vfiprintf_r+0x4a>
 80096a0:	2300      	movs	r3, #0
 80096a2:	ac08      	add	r4, sp, #32
 80096a4:	6163      	str	r3, [r4, #20]
 80096a6:	3320      	adds	r3, #32
 80096a8:	7663      	strb	r3, [r4, #25]
 80096aa:	3310      	adds	r3, #16
 80096ac:	76a3      	strb	r3, [r4, #26]
 80096ae:	9607      	str	r6, [sp, #28]
 80096b0:	002e      	movs	r6, r5
 80096b2:	7833      	ldrb	r3, [r6, #0]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d001      	beq.n	80096bc <_vfiprintf_r+0x7c>
 80096b8:	2b25      	cmp	r3, #37	@ 0x25
 80096ba:	d148      	bne.n	800974e <_vfiprintf_r+0x10e>
 80096bc:	1b73      	subs	r3, r6, r5
 80096be:	9305      	str	r3, [sp, #20]
 80096c0:	42ae      	cmp	r6, r5
 80096c2:	d00b      	beq.n	80096dc <_vfiprintf_r+0x9c>
 80096c4:	002a      	movs	r2, r5
 80096c6:	0039      	movs	r1, r7
 80096c8:	9803      	ldr	r0, [sp, #12]
 80096ca:	f7ff ffa6 	bl	800961a <__sfputs_r>
 80096ce:	3001      	adds	r0, #1
 80096d0:	d100      	bne.n	80096d4 <_vfiprintf_r+0x94>
 80096d2:	e0ae      	b.n	8009832 <_vfiprintf_r+0x1f2>
 80096d4:	6963      	ldr	r3, [r4, #20]
 80096d6:	9a05      	ldr	r2, [sp, #20]
 80096d8:	189b      	adds	r3, r3, r2
 80096da:	6163      	str	r3, [r4, #20]
 80096dc:	7833      	ldrb	r3, [r6, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d100      	bne.n	80096e4 <_vfiprintf_r+0xa4>
 80096e2:	e0a6      	b.n	8009832 <_vfiprintf_r+0x1f2>
 80096e4:	2201      	movs	r2, #1
 80096e6:	2300      	movs	r3, #0
 80096e8:	4252      	negs	r2, r2
 80096ea:	6062      	str	r2, [r4, #4]
 80096ec:	a904      	add	r1, sp, #16
 80096ee:	3254      	adds	r2, #84	@ 0x54
 80096f0:	1852      	adds	r2, r2, r1
 80096f2:	1c75      	adds	r5, r6, #1
 80096f4:	6023      	str	r3, [r4, #0]
 80096f6:	60e3      	str	r3, [r4, #12]
 80096f8:	60a3      	str	r3, [r4, #8]
 80096fa:	7013      	strb	r3, [r2, #0]
 80096fc:	65a3      	str	r3, [r4, #88]	@ 0x58
 80096fe:	4b59      	ldr	r3, [pc, #356]	@ (8009864 <_vfiprintf_r+0x224>)
 8009700:	2205      	movs	r2, #5
 8009702:	0018      	movs	r0, r3
 8009704:	7829      	ldrb	r1, [r5, #0]
 8009706:	9305      	str	r3, [sp, #20]
 8009708:	f7fe fc4f 	bl	8007faa <memchr>
 800970c:	1c6e      	adds	r6, r5, #1
 800970e:	2800      	cmp	r0, #0
 8009710:	d11f      	bne.n	8009752 <_vfiprintf_r+0x112>
 8009712:	6822      	ldr	r2, [r4, #0]
 8009714:	06d3      	lsls	r3, r2, #27
 8009716:	d504      	bpl.n	8009722 <_vfiprintf_r+0xe2>
 8009718:	2353      	movs	r3, #83	@ 0x53
 800971a:	a904      	add	r1, sp, #16
 800971c:	185b      	adds	r3, r3, r1
 800971e:	2120      	movs	r1, #32
 8009720:	7019      	strb	r1, [r3, #0]
 8009722:	0713      	lsls	r3, r2, #28
 8009724:	d504      	bpl.n	8009730 <_vfiprintf_r+0xf0>
 8009726:	2353      	movs	r3, #83	@ 0x53
 8009728:	a904      	add	r1, sp, #16
 800972a:	185b      	adds	r3, r3, r1
 800972c:	212b      	movs	r1, #43	@ 0x2b
 800972e:	7019      	strb	r1, [r3, #0]
 8009730:	782b      	ldrb	r3, [r5, #0]
 8009732:	2b2a      	cmp	r3, #42	@ 0x2a
 8009734:	d016      	beq.n	8009764 <_vfiprintf_r+0x124>
 8009736:	002e      	movs	r6, r5
 8009738:	2100      	movs	r1, #0
 800973a:	200a      	movs	r0, #10
 800973c:	68e3      	ldr	r3, [r4, #12]
 800973e:	7832      	ldrb	r2, [r6, #0]
 8009740:	1c75      	adds	r5, r6, #1
 8009742:	3a30      	subs	r2, #48	@ 0x30
 8009744:	2a09      	cmp	r2, #9
 8009746:	d950      	bls.n	80097ea <_vfiprintf_r+0x1aa>
 8009748:	2900      	cmp	r1, #0
 800974a:	d111      	bne.n	8009770 <_vfiprintf_r+0x130>
 800974c:	e017      	b.n	800977e <_vfiprintf_r+0x13e>
 800974e:	3601      	adds	r6, #1
 8009750:	e7af      	b.n	80096b2 <_vfiprintf_r+0x72>
 8009752:	9b05      	ldr	r3, [sp, #20]
 8009754:	6822      	ldr	r2, [r4, #0]
 8009756:	1ac0      	subs	r0, r0, r3
 8009758:	2301      	movs	r3, #1
 800975a:	4083      	lsls	r3, r0
 800975c:	4313      	orrs	r3, r2
 800975e:	0035      	movs	r5, r6
 8009760:	6023      	str	r3, [r4, #0]
 8009762:	e7cc      	b.n	80096fe <_vfiprintf_r+0xbe>
 8009764:	9b07      	ldr	r3, [sp, #28]
 8009766:	1d19      	adds	r1, r3, #4
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	9107      	str	r1, [sp, #28]
 800976c:	2b00      	cmp	r3, #0
 800976e:	db01      	blt.n	8009774 <_vfiprintf_r+0x134>
 8009770:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009772:	e004      	b.n	800977e <_vfiprintf_r+0x13e>
 8009774:	425b      	negs	r3, r3
 8009776:	60e3      	str	r3, [r4, #12]
 8009778:	2302      	movs	r3, #2
 800977a:	4313      	orrs	r3, r2
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	7833      	ldrb	r3, [r6, #0]
 8009780:	2b2e      	cmp	r3, #46	@ 0x2e
 8009782:	d10c      	bne.n	800979e <_vfiprintf_r+0x15e>
 8009784:	7873      	ldrb	r3, [r6, #1]
 8009786:	2b2a      	cmp	r3, #42	@ 0x2a
 8009788:	d134      	bne.n	80097f4 <_vfiprintf_r+0x1b4>
 800978a:	9b07      	ldr	r3, [sp, #28]
 800978c:	3602      	adds	r6, #2
 800978e:	1d1a      	adds	r2, r3, #4
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	9207      	str	r2, [sp, #28]
 8009794:	2b00      	cmp	r3, #0
 8009796:	da01      	bge.n	800979c <_vfiprintf_r+0x15c>
 8009798:	2301      	movs	r3, #1
 800979a:	425b      	negs	r3, r3
 800979c:	9309      	str	r3, [sp, #36]	@ 0x24
 800979e:	4d32      	ldr	r5, [pc, #200]	@ (8009868 <_vfiprintf_r+0x228>)
 80097a0:	2203      	movs	r2, #3
 80097a2:	0028      	movs	r0, r5
 80097a4:	7831      	ldrb	r1, [r6, #0]
 80097a6:	f7fe fc00 	bl	8007faa <memchr>
 80097aa:	2800      	cmp	r0, #0
 80097ac:	d006      	beq.n	80097bc <_vfiprintf_r+0x17c>
 80097ae:	2340      	movs	r3, #64	@ 0x40
 80097b0:	1b40      	subs	r0, r0, r5
 80097b2:	4083      	lsls	r3, r0
 80097b4:	6822      	ldr	r2, [r4, #0]
 80097b6:	3601      	adds	r6, #1
 80097b8:	4313      	orrs	r3, r2
 80097ba:	6023      	str	r3, [r4, #0]
 80097bc:	7831      	ldrb	r1, [r6, #0]
 80097be:	2206      	movs	r2, #6
 80097c0:	482a      	ldr	r0, [pc, #168]	@ (800986c <_vfiprintf_r+0x22c>)
 80097c2:	1c75      	adds	r5, r6, #1
 80097c4:	7621      	strb	r1, [r4, #24]
 80097c6:	f7fe fbf0 	bl	8007faa <memchr>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	d040      	beq.n	8009850 <_vfiprintf_r+0x210>
 80097ce:	4b28      	ldr	r3, [pc, #160]	@ (8009870 <_vfiprintf_r+0x230>)
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d122      	bne.n	800981a <_vfiprintf_r+0x1da>
 80097d4:	2207      	movs	r2, #7
 80097d6:	9b07      	ldr	r3, [sp, #28]
 80097d8:	3307      	adds	r3, #7
 80097da:	4393      	bics	r3, r2
 80097dc:	3308      	adds	r3, #8
 80097de:	9307      	str	r3, [sp, #28]
 80097e0:	6963      	ldr	r3, [r4, #20]
 80097e2:	9a04      	ldr	r2, [sp, #16]
 80097e4:	189b      	adds	r3, r3, r2
 80097e6:	6163      	str	r3, [r4, #20]
 80097e8:	e762      	b.n	80096b0 <_vfiprintf_r+0x70>
 80097ea:	4343      	muls	r3, r0
 80097ec:	002e      	movs	r6, r5
 80097ee:	2101      	movs	r1, #1
 80097f0:	189b      	adds	r3, r3, r2
 80097f2:	e7a4      	b.n	800973e <_vfiprintf_r+0xfe>
 80097f4:	2300      	movs	r3, #0
 80097f6:	200a      	movs	r0, #10
 80097f8:	0019      	movs	r1, r3
 80097fa:	3601      	adds	r6, #1
 80097fc:	6063      	str	r3, [r4, #4]
 80097fe:	7832      	ldrb	r2, [r6, #0]
 8009800:	1c75      	adds	r5, r6, #1
 8009802:	3a30      	subs	r2, #48	@ 0x30
 8009804:	2a09      	cmp	r2, #9
 8009806:	d903      	bls.n	8009810 <_vfiprintf_r+0x1d0>
 8009808:	2b00      	cmp	r3, #0
 800980a:	d0c8      	beq.n	800979e <_vfiprintf_r+0x15e>
 800980c:	9109      	str	r1, [sp, #36]	@ 0x24
 800980e:	e7c6      	b.n	800979e <_vfiprintf_r+0x15e>
 8009810:	4341      	muls	r1, r0
 8009812:	002e      	movs	r6, r5
 8009814:	2301      	movs	r3, #1
 8009816:	1889      	adds	r1, r1, r2
 8009818:	e7f1      	b.n	80097fe <_vfiprintf_r+0x1be>
 800981a:	aa07      	add	r2, sp, #28
 800981c:	9200      	str	r2, [sp, #0]
 800981e:	0021      	movs	r1, r4
 8009820:	003a      	movs	r2, r7
 8009822:	4b14      	ldr	r3, [pc, #80]	@ (8009874 <_vfiprintf_r+0x234>)
 8009824:	9803      	ldr	r0, [sp, #12]
 8009826:	f7fd fd5f 	bl	80072e8 <_printf_float>
 800982a:	9004      	str	r0, [sp, #16]
 800982c:	9b04      	ldr	r3, [sp, #16]
 800982e:	3301      	adds	r3, #1
 8009830:	d1d6      	bne.n	80097e0 <_vfiprintf_r+0x1a0>
 8009832:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009834:	07db      	lsls	r3, r3, #31
 8009836:	d405      	bmi.n	8009844 <_vfiprintf_r+0x204>
 8009838:	89bb      	ldrh	r3, [r7, #12]
 800983a:	059b      	lsls	r3, r3, #22
 800983c:	d402      	bmi.n	8009844 <_vfiprintf_r+0x204>
 800983e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009840:	f7fe fbb2 	bl	8007fa8 <__retarget_lock_release_recursive>
 8009844:	89bb      	ldrh	r3, [r7, #12]
 8009846:	065b      	lsls	r3, r3, #25
 8009848:	d500      	bpl.n	800984c <_vfiprintf_r+0x20c>
 800984a:	e71e      	b.n	800968a <_vfiprintf_r+0x4a>
 800984c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800984e:	e71e      	b.n	800968e <_vfiprintf_r+0x4e>
 8009850:	aa07      	add	r2, sp, #28
 8009852:	9200      	str	r2, [sp, #0]
 8009854:	0021      	movs	r1, r4
 8009856:	003a      	movs	r2, r7
 8009858:	4b06      	ldr	r3, [pc, #24]	@ (8009874 <_vfiprintf_r+0x234>)
 800985a:	9803      	ldr	r0, [sp, #12]
 800985c:	f7fd fff2 	bl	8007844 <_printf_i>
 8009860:	e7e3      	b.n	800982a <_vfiprintf_r+0x1ea>
 8009862:	46c0      	nop			@ (mov r8, r8)
 8009864:	08009f3a 	.word	0x08009f3a
 8009868:	08009f40 	.word	0x08009f40
 800986c:	08009f44 	.word	0x08009f44
 8009870:	080072e9 	.word	0x080072e9
 8009874:	0800961b 	.word	0x0800961b

08009878 <__sflush_r>:
 8009878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800987a:	220c      	movs	r2, #12
 800987c:	5e8b      	ldrsh	r3, [r1, r2]
 800987e:	0005      	movs	r5, r0
 8009880:	000c      	movs	r4, r1
 8009882:	071a      	lsls	r2, r3, #28
 8009884:	d456      	bmi.n	8009934 <__sflush_r+0xbc>
 8009886:	684a      	ldr	r2, [r1, #4]
 8009888:	2a00      	cmp	r2, #0
 800988a:	dc02      	bgt.n	8009892 <__sflush_r+0x1a>
 800988c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800988e:	2a00      	cmp	r2, #0
 8009890:	dd4e      	ble.n	8009930 <__sflush_r+0xb8>
 8009892:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009894:	2f00      	cmp	r7, #0
 8009896:	d04b      	beq.n	8009930 <__sflush_r+0xb8>
 8009898:	2200      	movs	r2, #0
 800989a:	2080      	movs	r0, #128	@ 0x80
 800989c:	682e      	ldr	r6, [r5, #0]
 800989e:	602a      	str	r2, [r5, #0]
 80098a0:	001a      	movs	r2, r3
 80098a2:	0140      	lsls	r0, r0, #5
 80098a4:	6a21      	ldr	r1, [r4, #32]
 80098a6:	4002      	ands	r2, r0
 80098a8:	4203      	tst	r3, r0
 80098aa:	d033      	beq.n	8009914 <__sflush_r+0x9c>
 80098ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098ae:	89a3      	ldrh	r3, [r4, #12]
 80098b0:	075b      	lsls	r3, r3, #29
 80098b2:	d506      	bpl.n	80098c2 <__sflush_r+0x4a>
 80098b4:	6863      	ldr	r3, [r4, #4]
 80098b6:	1ad2      	subs	r2, r2, r3
 80098b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d001      	beq.n	80098c2 <__sflush_r+0x4a>
 80098be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098c0:	1ad2      	subs	r2, r2, r3
 80098c2:	2300      	movs	r3, #0
 80098c4:	0028      	movs	r0, r5
 80098c6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80098c8:	6a21      	ldr	r1, [r4, #32]
 80098ca:	47b8      	blx	r7
 80098cc:	89a2      	ldrh	r2, [r4, #12]
 80098ce:	1c43      	adds	r3, r0, #1
 80098d0:	d106      	bne.n	80098e0 <__sflush_r+0x68>
 80098d2:	6829      	ldr	r1, [r5, #0]
 80098d4:	291d      	cmp	r1, #29
 80098d6:	d846      	bhi.n	8009966 <__sflush_r+0xee>
 80098d8:	4b29      	ldr	r3, [pc, #164]	@ (8009980 <__sflush_r+0x108>)
 80098da:	40cb      	lsrs	r3, r1
 80098dc:	07db      	lsls	r3, r3, #31
 80098de:	d542      	bpl.n	8009966 <__sflush_r+0xee>
 80098e0:	2300      	movs	r3, #0
 80098e2:	6063      	str	r3, [r4, #4]
 80098e4:	6923      	ldr	r3, [r4, #16]
 80098e6:	6023      	str	r3, [r4, #0]
 80098e8:	04d2      	lsls	r2, r2, #19
 80098ea:	d505      	bpl.n	80098f8 <__sflush_r+0x80>
 80098ec:	1c43      	adds	r3, r0, #1
 80098ee:	d102      	bne.n	80098f6 <__sflush_r+0x7e>
 80098f0:	682b      	ldr	r3, [r5, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d100      	bne.n	80098f8 <__sflush_r+0x80>
 80098f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80098f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098fa:	602e      	str	r6, [r5, #0]
 80098fc:	2900      	cmp	r1, #0
 80098fe:	d017      	beq.n	8009930 <__sflush_r+0xb8>
 8009900:	0023      	movs	r3, r4
 8009902:	3344      	adds	r3, #68	@ 0x44
 8009904:	4299      	cmp	r1, r3
 8009906:	d002      	beq.n	800990e <__sflush_r+0x96>
 8009908:	0028      	movs	r0, r5
 800990a:	f7ff f9cf 	bl	8008cac <_free_r>
 800990e:	2300      	movs	r3, #0
 8009910:	6363      	str	r3, [r4, #52]	@ 0x34
 8009912:	e00d      	b.n	8009930 <__sflush_r+0xb8>
 8009914:	2301      	movs	r3, #1
 8009916:	0028      	movs	r0, r5
 8009918:	47b8      	blx	r7
 800991a:	0002      	movs	r2, r0
 800991c:	1c43      	adds	r3, r0, #1
 800991e:	d1c6      	bne.n	80098ae <__sflush_r+0x36>
 8009920:	682b      	ldr	r3, [r5, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d0c3      	beq.n	80098ae <__sflush_r+0x36>
 8009926:	2b1d      	cmp	r3, #29
 8009928:	d001      	beq.n	800992e <__sflush_r+0xb6>
 800992a:	2b16      	cmp	r3, #22
 800992c:	d11a      	bne.n	8009964 <__sflush_r+0xec>
 800992e:	602e      	str	r6, [r5, #0]
 8009930:	2000      	movs	r0, #0
 8009932:	e01e      	b.n	8009972 <__sflush_r+0xfa>
 8009934:	690e      	ldr	r6, [r1, #16]
 8009936:	2e00      	cmp	r6, #0
 8009938:	d0fa      	beq.n	8009930 <__sflush_r+0xb8>
 800993a:	680f      	ldr	r7, [r1, #0]
 800993c:	600e      	str	r6, [r1, #0]
 800993e:	1bba      	subs	r2, r7, r6
 8009940:	9201      	str	r2, [sp, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	079b      	lsls	r3, r3, #30
 8009946:	d100      	bne.n	800994a <__sflush_r+0xd2>
 8009948:	694a      	ldr	r2, [r1, #20]
 800994a:	60a2      	str	r2, [r4, #8]
 800994c:	9b01      	ldr	r3, [sp, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	ddee      	ble.n	8009930 <__sflush_r+0xb8>
 8009952:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009954:	0032      	movs	r2, r6
 8009956:	001f      	movs	r7, r3
 8009958:	0028      	movs	r0, r5
 800995a:	9b01      	ldr	r3, [sp, #4]
 800995c:	6a21      	ldr	r1, [r4, #32]
 800995e:	47b8      	blx	r7
 8009960:	2800      	cmp	r0, #0
 8009962:	dc07      	bgt.n	8009974 <__sflush_r+0xfc>
 8009964:	89a2      	ldrh	r2, [r4, #12]
 8009966:	2340      	movs	r3, #64	@ 0x40
 8009968:	2001      	movs	r0, #1
 800996a:	4313      	orrs	r3, r2
 800996c:	b21b      	sxth	r3, r3
 800996e:	81a3      	strh	r3, [r4, #12]
 8009970:	4240      	negs	r0, r0
 8009972:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009974:	9b01      	ldr	r3, [sp, #4]
 8009976:	1836      	adds	r6, r6, r0
 8009978:	1a1b      	subs	r3, r3, r0
 800997a:	9301      	str	r3, [sp, #4]
 800997c:	e7e6      	b.n	800994c <__sflush_r+0xd4>
 800997e:	46c0      	nop			@ (mov r8, r8)
 8009980:	20400001 	.word	0x20400001

08009984 <_fflush_r>:
 8009984:	690b      	ldr	r3, [r1, #16]
 8009986:	b570      	push	{r4, r5, r6, lr}
 8009988:	0005      	movs	r5, r0
 800998a:	000c      	movs	r4, r1
 800998c:	2b00      	cmp	r3, #0
 800998e:	d102      	bne.n	8009996 <_fflush_r+0x12>
 8009990:	2500      	movs	r5, #0
 8009992:	0028      	movs	r0, r5
 8009994:	bd70      	pop	{r4, r5, r6, pc}
 8009996:	2800      	cmp	r0, #0
 8009998:	d004      	beq.n	80099a4 <_fflush_r+0x20>
 800999a:	6a03      	ldr	r3, [r0, #32]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d101      	bne.n	80099a4 <_fflush_r+0x20>
 80099a0:	f7fe f8ec 	bl	8007b7c <__sinit>
 80099a4:	220c      	movs	r2, #12
 80099a6:	5ea3      	ldrsh	r3, [r4, r2]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d0f1      	beq.n	8009990 <_fflush_r+0xc>
 80099ac:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099ae:	07d2      	lsls	r2, r2, #31
 80099b0:	d404      	bmi.n	80099bc <_fflush_r+0x38>
 80099b2:	059b      	lsls	r3, r3, #22
 80099b4:	d402      	bmi.n	80099bc <_fflush_r+0x38>
 80099b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099b8:	f7fe faf5 	bl	8007fa6 <__retarget_lock_acquire_recursive>
 80099bc:	0028      	movs	r0, r5
 80099be:	0021      	movs	r1, r4
 80099c0:	f7ff ff5a 	bl	8009878 <__sflush_r>
 80099c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099c6:	0005      	movs	r5, r0
 80099c8:	07db      	lsls	r3, r3, #31
 80099ca:	d4e2      	bmi.n	8009992 <_fflush_r+0xe>
 80099cc:	89a3      	ldrh	r3, [r4, #12]
 80099ce:	059b      	lsls	r3, r3, #22
 80099d0:	d4df      	bmi.n	8009992 <_fflush_r+0xe>
 80099d2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099d4:	f7fe fae8 	bl	8007fa8 <__retarget_lock_release_recursive>
 80099d8:	e7db      	b.n	8009992 <_fflush_r+0xe>
	...

080099dc <__swhatbuf_r>:
 80099dc:	b570      	push	{r4, r5, r6, lr}
 80099de:	000e      	movs	r6, r1
 80099e0:	001d      	movs	r5, r3
 80099e2:	230e      	movs	r3, #14
 80099e4:	5ec9      	ldrsh	r1, [r1, r3]
 80099e6:	0014      	movs	r4, r2
 80099e8:	b096      	sub	sp, #88	@ 0x58
 80099ea:	2900      	cmp	r1, #0
 80099ec:	da0c      	bge.n	8009a08 <__swhatbuf_r+0x2c>
 80099ee:	89b2      	ldrh	r2, [r6, #12]
 80099f0:	2380      	movs	r3, #128	@ 0x80
 80099f2:	0011      	movs	r1, r2
 80099f4:	4019      	ands	r1, r3
 80099f6:	421a      	tst	r2, r3
 80099f8:	d114      	bne.n	8009a24 <__swhatbuf_r+0x48>
 80099fa:	2380      	movs	r3, #128	@ 0x80
 80099fc:	00db      	lsls	r3, r3, #3
 80099fe:	2000      	movs	r0, #0
 8009a00:	6029      	str	r1, [r5, #0]
 8009a02:	6023      	str	r3, [r4, #0]
 8009a04:	b016      	add	sp, #88	@ 0x58
 8009a06:	bd70      	pop	{r4, r5, r6, pc}
 8009a08:	466a      	mov	r2, sp
 8009a0a:	f000 f853 	bl	8009ab4 <_fstat_r>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	dbed      	blt.n	80099ee <__swhatbuf_r+0x12>
 8009a12:	23f0      	movs	r3, #240	@ 0xf0
 8009a14:	9901      	ldr	r1, [sp, #4]
 8009a16:	021b      	lsls	r3, r3, #8
 8009a18:	4019      	ands	r1, r3
 8009a1a:	4b04      	ldr	r3, [pc, #16]	@ (8009a2c <__swhatbuf_r+0x50>)
 8009a1c:	18c9      	adds	r1, r1, r3
 8009a1e:	424b      	negs	r3, r1
 8009a20:	4159      	adcs	r1, r3
 8009a22:	e7ea      	b.n	80099fa <__swhatbuf_r+0x1e>
 8009a24:	2100      	movs	r1, #0
 8009a26:	2340      	movs	r3, #64	@ 0x40
 8009a28:	e7e9      	b.n	80099fe <__swhatbuf_r+0x22>
 8009a2a:	46c0      	nop			@ (mov r8, r8)
 8009a2c:	ffffe000 	.word	0xffffe000

08009a30 <__smakebuf_r>:
 8009a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a32:	2602      	movs	r6, #2
 8009a34:	898b      	ldrh	r3, [r1, #12]
 8009a36:	0005      	movs	r5, r0
 8009a38:	000c      	movs	r4, r1
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	4233      	tst	r3, r6
 8009a3e:	d007      	beq.n	8009a50 <__smakebuf_r+0x20>
 8009a40:	0023      	movs	r3, r4
 8009a42:	3347      	adds	r3, #71	@ 0x47
 8009a44:	6023      	str	r3, [r4, #0]
 8009a46:	6123      	str	r3, [r4, #16]
 8009a48:	2301      	movs	r3, #1
 8009a4a:	6163      	str	r3, [r4, #20]
 8009a4c:	b005      	add	sp, #20
 8009a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a50:	ab03      	add	r3, sp, #12
 8009a52:	aa02      	add	r2, sp, #8
 8009a54:	f7ff ffc2 	bl	80099dc <__swhatbuf_r>
 8009a58:	9f02      	ldr	r7, [sp, #8]
 8009a5a:	9001      	str	r0, [sp, #4]
 8009a5c:	0039      	movs	r1, r7
 8009a5e:	0028      	movs	r0, r5
 8009a60:	f7ff f99a 	bl	8008d98 <_malloc_r>
 8009a64:	2800      	cmp	r0, #0
 8009a66:	d108      	bne.n	8009a7a <__smakebuf_r+0x4a>
 8009a68:	220c      	movs	r2, #12
 8009a6a:	5ea3      	ldrsh	r3, [r4, r2]
 8009a6c:	059a      	lsls	r2, r3, #22
 8009a6e:	d4ed      	bmi.n	8009a4c <__smakebuf_r+0x1c>
 8009a70:	2203      	movs	r2, #3
 8009a72:	4393      	bics	r3, r2
 8009a74:	431e      	orrs	r6, r3
 8009a76:	81a6      	strh	r6, [r4, #12]
 8009a78:	e7e2      	b.n	8009a40 <__smakebuf_r+0x10>
 8009a7a:	2380      	movs	r3, #128	@ 0x80
 8009a7c:	89a2      	ldrh	r2, [r4, #12]
 8009a7e:	6020      	str	r0, [r4, #0]
 8009a80:	4313      	orrs	r3, r2
 8009a82:	81a3      	strh	r3, [r4, #12]
 8009a84:	9b03      	ldr	r3, [sp, #12]
 8009a86:	6120      	str	r0, [r4, #16]
 8009a88:	6167      	str	r7, [r4, #20]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d00c      	beq.n	8009aa8 <__smakebuf_r+0x78>
 8009a8e:	0028      	movs	r0, r5
 8009a90:	230e      	movs	r3, #14
 8009a92:	5ee1      	ldrsh	r1, [r4, r3]
 8009a94:	f000 f820 	bl	8009ad8 <_isatty_r>
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	d005      	beq.n	8009aa8 <__smakebuf_r+0x78>
 8009a9c:	2303      	movs	r3, #3
 8009a9e:	89a2      	ldrh	r2, [r4, #12]
 8009aa0:	439a      	bics	r2, r3
 8009aa2:	3b02      	subs	r3, #2
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	81a3      	strh	r3, [r4, #12]
 8009aa8:	89a3      	ldrh	r3, [r4, #12]
 8009aaa:	9a01      	ldr	r2, [sp, #4]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	81a3      	strh	r3, [r4, #12]
 8009ab0:	e7cc      	b.n	8009a4c <__smakebuf_r+0x1c>
	...

08009ab4 <_fstat_r>:
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	b570      	push	{r4, r5, r6, lr}
 8009ab8:	4d06      	ldr	r5, [pc, #24]	@ (8009ad4 <_fstat_r+0x20>)
 8009aba:	0004      	movs	r4, r0
 8009abc:	0008      	movs	r0, r1
 8009abe:	0011      	movs	r1, r2
 8009ac0:	602b      	str	r3, [r5, #0]
 8009ac2:	f7f9 fafd 	bl	80030c0 <_fstat>
 8009ac6:	1c43      	adds	r3, r0, #1
 8009ac8:	d103      	bne.n	8009ad2 <_fstat_r+0x1e>
 8009aca:	682b      	ldr	r3, [r5, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d000      	beq.n	8009ad2 <_fstat_r+0x1e>
 8009ad0:	6023      	str	r3, [r4, #0]
 8009ad2:	bd70      	pop	{r4, r5, r6, pc}
 8009ad4:	2000048c 	.word	0x2000048c

08009ad8 <_isatty_r>:
 8009ad8:	2300      	movs	r3, #0
 8009ada:	b570      	push	{r4, r5, r6, lr}
 8009adc:	4d06      	ldr	r5, [pc, #24]	@ (8009af8 <_isatty_r+0x20>)
 8009ade:	0004      	movs	r4, r0
 8009ae0:	0008      	movs	r0, r1
 8009ae2:	602b      	str	r3, [r5, #0]
 8009ae4:	f7f9 fafa 	bl	80030dc <_isatty>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d103      	bne.n	8009af4 <_isatty_r+0x1c>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d000      	beq.n	8009af4 <_isatty_r+0x1c>
 8009af2:	6023      	str	r3, [r4, #0]
 8009af4:	bd70      	pop	{r4, r5, r6, pc}
 8009af6:	46c0      	nop			@ (mov r8, r8)
 8009af8:	2000048c 	.word	0x2000048c

08009afc <_sbrk_r>:
 8009afc:	2300      	movs	r3, #0
 8009afe:	b570      	push	{r4, r5, r6, lr}
 8009b00:	4d06      	ldr	r5, [pc, #24]	@ (8009b1c <_sbrk_r+0x20>)
 8009b02:	0004      	movs	r4, r0
 8009b04:	0008      	movs	r0, r1
 8009b06:	602b      	str	r3, [r5, #0]
 8009b08:	f7f9 fafc 	bl	8003104 <_sbrk>
 8009b0c:	1c43      	adds	r3, r0, #1
 8009b0e:	d103      	bne.n	8009b18 <_sbrk_r+0x1c>
 8009b10:	682b      	ldr	r3, [r5, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d000      	beq.n	8009b18 <_sbrk_r+0x1c>
 8009b16:	6023      	str	r3, [r4, #0]
 8009b18:	bd70      	pop	{r4, r5, r6, pc}
 8009b1a:	46c0      	nop			@ (mov r8, r8)
 8009b1c:	2000048c 	.word	0x2000048c

08009b20 <memcpy>:
 8009b20:	2300      	movs	r3, #0
 8009b22:	b510      	push	{r4, lr}
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d100      	bne.n	8009b2a <memcpy+0xa>
 8009b28:	bd10      	pop	{r4, pc}
 8009b2a:	5ccc      	ldrb	r4, [r1, r3]
 8009b2c:	54c4      	strb	r4, [r0, r3]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	e7f8      	b.n	8009b24 <memcpy+0x4>
	...

08009b34 <__assert_func>:
 8009b34:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009b36:	0014      	movs	r4, r2
 8009b38:	001a      	movs	r2, r3
 8009b3a:	4b09      	ldr	r3, [pc, #36]	@ (8009b60 <__assert_func+0x2c>)
 8009b3c:	0005      	movs	r5, r0
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	000e      	movs	r6, r1
 8009b42:	68d8      	ldr	r0, [r3, #12]
 8009b44:	4b07      	ldr	r3, [pc, #28]	@ (8009b64 <__assert_func+0x30>)
 8009b46:	2c00      	cmp	r4, #0
 8009b48:	d101      	bne.n	8009b4e <__assert_func+0x1a>
 8009b4a:	4b07      	ldr	r3, [pc, #28]	@ (8009b68 <__assert_func+0x34>)
 8009b4c:	001c      	movs	r4, r3
 8009b4e:	4907      	ldr	r1, [pc, #28]	@ (8009b6c <__assert_func+0x38>)
 8009b50:	9301      	str	r3, [sp, #4]
 8009b52:	9402      	str	r4, [sp, #8]
 8009b54:	002b      	movs	r3, r5
 8009b56:	9600      	str	r6, [sp, #0]
 8009b58:	f000 f856 	bl	8009c08 <fiprintf>
 8009b5c:	f000 f864 	bl	8009c28 <abort>
 8009b60:	20000018 	.word	0x20000018
 8009b64:	08009f55 	.word	0x08009f55
 8009b68:	08009f90 	.word	0x08009f90
 8009b6c:	08009f62 	.word	0x08009f62

08009b70 <_calloc_r>:
 8009b70:	b570      	push	{r4, r5, r6, lr}
 8009b72:	0c0b      	lsrs	r3, r1, #16
 8009b74:	0c15      	lsrs	r5, r2, #16
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d11e      	bne.n	8009bb8 <_calloc_r+0x48>
 8009b7a:	2d00      	cmp	r5, #0
 8009b7c:	d10c      	bne.n	8009b98 <_calloc_r+0x28>
 8009b7e:	b289      	uxth	r1, r1
 8009b80:	b294      	uxth	r4, r2
 8009b82:	434c      	muls	r4, r1
 8009b84:	0021      	movs	r1, r4
 8009b86:	f7ff f907 	bl	8008d98 <_malloc_r>
 8009b8a:	1e05      	subs	r5, r0, #0
 8009b8c:	d01b      	beq.n	8009bc6 <_calloc_r+0x56>
 8009b8e:	0022      	movs	r2, r4
 8009b90:	2100      	movs	r1, #0
 8009b92:	f7fe f983 	bl	8007e9c <memset>
 8009b96:	e016      	b.n	8009bc6 <_calloc_r+0x56>
 8009b98:	1c2b      	adds	r3, r5, #0
 8009b9a:	1c0c      	adds	r4, r1, #0
 8009b9c:	b289      	uxth	r1, r1
 8009b9e:	b292      	uxth	r2, r2
 8009ba0:	434a      	muls	r2, r1
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	b2a1      	uxth	r1, r4
 8009ba6:	4359      	muls	r1, r3
 8009ba8:	0c14      	lsrs	r4, r2, #16
 8009baa:	190c      	adds	r4, r1, r4
 8009bac:	0c23      	lsrs	r3, r4, #16
 8009bae:	d107      	bne.n	8009bc0 <_calloc_r+0x50>
 8009bb0:	0424      	lsls	r4, r4, #16
 8009bb2:	b292      	uxth	r2, r2
 8009bb4:	4314      	orrs	r4, r2
 8009bb6:	e7e5      	b.n	8009b84 <_calloc_r+0x14>
 8009bb8:	2d00      	cmp	r5, #0
 8009bba:	d101      	bne.n	8009bc0 <_calloc_r+0x50>
 8009bbc:	1c14      	adds	r4, r2, #0
 8009bbe:	e7ed      	b.n	8009b9c <_calloc_r+0x2c>
 8009bc0:	230c      	movs	r3, #12
 8009bc2:	2500      	movs	r5, #0
 8009bc4:	6003      	str	r3, [r0, #0]
 8009bc6:	0028      	movs	r0, r5
 8009bc8:	bd70      	pop	{r4, r5, r6, pc}

08009bca <__ascii_mbtowc>:
 8009bca:	b082      	sub	sp, #8
 8009bcc:	2900      	cmp	r1, #0
 8009bce:	d100      	bne.n	8009bd2 <__ascii_mbtowc+0x8>
 8009bd0:	a901      	add	r1, sp, #4
 8009bd2:	1e10      	subs	r0, r2, #0
 8009bd4:	d006      	beq.n	8009be4 <__ascii_mbtowc+0x1a>
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d006      	beq.n	8009be8 <__ascii_mbtowc+0x1e>
 8009bda:	7813      	ldrb	r3, [r2, #0]
 8009bdc:	600b      	str	r3, [r1, #0]
 8009bde:	7810      	ldrb	r0, [r2, #0]
 8009be0:	1e43      	subs	r3, r0, #1
 8009be2:	4198      	sbcs	r0, r3
 8009be4:	b002      	add	sp, #8
 8009be6:	4770      	bx	lr
 8009be8:	2002      	movs	r0, #2
 8009bea:	4240      	negs	r0, r0
 8009bec:	e7fa      	b.n	8009be4 <__ascii_mbtowc+0x1a>

08009bee <__ascii_wctomb>:
 8009bee:	0003      	movs	r3, r0
 8009bf0:	1e08      	subs	r0, r1, #0
 8009bf2:	d005      	beq.n	8009c00 <__ascii_wctomb+0x12>
 8009bf4:	2aff      	cmp	r2, #255	@ 0xff
 8009bf6:	d904      	bls.n	8009c02 <__ascii_wctomb+0x14>
 8009bf8:	228a      	movs	r2, #138	@ 0x8a
 8009bfa:	2001      	movs	r0, #1
 8009bfc:	601a      	str	r2, [r3, #0]
 8009bfe:	4240      	negs	r0, r0
 8009c00:	4770      	bx	lr
 8009c02:	2001      	movs	r0, #1
 8009c04:	700a      	strb	r2, [r1, #0]
 8009c06:	e7fb      	b.n	8009c00 <__ascii_wctomb+0x12>

08009c08 <fiprintf>:
 8009c08:	b40e      	push	{r1, r2, r3}
 8009c0a:	b517      	push	{r0, r1, r2, r4, lr}
 8009c0c:	4c05      	ldr	r4, [pc, #20]	@ (8009c24 <fiprintf+0x1c>)
 8009c0e:	ab05      	add	r3, sp, #20
 8009c10:	cb04      	ldmia	r3!, {r2}
 8009c12:	0001      	movs	r1, r0
 8009c14:	6820      	ldr	r0, [r4, #0]
 8009c16:	9301      	str	r3, [sp, #4]
 8009c18:	f7ff fd12 	bl	8009640 <_vfiprintf_r>
 8009c1c:	bc1e      	pop	{r1, r2, r3, r4}
 8009c1e:	bc08      	pop	{r3}
 8009c20:	b003      	add	sp, #12
 8009c22:	4718      	bx	r3
 8009c24:	20000018 	.word	0x20000018

08009c28 <abort>:
 8009c28:	2006      	movs	r0, #6
 8009c2a:	b510      	push	{r4, lr}
 8009c2c:	f000 f82c 	bl	8009c88 <raise>
 8009c30:	2001      	movs	r0, #1
 8009c32:	f7f9 fa11 	bl	8003058 <_exit>

08009c36 <_raise_r>:
 8009c36:	b570      	push	{r4, r5, r6, lr}
 8009c38:	0004      	movs	r4, r0
 8009c3a:	000d      	movs	r5, r1
 8009c3c:	291f      	cmp	r1, #31
 8009c3e:	d904      	bls.n	8009c4a <_raise_r+0x14>
 8009c40:	2316      	movs	r3, #22
 8009c42:	6003      	str	r3, [r0, #0]
 8009c44:	2001      	movs	r0, #1
 8009c46:	4240      	negs	r0, r0
 8009c48:	bd70      	pop	{r4, r5, r6, pc}
 8009c4a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d004      	beq.n	8009c5a <_raise_r+0x24>
 8009c50:	008a      	lsls	r2, r1, #2
 8009c52:	189b      	adds	r3, r3, r2
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	2a00      	cmp	r2, #0
 8009c58:	d108      	bne.n	8009c6c <_raise_r+0x36>
 8009c5a:	0020      	movs	r0, r4
 8009c5c:	f000 f830 	bl	8009cc0 <_getpid_r>
 8009c60:	002a      	movs	r2, r5
 8009c62:	0001      	movs	r1, r0
 8009c64:	0020      	movs	r0, r4
 8009c66:	f000 f819 	bl	8009c9c <_kill_r>
 8009c6a:	e7ed      	b.n	8009c48 <_raise_r+0x12>
 8009c6c:	2a01      	cmp	r2, #1
 8009c6e:	d009      	beq.n	8009c84 <_raise_r+0x4e>
 8009c70:	1c51      	adds	r1, r2, #1
 8009c72:	d103      	bne.n	8009c7c <_raise_r+0x46>
 8009c74:	2316      	movs	r3, #22
 8009c76:	6003      	str	r3, [r0, #0]
 8009c78:	2001      	movs	r0, #1
 8009c7a:	e7e5      	b.n	8009c48 <_raise_r+0x12>
 8009c7c:	2100      	movs	r1, #0
 8009c7e:	0028      	movs	r0, r5
 8009c80:	6019      	str	r1, [r3, #0]
 8009c82:	4790      	blx	r2
 8009c84:	2000      	movs	r0, #0
 8009c86:	e7df      	b.n	8009c48 <_raise_r+0x12>

08009c88 <raise>:
 8009c88:	b510      	push	{r4, lr}
 8009c8a:	4b03      	ldr	r3, [pc, #12]	@ (8009c98 <raise+0x10>)
 8009c8c:	0001      	movs	r1, r0
 8009c8e:	6818      	ldr	r0, [r3, #0]
 8009c90:	f7ff ffd1 	bl	8009c36 <_raise_r>
 8009c94:	bd10      	pop	{r4, pc}
 8009c96:	46c0      	nop			@ (mov r8, r8)
 8009c98:	20000018 	.word	0x20000018

08009c9c <_kill_r>:
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	b570      	push	{r4, r5, r6, lr}
 8009ca0:	4d06      	ldr	r5, [pc, #24]	@ (8009cbc <_kill_r+0x20>)
 8009ca2:	0004      	movs	r4, r0
 8009ca4:	0008      	movs	r0, r1
 8009ca6:	0011      	movs	r1, r2
 8009ca8:	602b      	str	r3, [r5, #0]
 8009caa:	f7f9 f9c5 	bl	8003038 <_kill>
 8009cae:	1c43      	adds	r3, r0, #1
 8009cb0:	d103      	bne.n	8009cba <_kill_r+0x1e>
 8009cb2:	682b      	ldr	r3, [r5, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d000      	beq.n	8009cba <_kill_r+0x1e>
 8009cb8:	6023      	str	r3, [r4, #0]
 8009cba:	bd70      	pop	{r4, r5, r6, pc}
 8009cbc:	2000048c 	.word	0x2000048c

08009cc0 <_getpid_r>:
 8009cc0:	b510      	push	{r4, lr}
 8009cc2:	f7f9 f9b3 	bl	800302c <_getpid>
 8009cc6:	bd10      	pop	{r4, pc}

08009cc8 <_init>:
 8009cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cca:	46c0      	nop			@ (mov r8, r8)
 8009ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cce:	bc08      	pop	{r3}
 8009cd0:	469e      	mov	lr, r3
 8009cd2:	4770      	bx	lr

08009cd4 <_fini>:
 8009cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd6:	46c0      	nop			@ (mov r8, r8)
 8009cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cda:	bc08      	pop	{r3}
 8009cdc:	469e      	mov	lr, r3
 8009cde:	4770      	bx	lr
