(peripheral
    ; signature: 5c521281e7adeb91
    (group-name DMA2D)
    (address-block
        (offset 0x0)
        (size 0xc00)
        (usage registers)
    )
    (description "DMA2D controller")
    (register
        (name CR)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "control register")
        (field
            (name MODE)
            (bit-offset 16)
            (bit-width 2)
            (description "DMA2D mode")
        )
        (field
            (name CEIE)
            (bit-offset 13)
            (bit-width 1)
            (description "Configuration Error Interrupt Enable")
        )
        (field
            (name CTCIE)
            (bit-offset 12)
            (bit-width 1)
            (description "CLUT transfer complete interrupt enable")
        )
        (field
            (name CAEIE)
            (bit-offset 11)
            (bit-width 1)
            (description "CLUT access error interrupt enable")
        )
        (field
            (name TWIE)
            (bit-offset 10)
            (bit-width 1)
            (description "Transfer watermark interrupt enable")
        )
        (field
            (name TCIE)
            (bit-offset 9)
            (bit-width 1)
            (description "Transfer complete interrupt enable")
        )
        (field
            (name TEIE)
            (bit-offset 8)
            (bit-width 1)
            (description "Transfer error interrupt enable")
        )
        (field
            (name ABORT)
            (bit-offset 2)
            (bit-width 1)
            (description "Abort")
        )
        (field
            (name SUSP)
            (bit-offset 1)
            (bit-width 1)
            (description "Suspend")
        )
        (field
            (name START)
            (bit-offset 0)
            (bit-width 1)
            (description "Start")
        )
    )
    (register
        (name ISR)
        (offset 0x4)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "Interrupt Status Register")
        (field
            (name CEIF)
            (bit-offset 5)
            (bit-width 1)
            (description "Configuration error interrupt flag")
        )
        (field
            (name CTCIF)
            (bit-offset 4)
            (bit-width 1)
            (description "CLUT transfer complete interrupt flag")
        )
        (field
            (name CAEIF)
            (bit-offset 3)
            (bit-width 1)
            (description "CLUT access error interrupt flag")
        )
        (field
            (name TWIF)
            (bit-offset 2)
            (bit-width 1)
            (description "Transfer watermark interrupt flag")
        )
        (field
            (name TCIF)
            (bit-offset 1)
            (bit-width 1)
            (description "Transfer complete interrupt flag")
        )
        (field
            (name TEIF)
            (bit-offset 0)
            (bit-width 1)
            (description "Transfer error interrupt flag")
        )
    )
    (register
        (name IFCR)
        (offset 0x8)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "interrupt flag clear register")
        (field
            (name CCEIF)
            (bit-offset 5)
            (bit-width 1)
            (description "Clear configuration error interrupt flag")
        )
        (field
            (name CCTCIF)
            (bit-offset 4)
            (bit-width 1)
            (description "Clear CLUT transfer complete interrupt flag")
        )
        (field
            (name CAECIF)
            (bit-offset 3)
            (bit-width 1)
            (description "Clear CLUT access error interrupt flag")
        )
        (field
            (name CTWIF)
            (bit-offset 2)
            (bit-width 1)
            (description "Clear transfer watermark interrupt flag")
        )
        (field
            (name CTCIF)
            (bit-offset 1)
            (bit-width 1)
            (description "Clear transfer complete interrupt flag")
        )
        (field
            (name CTEIF)
            (bit-offset 0)
            (bit-width 1)
            (description "Clear Transfer error interrupt flag")
        )
    )
    (register
        (name FGMAR)
        (offset 0xc)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "foreground memory address register")
        (field
            (name MA)
            (bit-offset 0)
            (bit-width 32)
            (description "Memory address")
        )
    )
    (register
        (name FGOR)
        (offset 0x10)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "foreground offset register")
        (field
            (name LO)
            (bit-offset 0)
            (bit-width 14)
            (description "Line offset")
        )
    )
    (register
        (name BGMAR)
        (offset 0x14)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "background memory address register")
        (field
            (name MA)
            (bit-offset 0)
            (bit-width 32)
            (description "Memory address")
        )
    )
    (register
        (name BGOR)
        (offset 0x18)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "background offset register")
        (field
            (name LO)
            (bit-offset 0)
            (bit-width 14)
            (description "Line offset")
        )
    )
    (register
        (name FGPFCCR)
        (offset 0x1c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "foreground PFC control register")
        (field
            (name ALPHA)
            (bit-offset 24)
            (bit-width 8)
            (description "Alpha value")
        )
        (field
            (name AM)
            (bit-offset 16)
            (bit-width 2)
            (description "Alpha mode")
        )
        (field
            (name CS)
            (bit-offset 8)
            (bit-width 8)
            (description "CLUT size")
        )
        (field
            (name START)
            (bit-offset 5)
            (bit-width 1)
            (description "Start")
        )
        (field
            (name CCM)
            (bit-offset 4)
            (bit-width 1)
            (description "CLUT color mode")
        )
        (field
            (name CM)
            (bit-offset 0)
            (bit-width 4)
            (description "Color mode")
        )
    )
    (register
        (name FGCOLR)
        (offset 0x20)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "foreground color register")
        (field
            (name RED)
            (bit-offset 16)
            (bit-width 8)
            (description "Red Value")
        )
        (field
            (name GREEN)
            (bit-offset 8)
            (bit-width 8)
            (description "Green Value")
        )
        (field
            (name BLUE)
            (bit-offset 0)
            (bit-width 8)
            (description "Blue Value")
        )
    )
    (register
        (name BGPFCCR)
        (offset 0x24)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "background PFC control register")
        (field
            (name ALPHA)
            (bit-offset 24)
            (bit-width 8)
            (description "Alpha value")
        )
        (field
            (name AM)
            (bit-offset 16)
            (bit-width 2)
            (description "Alpha mode")
        )
        (field
            (name CS)
            (bit-offset 8)
            (bit-width 8)
            (description "CLUT size")
        )
        (field
            (name START)
            (bit-offset 5)
            (bit-width 1)
            (description "Start")
        )
        (field
            (name CCM)
            (bit-offset 4)
            (bit-width 1)
            (description "CLUT Color mode")
        )
        (field
            (name CM)
            (bit-offset 0)
            (bit-width 4)
            (description "Color mode")
        )
    )
    (register
        (name BGCOLR)
        (offset 0x28)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "background color register")
        (field
            (name RED)
            (bit-offset 16)
            (bit-width 8)
            (description "Red Value")
        )
        (field
            (name GREEN)
            (bit-offset 8)
            (bit-width 8)
            (description "Green Value")
        )
        (field
            (name BLUE)
            (bit-offset 0)
            (bit-width 8)
            (description "Blue Value")
        )
    )
    (register
        (name FGCMAR)
        (offset 0x2c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "foreground CLUT memory address register")
        (field
            (name MA)
            (bit-offset 0)
            (bit-width 32)
            (description "Memory Address")
        )
    )
    (register
        (name BGCMAR)
        (offset 0x30)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "background CLUT memory address register")
        (field
            (name MA)
            (bit-offset 0)
            (bit-width 32)
            (description "Memory address")
        )
    )
    (register
        (name OPFCCR)
        (offset 0x34)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "output PFC control register")
        (field
            (name CM)
            (bit-offset 0)
            (bit-width 3)
            (description "Color mode")
        )
    )
    (register
        (name OCOLR)
        (offset 0x38)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "output color register")
        (field
            (name APLHA)
            (bit-offset 24)
            (bit-width 8)
            (description "Alpha Channel Value")
        )
        (field
            (name RED)
            (bit-offset 16)
            (bit-width 8)
            (description "Red Value")
        )
        (field
            (name GREEN)
            (bit-offset 8)
            (bit-width 8)
            (description "Green Value")
        )
        (field
            (name BLUE)
            (bit-offset 0)
            (bit-width 8)
            (description "Blue Value")
        )
    )
    (register
        (name OMAR)
        (offset 0x3c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "output memory address register")
        (field
            (name MA)
            (bit-offset 0)
            (bit-width 32)
            (description "Memory Address")
        )
    )
    (register
        (name OOR)
        (offset 0x40)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "output offset register")
        (field
            (name LO)
            (bit-offset 0)
            (bit-width 14)
            (description "Line Offset")
        )
    )
    (register
        (name NLR)
        (offset 0x44)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "number of line register")
        (field
            (name PL)
            (bit-offset 16)
            (bit-width 14)
            (description "Pixel per lines")
        )
        (field
            (name NL)
            (bit-offset 0)
            (bit-width 16)
            (description "Number of lines")
        )
    )
    (register
        (name LWR)
        (offset 0x48)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "line watermark register")
        (field
            (name LW)
            (bit-offset 0)
            (bit-width 16)
            (description "Line watermark")
        )
    )
    (register
        (name AMTCR)
        (offset 0x4c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "AHB master timer configuration register")
        (field
            (name DT)
            (bit-offset 8)
            (bit-width 8)
            (description "Dead Time")
        )
        (field
            (name EN)
            (bit-offset 0)
            (bit-width 1)
            (description "Enable")
        )
    )
    (register
        (name FGCLUT)
        (offset 0x400)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "FGCLUT")
        (field
            (name APLHA)
            (bit-offset 24)
            (bit-width 8)
            (description "APLHA")
        )
        (field
            (name RED)
            (bit-offset 16)
            (bit-width 8)
            (description "RED")
        )
        (field
            (name GREEN)
            (bit-offset 8)
            (bit-width 8)
            (description "GREEN")
        )
        (field
            (name BLUE)
            (bit-offset 0)
            (bit-width 8)
            (description "BLUE")
        )
    )
    (register
        (name BGCLUT)
        (offset 0x800)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "BGCLUT")
        (field
            (name APLHA)
            (bit-offset 24)
            (bit-width 8)
            (description "APLHA")
        )
        (field
            (name RED)
            (bit-offset 16)
            (bit-width 8)
            (description "RED")
        )
        (field
            (name GREEN)
            (bit-offset 8)
            (bit-width 8)
            (description "GREEN")
        )
        (field
            (name BLUE)
            (bit-offset 0)
            (bit-width 8)
            (description "BLUE")
        )
    )
)
