Loading plugins phase: Elapsed time ==> 0s.187ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj -d CY8C5868AXI-LP035 -s C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.629ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab6.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj -dcpsoc3 Lab6.v -verilog
======================================================================

======================================================================
Compiling:  Lab6.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj -dcpsoc3 Lab6.v -verilog
======================================================================

======================================================================
Compiling:  Lab6.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj -dcpsoc3 -verilog Lab6.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 11 18:47:32 2021


======================================================================
Compiling:  Lab6.v
Program  :   vpp
Options  :    -yv2 -q10 Lab6.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 11 18:47:32 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab6.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab6.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj -dcpsoc3 -verilog Lab6.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 11 18:47:32 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\codegentemp\Lab6.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\codegentemp\Lab6.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Lab6.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj -dcpsoc3 -verilog Lab6.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 11 18:47:33 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\codegentemp\Lab6.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\codegentemp\Lab6.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DAC_1:Net_81\ to \DAC_1:Net_83\
Aliasing \DAC_1:Net_82\ to \DAC_1:Net_83\
Aliasing zero to \DAC_1:Net_83\
Aliasing one to tmpOE__P0_1_net_0
Aliasing tmpOE__P0_0_net_0 to tmpOE__P0_1_net_0
Aliasing tmpOE__P3_6_net_0 to tmpOE__P0_1_net_0
Aliasing tmpOE__P3_7_net_0 to tmpOE__P0_1_net_0
Aliasing \DAC_2:Net_83\ to \DAC_1:Net_83\
Aliasing \DAC_2:Net_81\ to \DAC_1:Net_83\
Aliasing \DAC_2:Net_82\ to \DAC_1:Net_83\
Aliasing \DAC_3:Net_83\ to \DAC_1:Net_83\
Aliasing \DAC_3:Net_81\ to \DAC_1:Net_83\
Aliasing \DAC_3:Net_82\ to \DAC_1:Net_83\
Aliasing \ADC:vp_ctl_0\ to \DAC_1:Net_83\
Aliasing \ADC:vp_ctl_2\ to \DAC_1:Net_83\
Aliasing \ADC:vn_ctl_1\ to \DAC_1:Net_83\
Aliasing \ADC:vn_ctl_3\ to \DAC_1:Net_83\
Aliasing \ADC:vp_ctl_1\ to \DAC_1:Net_83\
Aliasing \ADC:vp_ctl_3\ to \DAC_1:Net_83\
Aliasing \ADC:vn_ctl_0\ to \DAC_1:Net_83\
Aliasing \ADC:vn_ctl_2\ to \DAC_1:Net_83\
Aliasing \ADC:soc\ to \DAC_1:Net_83\
Aliasing \ADC:Net_383\ to \DAC_1:Net_83\
Aliasing tmpOE__P3_0_net_0 to tmpOE__P0_1_net_0
Aliasing tmpOE__Pin_12_0_net_0 to tmpOE__P0_1_net_0
Aliasing tmpOE__P2_0_net_0 to tmpOE__P0_1_net_0
Aliasing tmpOE__P2_1_net_0 to tmpOE__P0_1_net_0
Removing Lhs of wire \DAC_1:Net_81\[2] = \DAC_1:Net_83\[1]
Removing Lhs of wire \DAC_1:Net_82\[3] = \DAC_1:Net_83\[1]
Removing Rhs of wire zero[4] = \DAC_1:Net_83\[1]
Removing Lhs of wire one[18] = tmpOE__P0_1_net_0[13]
Removing Lhs of wire tmpOE__P0_0_net_0[25] = tmpOE__P0_1_net_0[13]
Removing Lhs of wire tmpOE__P3_6_net_0[35] = tmpOE__P0_1_net_0[13]
Removing Lhs of wire tmpOE__P3_7_net_0[45] = tmpOE__P0_1_net_0[13]
Removing Lhs of wire \DAC_2:Net_83\[56] = zero[4]
Removing Lhs of wire \DAC_2:Net_81\[57] = zero[4]
Removing Lhs of wire \DAC_2:Net_82\[58] = zero[4]
Removing Lhs of wire \DAC_3:Net_83\[64] = zero[4]
Removing Lhs of wire \DAC_3:Net_81\[65] = zero[4]
Removing Lhs of wire \DAC_3:Net_82\[66] = zero[4]
Removing Lhs of wire \ADC:vp_ctl_0\[75] = zero[4]
Removing Lhs of wire \ADC:vp_ctl_2\[76] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_1\[77] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_3\[78] = zero[4]
Removing Lhs of wire \ADC:vp_ctl_1\[79] = zero[4]
Removing Lhs of wire \ADC:vp_ctl_3\[80] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_0\[81] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_2\[82] = zero[4]
Removing Rhs of wire \ADC:Net_188\[86] = \ADC:Net_221\[87]
Removing Lhs of wire \ADC:soc\[93] = zero[4]
Removing Lhs of wire \ADC:Net_383\[119] = zero[4]
Removing Lhs of wire tmpOE__P3_0_net_0[121] = tmpOE__P0_1_net_0[13]
Removing Lhs of wire tmpOE__Pin_12_0_net_0[127] = tmpOE__P0_1_net_0[13]
Removing Lhs of wire tmpOE__P2_0_net_0[134] = tmpOE__P0_1_net_0[13]
Removing Lhs of wire tmpOE__P2_1_net_0[140] = tmpOE__P0_1_net_0[13]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \ADC:Net_188\[86] = \ADC:Net_385\[84]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj" -dcpsoc3 Lab6.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.015ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 11 December 2021 18:47:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\SWAPNIL\Documents\PSoC Creator\Lab6\Lab6.cydsn\Lab6.cyprj -d CY8C5868AXI-LP035 Lab6.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P0_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_1(0)__PA ,
            analog_term => Net_5 ,
            annotation => Net_38 ,
            pad => P0_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_0(0)__PA ,
            analog_term => Net_8 ,
            annotation => Net_38 ,
            pad => P0_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_6(0)__PA ,
            analog_term => Net_19 ,
            annotation => Net_38 ,
            pad => P3_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_7(0)__PA ,
            analog_term => Net_22 ,
            annotation => Net_38 ,
            pad => P3_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_0(0)__PA ,
            analog_term => Net_45 ,
            annotation => Net_41 ,
            pad => P3_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_12_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_12_0(0)__PA ,
            pin_input => Net_48 ,
            pad => Pin_12_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_0(0)__PA ,
            analog_term => Net_34 ,
            pad => P2_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_1(0)__PA ,
            analog_term => Net_37 ,
            pad => P2_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_48 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   11 :   61 :   72 : 15.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :  192 :  192 :  0.00 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    4 :    0 :    4 : 100.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    3 :    1 :    4 : 75.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech Mapping phase: Elapsed time ==> 0s.122ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : P0_0(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P0_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : P2_0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P2_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P3_0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P3_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P3_7(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_12_0(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_4:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_3:ABuf\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_2:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_1:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \DAC_1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \DAC_2:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \DAC_3:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 40% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 65% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : P0_0(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P0_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : P2_0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P2_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P3_0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P3_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P3_7(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_12_0(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_4:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_3:ABuf\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_2:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_1:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \DAC_1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \DAC_2:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \DAC_3:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_17" overuses wire "GPIO P3[3] Mux__3b"
Net "Net_17" overuses wire "GPIO P3[3] Mux__2b"
Net "Net_17" overuses wire "GPIO P3[3] Mux__4b"
Net "Net_17" overuses wire "GPIO P3[3] Mux__2b"
Net "Net_45" overuses wire "SAR vplus wire R"
Net "Net_17" overuses wire "SAR vplus wire R"
Analog Routing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Warning: apr.M0042: Bonded pin(s) "P3[3]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_8 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_5 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_34 {
    vidac_2_vout
    amuxbusl_x_vidac_2_vout
    amuxbusl
    amuxbusl_x_p2_0
    p2_0
  }
  Net: Net_37 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_p2_1
    p2_1
  }
  Net: Net_45 {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agr4_x_p3_0
    p3_0
  }
  Net: Net_19 {
    p3_6
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: Net_22 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: \ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC:Net_209\ {
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: Net_17 {
    opamp_3_vplus
    opamp_3_vplus_x_p3_3
    p3_3
    agr7_x_p3_3
    agr7
    agl7_x_agr7
    agl7
    agl7_x_opamp_0_vplus
    opamp_0_vplus
    amuxbusr_x_p3_3
    amuxbusr
    amuxbusr_x_vidac_3_vout
    vidac_3_vout
    agl7_x_opamp_2_vplus
    opamp_2_vplus
    agr7_x_opamp_1_vplus
    opamp_1_vplus
  }
  Net: \DAC_1:Net_77\ {
  }
  Net: \DAC_2:Net_77\ {
  }
  Net: \DAC_3:Net_77\ {
  }
}
Map of item to net {
  p0_1                                             -> Net_8
  opamp_0_vminus_x_p0_1                            -> Net_8
  opamp_0_vminus                                   -> Net_8
  p0_0                                             -> Net_5
  opamp_2_vminus_x_p0_0                            -> Net_5
  opamp_2_vminus                                   -> Net_5
  vidac_2_vout                                     -> Net_34
  amuxbusl_x_vidac_2_vout                          -> Net_34
  amuxbusl                                         -> Net_34
  amuxbusl_x_p2_0                                  -> Net_34
  p2_0                                             -> Net_34
  vidac_0_vout                                     -> Net_37
  agl1_x_vidac_0_vout                              -> Net_37
  agl1                                             -> Net_37
  agl1_x_p2_1                                      -> Net_37
  p2_1                                             -> Net_37
  sar_1_vplus                                      -> Net_45
  agr4_x_sar_1_vplus                               -> Net_45
  agr4                                             -> Net_45
  agr4_x_p3_0                                      -> Net_45
  p3_0                                             -> Net_45
  p3_6                                             -> Net_19
  opamp_1_vminus_x_p3_6                            -> Net_19
  opamp_1_vminus                                   -> Net_19
  p3_7                                             -> Net_22
  opamp_3_vminus_x_p3_7                            -> Net_22
  opamp_3_vminus                                   -> Net_22
  sar_1_vrefhi                                     -> \ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC:Net_126\
  sar_1_vminus                                     -> \ADC:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref                                       -> \ADC:Net_235\
  opamp_3_vplus                                    -> Net_17
  opamp_3_vplus_x_p3_3                             -> Net_17
  p3_3                                             -> Net_17
  agr7_x_p3_3                                      -> Net_17
  agr7                                             -> Net_17
  agl7_x_agr7                                      -> Net_17
  agl7                                             -> Net_17
  agl7_x_opamp_0_vplus                             -> Net_17
  opamp_0_vplus                                    -> Net_17
  amuxbusr_x_p3_3                                  -> Net_17
  amuxbusr                                         -> Net_17
  amuxbusr_x_vidac_3_vout                          -> Net_17
  vidac_3_vout                                     -> Net_17
  agl7_x_opamp_2_vplus                             -> Net_17
  opamp_2_vplus                                    -> Net_17
  agr7_x_opamp_1_vplus                             -> Net_17
  opamp_1_vplus                                    -> Net_17
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_48 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P0_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_1(0)__PA ,
        analog_term => Net_5 ,
        annotation => Net_38 ,
        pad => P0_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P0_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_0(0)__PA ,
        analog_term => Net_8 ,
        annotation => Net_38 ,
        pad => P0_0(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = P2_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_0(0)__PA ,
        analog_term => Net_34 ,
        pad => P2_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_1(0)__PA ,
        analog_term => Net_37 ,
        pad => P2_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_0(0)__PA ,
        analog_term => Net_45 ,
        annotation => Net_41 ,
        pad => P3_0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P3_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_6(0)__PA ,
        analog_term => Net_19 ,
        annotation => Net_38 ,
        pad => P3_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P3_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_7(0)__PA ,
        analog_term => Net_22 ,
        annotation => Net_38 ,
        pad => P3_7(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_12_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_12_0(0)__PA ,
        pin_input => Net_48 ,
        pad => Pin_12_0(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC:Net_385\ ,
            aclk_0 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_381\ ,
            clk_a_dig_0 => \ADC:Net_381_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\DAC_3:viDAC8\
        PORT MAP (
            vout => Net_37 ,
            iout => \DAC_3:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\DAC_2:viDAC8\
        PORT MAP (
            vout => Net_34 ,
            iout => \DAC_2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\DAC_1:viDAC8\
        PORT MAP (
            vout => Net_17 ,
            iout => \DAC_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_2:ABuf\
        PORT MAP (
            vplus => Net_17 ,
            vminus => Net_8 ,
            vout => Net_8 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_3:ABuf\
        PORT MAP (
            vplus => Net_17 ,
            vminus => Net_19 ,
            vout => Net_19 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_17 ,
            vminus => Net_5 ,
            vout => Net_5 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_4:ABuf\
        PORT MAP (
            vplus => Net_17 ,
            vminus => Net_22 ,
            vout => Net_22 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_45 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_209\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            irq => \ADC:Net_252\ ,
            next => Net_51 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_48 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+---------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |     P0_1(0) | Analog(Net_5)
     |   1 |     * |      NONE |      HI_Z_ANALOG |     P0_0(0) | Analog(Net_8)
-----+-----+-------+-----------+------------------+-------------+---------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |     P2_0(0) | Analog(Net_34)
     |   1 |     * |      NONE |      HI_Z_ANALOG |     P2_1(0) | Analog(Net_37)
-----+-----+-------+-----------+------------------+-------------+---------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |     P3_0(0) | Analog(Net_45)
     |   6 |     * |      NONE |      HI_Z_ANALOG |     P3_6(0) | Analog(Net_19)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     P3_7(0) | Analog(Net_22)
-----+-----+-------+-----------+------------------+-------------+---------------
  12 |   0 |     * |      NONE |         CMOS_OUT | Pin_12_0(0) | In(Net_48)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.921ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Lab6_r.vh2" --pcf-path "Lab6.pco" --des-name "Lab6" --dsf-path "Lab6.dsf" --sdc-path "Lab6.sdc" --lib-path "Lab6_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab6_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.995ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.995ms
API generation phase: Elapsed time ==> 1s.749ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
