SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package clg400
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/Xilinx/NeuralHardware/NeuralHardware/ipcore_dir/
SET_PREFERENCE workingdirectory D:/Xilinx/NeuralHardware/NeuralHardware/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory D:/Xilinx/NeuralHardware/NeuralHardware/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory D:/Xilinx/NeuralHardware/NeuralHardware/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name fslkfj
SET_CORE_NAME AXI Interconnect
SET_CORE_VERSION 1.06.a
SET_CORE_VLNV xilinx.com:ip:axi_interconnect:1.06.a
SET_CORE_CLASS com.xilinx.ip.axi_interconnect_v1_06_a.axi_interconnect_v1_06_a
SET_CORE_PATH C:/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/axi_interconnect_v1_06_a
SET_CORE_GUIPATH C:/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/axi_interconnect_v1_06_a/gui/axi_interconnect_v1_06_a.tcl
SET_CORE_DATASHEET C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\axi_interconnect_v1_06_a\doc\ds768_axi_interconnect.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\axi_interconnect_v1_06_a\doc\axi_interconnect_v1_06_a_changelog.txt><axi_interconnect_v1_06_a_changelog.txt>
ADD_CORE_DOCUMENT <http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf><ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\axi_interconnect_v1_06_a\doc\ds768_axi_interconnect.pdf><ds768_axi_interconnect.pdf>
