// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2023 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0>;
		clocks =
			<&topckgen_clk CLK_TOP_DSP_SEL>,
			<&topckgen_clk CLK_TOP_MFG_EB_SEL>,
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_I2C_SEL>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
			<&topckgen_clk CLK_TOP_PEXTP_MBIST_SEL>,
			<&topckgen_clk CLK_TOP_AUD_1_SEL>,
			<&topckgen_clk CLK_TOP_AUD_2_SEL>,
			<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
			<&topckgen_clk CLK_TOP_ADSP_SEL>,
			<&topckgen_clk CLK_TOP_ADSP_UARTHUB_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_DPMAIF_MAIN_SEL>,
			<&topckgen_clk CLK_TOP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_SFLASH_SEL>,
			<&topckgen_clk CLK_TOP_IPSEAST_SEL>,
			<&topckgen_clk CLK_TOP_IPSWEST_SEL>,
			<&topckgen_clk CLK_TOP_TL_SEL>,
			<&topckgen_clk CLK_TOP_EMI_INTERFACE_546_SEL>,
			<&topckgen_clk CLK_TOP_UARTHUB_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SSR_SEJ_SEL>,
			<&topckgen_clk CLK_TOP_DPSW_CMP_26M_SEL>,
			<&topckgen_clk CLK_TOP_SMAPCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S0_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S2_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S3_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S4_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S5_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S6_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S7_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S8_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S9_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_ETDM_IN1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_ETDM_OUT1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S10_MCK_SEL>,
			<&topckgen_clk CLK_TOP_DP_CORE_SEL>,
			<&topckgen_clk CLK_TOP_DP_SEL>,
			<&topckgen_clk CLK_TOP_DISP_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV0>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV2>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV3>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV4>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIVB>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV5>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV6>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV7>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV8>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV9>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_ETDM_IN1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_ETDM_OUT1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV10>,
			<&infracfg_ao_clk CLK_IFRAO_RG_SOCSYS_FATB>,
			<&pericfg_ao_clk CLK_PERAOP_UART0>,
			<&pericfg_ao_clk CLK_PERAOP_UART1>,
			<&pericfg_ao_clk CLK_PERAOP_UART2>,
			<&pericfg_ao_clk CLK_PERAOP_UART3>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_H>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_B>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB1>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB2>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB3>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB4>,
			<&pericfg_ao_clk CLK_PERAOP_DISP_PWM0>,
			<&pericfg_ao_clk CLK_PERAOP_DISP_PWM1>,
			<&pericfg_ao_clk CLK_PERAOP_SFLASH>,
			<&pericfg_ao_clk CLK_PERAOP_SFLASH_F>,
			<&pericfg_ao_clk CLK_PERAOP_SFLASH_H>,
			<&pericfg_ao_clk CLK_PERAOP_SFLASH_P>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_SLV>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_MST>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_INTBUS>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_ENGEN1>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_ENGEN2>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_TDMOUT_B>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_H_AUD>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C10>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C11>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C12>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C13>,
			<&imp_iic_wrap_c_clk CLK_IMPC_SEC_EN>,
			<&imp_iic_wrap_s_clk CLK_IMPS_I2C1>,
			<&imp_iic_wrap_s_clk CLK_IMPS_I2C3>,
			<&imp_iic_wrap_s_clk CLK_IMPS_I2C5>,
			<&imp_iic_wrap_s_clk CLK_IMPS_I2C9>,
			<&imp_iic_wrap_s_clk CLK_IMPS_SEC_EN>,
			<&imp_iic_wrap_es_clk CLK_IMPES_I2C2>,
			<&imp_iic_wrap_es_clk CLK_IMPES_I2C4>,
			<&imp_iic_wrap_es_clk CLK_IMPES_I2C7>,
			<&imp_iic_wrap_es_clk CLK_IMPES_I2C8>,
			<&imp_iic_wrap_es_clk CLK_IMPES_SEC_EN>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C0>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C6>,
			<&imp_iic_wrap_n_clk CLK_IMPN_SEC_EN>,
			<&vlp_cksys_clk CLK_VLP_CK_IPS_SEL>,
			<&scp_iic_clk CLK_SCP_IIC_I2C0>,
			<&scp_iic_clk CLK_SCP_IIC_I2C1>,
			<&scp_iic_clk CLK_SCP_IIC_I2C2>,
			<&scp_iic_clk CLK_SCP_IIC_I2C3>,
			<&scp_iic_clk CLK_SCP_IIC_I2C4>,
			<&scp_iic_clk CLK_SCP_IIC_I2C5>,
			<&scp_iic_clk CLK_SCP_IIC_I2C6>,
			<&scp_iic_clk CLK_SCP_IIC_I2C7>,
			<&scp_fast_iic_clk CLK_SCP_FAST_IIC_I2C0>,
			<&afe_clk CLK_AFE_MEMIF_INTBUS_CLK>,
			<&afe_clk CLK_AFE_MEMIF_HOP_CLK>,
			<&afe_clk CLK_AFE_PCM1>,
			<&afe_clk CLK_AFE_PCM0>,
			<&afe_clk CLK_AFE_SOUNDWIRE>,
			<&afe_clk CLK_AFE_CM1>,
			<&afe_clk CLK_AFE_CM0>,
			<&afe_clk CLK_AFE_STF>,
			<&afe_clk CLK_AFE_HW_GAIN23>,
			<&afe_clk CLK_AFE_HW_GAIN01>,
			<&afe_clk CLK_AFE_DAIBT>,
			<&afe_clk CLK_AFE_MERGE_IF>,
			<&afe_clk CLK_AFE_FM_I2S>,
			<&afe_clk CLK_AFE_UL2_ADC_HIRES_TML>,
			<&afe_clk CLK_AFE_UL2_ADC_HIRES>,
			<&afe_clk CLK_AFE_UL2_TML>,
			<&afe_clk CLK_AFE_UL2_ADC>,
			<&afe_clk CLK_AFE_UL1_ADC_HIRES_TML>,
			<&afe_clk CLK_AFE_UL1_ADC_HIRES>,
			<&afe_clk CLK_AFE_UL1_TML>,
			<&afe_clk CLK_AFE_UL1_ADC>,
			<&afe_clk CLK_AFE_UL0_ADC_HIRES_TML>,
			<&afe_clk CLK_AFE_UL0_ADC_HIRES>,
			<&afe_clk CLK_AFE_UL0_TML>,
			<&afe_clk CLK_AFE_UL0_ADC>,
			<&afe_clk CLK_AFE_DPRX>,
			<&afe_clk CLK_AFE_DPTX>,
			<&afe_clk CLK_AFE_ETDM_IN6>,
			<&afe_clk CLK_AFE_ETDM_IN5>,
			<&afe_clk CLK_AFE_ETDM_IN4>,
			<&afe_clk CLK_AFE_ETDM_IN3>,
			<&afe_clk CLK_AFE_ETDM_IN2>,
			<&afe_clk CLK_AFE_ETDM_IN1>,
			<&afe_clk CLK_AFE_ETDM_IN0>,
			<&afe_clk CLK_AFE_ETDM_OUT6>,
			<&afe_clk CLK_AFE_ETDM_OUT5>,
			<&afe_clk CLK_AFE_ETDM_OUT4>,
			<&afe_clk CLK_AFE_ETDM_OUT3>,
			<&afe_clk CLK_AFE_ETDM_OUT2>,
			<&afe_clk CLK_AFE_ETDM_OUT1>,
			<&afe_clk CLK_AFE_ETDM_OUT0>,
			<&afe_clk CLK_AFE_GENERAL24_ASRC>,
			<&afe_clk CLK_AFE_GENERAL23_ASRC>,
			<&afe_clk CLK_AFE_GENERAL22_ASRC>,
			<&afe_clk CLK_AFE_GENERAL21_ASRC>,
			<&afe_clk CLK_AFE_GENERAL20_ASRC>,
			<&afe_clk CLK_AFE_GENERAL19_ASRC>,
			<&afe_clk CLK_AFE_GENERAL18_ASRC>,
			<&afe_clk CLK_AFE_GENERAL17_ASRC>,
			<&afe_clk CLK_AFE_GENERAL16_ASRC>,
			<&afe_clk CLK_AFE_GENERAL15_ASRC>,
			<&afe_clk CLK_AFE_GENERAL14_ASRC>,
			<&afe_clk CLK_AFE_GENERAL13_ASRC>,
			<&afe_clk CLK_AFE_GENERAL12_ASRC>,
			<&afe_clk CLK_AFE_GENERAL11_ASRC>,
			<&afe_clk CLK_AFE_GENERAL10_ASRC>,
			<&afe_clk CLK_AFE_GENERAL9_ASRC>,
			<&afe_clk CLK_AFE_GENERAL8_ASRC>,
			<&afe_clk CLK_AFE_GENERAL7_ASRC>,
			<&afe_clk CLK_AFE_GENERAL6_ASRC>,
			<&afe_clk CLK_AFE_GENERAL5_ASRC>,
			<&afe_clk CLK_AFE_GENERAL4_ASRC>,
			<&afe_clk CLK_AFE_GENERAL3_ASRC>,
			<&afe_clk CLK_AFE_GENERAL2_ASRC>,
			<&afe_clk CLK_AFE_GENERAL1_ASRC>,
			<&afe_clk CLK_AFE_GENERAL0_ASRC>,
			<&afe_clk CLK_AFE_CONNSYS_I2S_ASRC>,
			<&afe_clk CLK_AFE_AUDIO_HOPPING>,
			<&afe_clk CLK_AFE_AUDIO_F26M>,
			<&afe_clk CLK_AFE_APLL1>,
			<&afe_clk CLK_AFE_APLL2>,
			<&afe_clk CLK_AFE_H208M>,
			<&afe_clk CLK_AFE_APLL_TUNER2>,
			<&afe_clk CLK_AFE_APLL_TUNER1>,
			<&mminfra_config_clk CLK_MMINFRA_SMI>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG>,
			<&dispsys1_config_clk CLK_MM1_DISP_MUTEX0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC2>,
			<&dispsys1_config_clk CLK_MM1_MDP_RDMA0>,
			<&dispsys1_config_clk CLK_MM1_DISP_R2Y0>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER0>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER1>,
			<&dispsys1_config_clk CLK_MM1_DISP_VDCM0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP2>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI2>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE0>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA0>,
			<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA1>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA2>,
			<&dispsys1_config_clk CLK_MM1_DISP_GDMA0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC3>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC4>,
			<&dispsys1_config_clk CLK_MM1_MOD1>,
			<&dispsys1_config_clk CLK_MM1_MOD2>,
			<&dispsys1_config_clk CLK_MM1_MOD3>,
			<&dispsys1_config_clk CLK_MM1_MOD4>,
			<&dispsys1_config_clk CLK_MM1_MOD5>,
			<&dispsys1_config_clk CLK_MM1_MOD6>,
			<&dispsys1_config_clk CLK_MM1_MOD7>,
			<&dispsys1_config_clk CLK_MM1_SUBSYS>,
			<&dispsys1_config_clk CLK_MM1_DSI0>,
			<&dispsys1_config_clk CLK_MM1_DSI1>,
			<&dispsys1_config_clk CLK_MM1_DSI2>,
			<&dispsys1_config_clk CLK_MM1_DP>,
			<&dispsys1_config_clk CLK_MM1_F26M>,
			<&dispsys_config_clk CLK_MM_CONFIG>,
			<&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
			<&dispsys_config_clk CLK_MM_DISP_AAL0>,
			<&dispsys_config_clk CLK_MM_DISP_AAL1>,
			<&dispsys_config_clk CLK_MM_DISP_C3D0>,
			<&dispsys_config_clk CLK_MM_DISP_C3D1>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR0>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR1>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR2>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR3>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST0>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST1>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR0>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR1>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER0>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER1>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER2>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC0>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC1>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC2>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC3>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC4>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC5>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC6>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC7>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC0>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC1>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC2>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC3>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC4>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA0>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA1>,
			<&dispsys_config_clk CLK_MM_MDP_AAL0>,
			<&dispsys_config_clk CLK_MM_MDP_RDMA0>,
			<&dispsys_config_clk CLK_MM_DISP_ODDMR0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTALIGN0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK1>,
			<&dispsys_config_clk CLK_MM_DISP_RSZ0>,
			<&dispsys_config_clk CLK_MM_DISP_RSZ1>,
			<&dispsys_config_clk CLK_MM_DISP_SPR0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP1>,
			<&dispsys_config_clk CLK_MM_DISP_WDMA1>,
			<&dispsys_config_clk CLK_MM_DISP_Y2R0>,
			<&dispsys_config_clk CLK_MM_MDP_AAL1>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0>,
			<&ovlsys_config_clk CLK_OVLSYS_CONFIG>,
			<&ovlsys_config_clk CLK_OVL_DISP_FAKE_ENG0>,
			<&ovlsys_config_clk CLK_OVL_DISP_FAKE_ENG1>,
			<&ovlsys_config_clk CLK_OVL_DISP_MUTEX0>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL0_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL1_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL2_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL3_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_RSZ1>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ0>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA0>,
			<&ovlsys_config_clk CLK_OVL_DISP_UFBC_WDMA0>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC1>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC0>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC1>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC3>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC4>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC5>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC6>,
			<&ovlsys_config_clk CLK_OVL_INLINEROT0>,
			<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>,
			<&ovlsys_config_clk CLK_OVL_DISP_Y2R0>,
			<&ovlsys_config_clk CLK_OVL_DISP_Y2R1>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL4_2L>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_CONFIG>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_FAKE_ENG0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_FAKE_ENG1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_MUTEX0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL0_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL1_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL2_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL3_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_RSZ1>,
			<&ovlsys1_config_clk CLK_OVL1_MDP_RSZ0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_WDMA0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_UFBC_WDMA0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_WDMA2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC3>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC4>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC5>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC6>,
			<&ovlsys1_config_clk CLK_OVL1_INLINEROT0>,
			<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_Y2R0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_Y2R1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL4_2L>;
	};

	bring-up-pd-audio@6 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x6>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_AUDIO>;
	};

	bring-up-pd-adsp-top-dormant@7 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x7>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ADSP_TOP_DORMANT>;
	};

	bring-up-pd-adsp-ao@8 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x8>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ADSP_AO>;
	};

	bring-up-pd-disp-vcore@1c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x1c>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DISP_VCORE>;
	};

	bring-up-pd-dis0-shutdown@1f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x1f>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS0_SHUTDOWN>;
	};

	bring-up-pd-dis1-shutdown@20 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x20>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
	};

	bring-up-pd-ovl0-shutdown@21 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x21>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
	};

	bring-up-pd-ovl1-shutdown@22 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x22>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
	};

	bring-up-pd-mm-infra@23 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x23>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
	};

	bring-up-pd-dp-tx@24 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x24>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DP_TX>;
	};

	bring-up-pd-ssrsys@26 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x26>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_SSR>;
	};

	bring-up-pd-mfg0-dormant@27 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x27>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MFG0_DORMANT>;
	};

};
