<Processor name="MK80F25615" description="MK80F25615 NXP Microcontroller">
  <RegisterGroup name="FTFA_FlashConfig" start="0x400" description="Flash configuration field">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" description="Backdoor Comparison Key 3." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" description="Backdoor Comparison Key 2." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" description="Backdoor Comparison Key 1." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" description="Backdoor Comparison Key 0." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" description="Backdoor Comparison Key 7." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" description="Backdoor Comparison Key 6." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" description="Backdoor Comparison Key 5." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" description="Backdoor Comparison Key 4." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" description="Non-volatile Flash Security Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="10" start="0b10" description="MCU security status is unsecure" />
        <Enum name="11" start="0b11" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="no description available">
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" description="Non-volatile Flash Option Register" reset_value="0x3D" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT" description="no description available">
        <Enum name="00" start="0b0" description="Low-power boot" />
        <Enum name="01" start="0b1" description="Normal boot" />
      </BitField>
      <BitField start="1" size="1" name="BOOTPIN_OPT" description="no description available">
        <Enum name="00" start="0b0" description="Force Boot from ROM if BOOTCFG0 asserted, where BOOTCFG0 is the boot config function which is muxed with NMI pin" />
        <Enum name="01" start="0b1" description="Boot source configured by FOPT (BOOTSRC_SEL) bits" />
      </BitField>
      <BitField start="2" size="1" name="NMI_DIS" description="no description available">
        <Enum name="00" start="0b0" description="NMI interrupts are always blocked" />
        <Enum name="01" start="0b1" description="NMI_b pin/interrupts reset default to enabled" />
      </BitField>
      <BitField start="5" size="1" name="FAST_INIT" description="no description available">
        <Enum name="00" start="0b0" description="Slower initialization" />
        <Enum name="01" start="0b1" description="Fast Initialization" />
      </BitField>
      <BitField start="6" size="2" name="BOOTSRC_SEL" description="Boot source selection">
        <Enum name="00" start="0b00" description="Boot from Flash" />
        <Enum name="10" start="0b10" description="Boot from ROM, configure QSPI0, and enter boot loader mode." />
        <Enum name="11" start="0b11" description="Boot from ROM and enter boot loader mode." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS0" start="0x40000000" description="AIPS-Lite Bridge">
    <Register start="+0" size="4" name="AIPS0_MPRA" access="Read/Write" description="Master Privilege Register A" reset_value="0x77700000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="MPL4" description="Master 4 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="13" size="1" name="MTW4" description="Master 4 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="14" size="1" name="MTR4" description="Master 4 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="16" size="1" name="MPL3" description="Master 3 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="17" size="1" name="MTW3" description="Master 3 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="18" size="1" name="MTR3" description="Master 3 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="20" size="1" name="MPL2" description="Master 2 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="21" size="1" name="MTW2" description="Master 2 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="22" size="1" name="MTR2" description="Master 2 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="24" size="1" name="MPL1" description="Master 1 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="25" size="1" name="MTW1" description="Master 1 Trusted for Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="26" size="1" name="MTR1" description="Master 1 Trusted for Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="28" size="1" name="MPL0" description="Master 0 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="29" size="1" name="MTW0" description="Master 0 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="30" size="1" name="MTR0" description="Master 0 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AIPS0_PACRA" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x40004000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS0_PACRB" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44004404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="AIPS0_PACRC" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="AIPS0_PACRD" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS0_PACRE" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS0_PACRF" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS0_PACRG" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x400444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS0_PACRH" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44440444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS0_PACRI" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44004404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS0_PACRJ" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS0_PACRK" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x400000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS0_PACRL" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS0_PACRM" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4404444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS0_PACRN" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS0_PACRO" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x444000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS0_PACRP" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS1" start="0x40080000" description="AIPS-Lite Bridge">
    <Register start="+0" size="4" name="AIPS1_MPRA" access="Read/Write" description="Master Privilege Register A" reset_value="0x77700000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="MPL4" description="Master 4 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="13" size="1" name="MTW4" description="Master 4 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="14" size="1" name="MTR4" description="Master 4 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="16" size="1" name="MPL3" description="Master 3 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="17" size="1" name="MTW3" description="Master 3 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="18" size="1" name="MTR3" description="Master 3 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="20" size="1" name="MPL2" description="Master 2 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="21" size="1" name="MTW2" description="Master 2 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="22" size="1" name="MTR2" description="Master 2 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="24" size="1" name="MPL1" description="Master 1 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="25" size="1" name="MTW1" description="Master 1 Trusted for Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="26" size="1" name="MTR1" description="Master 1 Trusted for Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="28" size="1" name="MPL0" description="Master 0 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="29" size="1" name="MTW0" description="Master 0 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="30" size="1" name="MTR0" description="Master 0 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AIPS1_PACRA" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x40000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS1_PACRB" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="AIPS1_PACRC" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="AIPS1_PACRD" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS1_PACRE" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x40000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS1_PACRF" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS1_PACRG" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS1_PACRH" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS1_PACRI" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS1_PACRJ" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4404000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS1_PACRK" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x4440" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS1_PACRL" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x400004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS1_PACRM" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS1_PACRN" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS1_PACRO" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS1_PACRP" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AXBS" start="0x40004000" description="Crossbar switch">
    <Register start="+0+0" size="4" name="AXBS_PRS0" access="Read/Write" description="Priority Registers Slave" reset_value="0x43210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+256" size="4" name="AXBS_PRS1" access="Read/Write" description="Priority Registers Slave" reset_value="0x43210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+512" size="4" name="AXBS_PRS2" access="Read/Write" description="Priority Registers Slave" reset_value="0x43210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+768" size="4" name="AXBS_PRS3" access="Read/Write" description="Priority Registers Slave" reset_value="0x43210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+1024" size="4" name="AXBS_PRS4" access="Read/Write" description="Priority Registers Slave" reset_value="0x43210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+1280" size="4" name="AXBS_PRS5" access="Read/Write" description="Priority Registers Slave" reset_value="0x43210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="AXBS_CRS0" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+256" size="4" name="AXBS_CRS1" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+512" size="4" name="AXBS_CRS2" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+768" size="4" name="AXBS_CRS3" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+1024" size="4" name="AXBS_CRS4" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+1280" size="4" name="AXBS_CRS5" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x800+0" size="4" name="AXBS_MGPCR0" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0x800+256" size="4" name="AXBS_MGPCR1" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0x800+512" size="4" name="AXBS_MGPCR2" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0x800+768" size="4" name="AXBS_MGPCR3" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0x800+1024" size="4" name="AXBS_MGPCR4" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000" description="Enhanced direct memory access controller">
    <Register start="+0" size="4" name="DMA_CR" access="Read/Write" description="Control Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="0" start="0b0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="1" start="0b1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for channel selection within each group." />
        <Enum name="1" start="0b1" description="Round robin arbitration is used for channel selection within each group." />
      </BitField>
      <BitField start="3" size="1" name="ERGA" description="Enable Round Robin Group Arbitration">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for selection among the groups." />
        <Enum name="1" start="0b1" description="Round robin arbitration is used for selection among the groups." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="0" start="0b0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="1" start="0b1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="0" start="0b0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="1" start="0b1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="8" size="1" name="GRP0PRI" description="Channel Group 0 Priority" />
      <BitField start="10" size="1" name="GRP1PRI" description="Channel Group 1 Priority" />
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="DMA_ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="0" start="0b0" description="No destination bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="0" start="0b0" description="No source bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="0" start="0b0" description="No scatter/gather configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="0" start="0b0" description="No NBYTES/CITER configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="0" start="0b0" description="No destination offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="0" start="0b0" description="No destination address configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="0" start="0b0" description="No source offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="0" start="0b0" description="No source address configuration error." />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="5" name="ERRCHN" description="Error Channel Number or Canceled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="0" start="0b0" description="No channel priority error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error in the channel priorities within a group. Channel priorities within a group are not unique." />
      </BitField>
      <BitField start="15" size="1" name="GPE" description="Group Priority Error">
        <Enum name="0" start="0b0" description="No group priority error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error among the group priorities. All group priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Canceled">
        <Enum name="0" start="0b0" description="No canceled transfers" />
        <Enum name="1" start="0b1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Logical OR of all ERR status bits">
        <Enum name="0" start="0b0" description="No ERR bits are set." />
        <Enum name="1" start="0b1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DMA_ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="4" size="1" name="ERQ4" description="Enable DMA Request 4">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="5" size="1" name="ERQ5" description="Enable DMA Request 5">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ERQ6" description="Enable DMA Request 6">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="7" size="1" name="ERQ7" description="Enable DMA Request 7">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="8" size="1" name="ERQ8" description="Enable DMA Request 8">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="9" size="1" name="ERQ9" description="Enable DMA Request 9">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="10" size="1" name="ERQ10" description="Enable DMA Request 10">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="11" size="1" name="ERQ11" description="Enable DMA Request 11">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="12" size="1" name="ERQ12" description="Enable DMA Request 12">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="13" size="1" name="ERQ13" description="Enable DMA Request 13">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="14" size="1" name="ERQ14" description="Enable DMA Request 14">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="15" size="1" name="ERQ15" description="Enable DMA Request 15">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="16" size="1" name="ERQ16" description="Enable DMA Request 16">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="17" size="1" name="ERQ17" description="Enable DMA Request 17">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="18" size="1" name="ERQ18" description="Enable DMA Request 18">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="19" size="1" name="ERQ19" description="Enable DMA Request 19">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="20" size="1" name="ERQ20" description="Enable DMA Request 20">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="21" size="1" name="ERQ21" description="Enable DMA Request 21">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="22" size="1" name="ERQ22" description="Enable DMA Request 22">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="23" size="1" name="ERQ23" description="Enable DMA Request 23">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="24" size="1" name="ERQ24" description="Enable DMA Request 24">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="25" size="1" name="ERQ25" description="Enable DMA Request 25">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="26" size="1" name="ERQ26" description="Enable DMA Request 26">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="27" size="1" name="ERQ27" description="Enable DMA Request 27">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="28" size="1" name="ERQ28" description="Enable DMA Request 28">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="29" size="1" name="ERQ29" description="Enable DMA Request 29">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="30" size="1" name="ERQ30" description="Enable DMA Request 30">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="31" size="1" name="ERQ31" description="Enable DMA Request 31">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="DMA_EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="4" size="1" name="EEI4" description="Enable Error Interrupt 4">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="5" size="1" name="EEI5" description="Enable Error Interrupt 5">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="6" size="1" name="EEI6" description="Enable Error Interrupt 6">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="7" size="1" name="EEI7" description="Enable Error Interrupt 7">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="8" size="1" name="EEI8" description="Enable Error Interrupt 8">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="9" size="1" name="EEI9" description="Enable Error Interrupt 9">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="10" size="1" name="EEI10" description="Enable Error Interrupt 10">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="11" size="1" name="EEI11" description="Enable Error Interrupt 11">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="12" size="1" name="EEI12" description="Enable Error Interrupt 12">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="13" size="1" name="EEI13" description="Enable Error Interrupt 13">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="14" size="1" name="EEI14" description="Enable Error Interrupt 14">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="15" size="1" name="EEI15" description="Enable Error Interrupt 15">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="16" size="1" name="EEI16" description="Enable Error Interrupt 16">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="17" size="1" name="EEI17" description="Enable Error Interrupt 17">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="18" size="1" name="EEI18" description="Enable Error Interrupt 18">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="19" size="1" name="EEI19" description="Enable Error Interrupt 19">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="20" size="1" name="EEI20" description="Enable Error Interrupt 20">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="21" size="1" name="EEI21" description="Enable Error Interrupt 21">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="22" size="1" name="EEI22" description="Enable Error Interrupt 22">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="23" size="1" name="EEI23" description="Enable Error Interrupt 23">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="24" size="1" name="EEI24" description="Enable Error Interrupt 24">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="25" size="1" name="EEI25" description="Enable Error Interrupt 25">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="26" size="1" name="EEI26" description="Enable Error Interrupt 26">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="27" size="1" name="EEI27" description="Enable Error Interrupt 27">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="28" size="1" name="EEI28" description="Enable Error Interrupt 28">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="29" size="1" name="EEI29" description="Enable Error Interrupt 29">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="30" size="1" name="EEI30" description="Enable Error Interrupt 30">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="31" size="1" name="EEI31" description="Enable Error Interrupt 31">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="DMA_CEEI" access="WriteOnly" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="1" start="0b1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="DMA_SEEI" access="WriteOnly" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="1" start="0b1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="DMA_CERQ" access="WriteOnly" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="0" start="0b0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="DMA_SERQ" access="WriteOnly" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SERQ" description="Set Enable Request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="0" start="0b0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="1" start="0b1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="DMA_CDNE" access="WriteOnly" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="0" start="0b0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="1" start="0b1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="DMA_SSRT" access="WriteOnly" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="0" start="0b0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="1" start="0b1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="DMA_CERR" access="WriteOnly" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="0" start="0b0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="DMA_CINT" access="WriteOnly" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="0" start="0b0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="1" start="0b1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DMA_INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="4" size="1" name="INT4" description="Interrupt Request 4">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="5" size="1" name="INT5" description="Interrupt Request 5">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="6" size="1" name="INT6" description="Interrupt Request 6">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="7" size="1" name="INT7" description="Interrupt Request 7">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="8" size="1" name="INT8" description="Interrupt Request 8">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="9" size="1" name="INT9" description="Interrupt Request 9">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="10" size="1" name="INT10" description="Interrupt Request 10">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="11" size="1" name="INT11" description="Interrupt Request 11">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="12" size="1" name="INT12" description="Interrupt Request 12">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="13" size="1" name="INT13" description="Interrupt Request 13">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="14" size="1" name="INT14" description="Interrupt Request 14">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="15" size="1" name="INT15" description="Interrupt Request 15">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="16" size="1" name="INT16" description="Interrupt Request 16">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="17" size="1" name="INT17" description="Interrupt Request 17">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="18" size="1" name="INT18" description="Interrupt Request 18">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="19" size="1" name="INT19" description="Interrupt Request 19">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="20" size="1" name="INT20" description="Interrupt Request 20">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="21" size="1" name="INT21" description="Interrupt Request 21">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="22" size="1" name="INT22" description="Interrupt Request 22">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="23" size="1" name="INT23" description="Interrupt Request 23">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="24" size="1" name="INT24" description="Interrupt Request 24">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="25" size="1" name="INT25" description="Interrupt Request 25">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="26" size="1" name="INT26" description="Interrupt Request 26">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="27" size="1" name="INT27" description="Interrupt Request 27">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="28" size="1" name="INT28" description="Interrupt Request 28">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="29" size="1" name="INT29" description="Interrupt Request 29">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="30" size="1" name="INT30" description="Interrupt Request 30">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="31" size="1" name="INT31" description="Interrupt Request 31">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="DMA_ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="Error In Channel 4">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="Error In Channel 5">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="Error In Channel 6">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="Error In Channel 7">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="8" size="1" name="ERR8" description="Error In Channel 8">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="9" size="1" name="ERR9" description="Error In Channel 9">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="10" size="1" name="ERR10" description="Error In Channel 10">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="11" size="1" name="ERR11" description="Error In Channel 11">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="12" size="1" name="ERR12" description="Error In Channel 12">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="13" size="1" name="ERR13" description="Error In Channel 13">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="14" size="1" name="ERR14" description="Error In Channel 14">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="15" size="1" name="ERR15" description="Error In Channel 15">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="16" size="1" name="ERR16" description="Error In Channel 16">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="17" size="1" name="ERR17" description="Error In Channel 17">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="18" size="1" name="ERR18" description="Error In Channel 18">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="19" size="1" name="ERR19" description="Error In Channel 19">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="20" size="1" name="ERR20" description="Error In Channel 20">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="21" size="1" name="ERR21" description="Error In Channel 21">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="22" size="1" name="ERR22" description="Error In Channel 22">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="23" size="1" name="ERR23" description="Error In Channel 23">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="24" size="1" name="ERR24" description="Error In Channel 24">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="25" size="1" name="ERR25" description="Error In Channel 25">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="26" size="1" name="ERR26" description="Error In Channel 26">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="27" size="1" name="ERR27" description="Error In Channel 27">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="28" size="1" name="ERR28" description="Error In Channel 28">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="29" size="1" name="ERR29" description="Error In Channel 29">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="30" size="1" name="ERR30" description="Error In Channel 30">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="31" size="1" name="ERR31" description="Error In Channel 31">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="DMA_HRS" access="ReadOnly" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="0" start="0b0" description="A hardware service request for channel 0 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 0 is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="0" start="0b0" description="A hardware service request for channel 1 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 1 is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="0" start="0b0" description="A hardware service request for channel 2 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 2 is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="0" start="0b0" description="A hardware service request for channel 3 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 3 is present" />
      </BitField>
      <BitField start="4" size="1" name="HRS4" description="Hardware Request Status Channel 4">
        <Enum name="0" start="0b0" description="A hardware service request for channel 4 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 4 is present" />
      </BitField>
      <BitField start="5" size="1" name="HRS5" description="Hardware Request Status Channel 5">
        <Enum name="0" start="0b0" description="A hardware service request for channel 5 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 5 is present" />
      </BitField>
      <BitField start="6" size="1" name="HRS6" description="Hardware Request Status Channel 6">
        <Enum name="0" start="0b0" description="A hardware service request for channel 6 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 6 is present" />
      </BitField>
      <BitField start="7" size="1" name="HRS7" description="Hardware Request Status Channel 7">
        <Enum name="0" start="0b0" description="A hardware service request for channel 7 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 7 is present" />
      </BitField>
      <BitField start="8" size="1" name="HRS8" description="Hardware Request Status Channel 8">
        <Enum name="0" start="0b0" description="A hardware service request for channel 8 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 8 is present" />
      </BitField>
      <BitField start="9" size="1" name="HRS9" description="Hardware Request Status Channel 9">
        <Enum name="0" start="0b0" description="A hardware service request for channel 9 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 9 is present" />
      </BitField>
      <BitField start="10" size="1" name="HRS10" description="Hardware Request Status Channel 10">
        <Enum name="0" start="0b0" description="A hardware service request for channel 10 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 10 is present" />
      </BitField>
      <BitField start="11" size="1" name="HRS11" description="Hardware Request Status Channel 11">
        <Enum name="0" start="0b0" description="A hardware service request for channel 11 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 11 is present" />
      </BitField>
      <BitField start="12" size="1" name="HRS12" description="Hardware Request Status Channel 12">
        <Enum name="0" start="0b0" description="A hardware service request for channel 12 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 12 is present" />
      </BitField>
      <BitField start="13" size="1" name="HRS13" description="Hardware Request Status Channel 13">
        <Enum name="0" start="0b0" description="A hardware service request for channel 13 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 13 is present" />
      </BitField>
      <BitField start="14" size="1" name="HRS14" description="Hardware Request Status Channel 14">
        <Enum name="0" start="0b0" description="A hardware service request for channel 14 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 14 is present" />
      </BitField>
      <BitField start="15" size="1" name="HRS15" description="Hardware Request Status Channel 15">
        <Enum name="0" start="0b0" description="A hardware service request for channel 15 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 15 is present" />
      </BitField>
      <BitField start="16" size="1" name="HRS16" description="Hardware Request Status Channel 16">
        <Enum name="0" start="0b0" description="A hardware service request for channel 16 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 16 is present" />
      </BitField>
      <BitField start="17" size="1" name="HRS17" description="Hardware Request Status Channel 17">
        <Enum name="0" start="0b0" description="A hardware service request for channel 17 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 17 is present" />
      </BitField>
      <BitField start="18" size="1" name="HRS18" description="Hardware Request Status Channel 18">
        <Enum name="0" start="0b0" description="A hardware service request for channel 18 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 18 is present" />
      </BitField>
      <BitField start="19" size="1" name="HRS19" description="Hardware Request Status Channel 19">
        <Enum name="0" start="0b0" description="A hardware service request for channel 19 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 19 is present" />
      </BitField>
      <BitField start="20" size="1" name="HRS20" description="Hardware Request Status Channel 20">
        <Enum name="0" start="0b0" description="A hardware service request for channel 20 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 20 is present" />
      </BitField>
      <BitField start="21" size="1" name="HRS21" description="Hardware Request Status Channel 21">
        <Enum name="0" start="0b0" description="A hardware service request for channel 21 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 21 is present" />
      </BitField>
      <BitField start="22" size="1" name="HRS22" description="Hardware Request Status Channel 22">
        <Enum name="0" start="0b0" description="A hardware service request for channel 22 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 22 is present" />
      </BitField>
      <BitField start="23" size="1" name="HRS23" description="Hardware Request Status Channel 23">
        <Enum name="0" start="0b0" description="A hardware service request for channel 23 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 23 is present" />
      </BitField>
      <BitField start="24" size="1" name="HRS24" description="Hardware Request Status Channel 24">
        <Enum name="0" start="0b0" description="A hardware service request for channel 24 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 24 is present" />
      </BitField>
      <BitField start="25" size="1" name="HRS25" description="Hardware Request Status Channel 25">
        <Enum name="0" start="0b0" description="A hardware service request for channel 25 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 25 is present" />
      </BitField>
      <BitField start="26" size="1" name="HRS26" description="Hardware Request Status Channel 26">
        <Enum name="0" start="0b0" description="A hardware service request for channel 26 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 26 is present" />
      </BitField>
      <BitField start="27" size="1" name="HRS27" description="Hardware Request Status Channel 27">
        <Enum name="0" start="0b0" description="A hardware service request for channel 27 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 27 is present" />
      </BitField>
      <BitField start="28" size="1" name="HRS28" description="Hardware Request Status Channel 28">
        <Enum name="0" start="0b0" description="A hardware service request for channel 28 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 28 is present" />
      </BitField>
      <BitField start="29" size="1" name="HRS29" description="Hardware Request Status Channel 29">
        <Enum name="0" start="0b0" description="A hardware service request for channel 29 is not preset" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 29 is present" />
      </BitField>
      <BitField start="30" size="1" name="HRS30" description="Hardware Request Status Channel 30">
        <Enum name="0" start="0b0" description="A hardware service request for channel 30 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for for channel 30 is present" />
      </BitField>
      <BitField start="31" size="1" name="HRS31" description="Hardware Request Status Channel 31">
        <Enum name="0" start="0b0" description="A hardware service request for channel 31 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 31 is present" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="DMA_EARS" access="Read/Write" description="Enable Asynchronous Request in Stop Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 0." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 0." />
      </BitField>
      <BitField start="1" size="1" name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 1" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 1." />
      </BitField>
      <BitField start="2" size="1" name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 2." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 2." />
      </BitField>
      <BitField start="3" size="1" name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 3." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 3." />
      </BitField>
      <BitField start="4" size="1" name="EDREQ_4" description="Enable asynchronous DMA request in stop mode for channel 4">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 4." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 4." />
      </BitField>
      <BitField start="5" size="1" name="EDREQ_5" description="Enable asynchronous DMA request in stop mode for channel 5">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 5." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 5." />
      </BitField>
      <BitField start="6" size="1" name="EDREQ_6" description="Enable asynchronous DMA request in stop mode for channel 6">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 6." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 6." />
      </BitField>
      <BitField start="7" size="1" name="EDREQ_7" description="Enable asynchronous DMA request in stop mode for channel 7">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 7." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 7." />
      </BitField>
      <BitField start="8" size="1" name="EDREQ_8" description="Enable asynchronous DMA request in stop mode for channel 8">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 8." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 8." />
      </BitField>
      <BitField start="9" size="1" name="EDREQ_9" description="Enable asynchronous DMA request in stop mode for channel 9">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 9." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 9." />
      </BitField>
      <BitField start="10" size="1" name="EDREQ_10" description="Enable asynchronous DMA request in stop mode for channel 10">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 10." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 10." />
      </BitField>
      <BitField start="11" size="1" name="EDREQ_11" description="Enable asynchronous DMA request in stop mode for channel 11">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 11." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 11." />
      </BitField>
      <BitField start="12" size="1" name="EDREQ_12" description="Enable asynchronous DMA request in stop mode for channel 12">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 12." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 12." />
      </BitField>
      <BitField start="13" size="1" name="EDREQ_13" description="Enable asynchronous DMA request in stop mode for channel 13">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 13." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 13." />
      </BitField>
      <BitField start="14" size="1" name="EDREQ_14" description="Enable asynchronous DMA request in stop mode for channel 14">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 14." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 14." />
      </BitField>
      <BitField start="15" size="1" name="EDREQ_15" description="Enable asynchronous DMA request in stop mode for channel 15">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 15." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 15." />
      </BitField>
      <BitField start="16" size="1" name="EDREQ_16" description="Enable asynchronous DMA request in stop mode for channel 16">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 16" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 16" />
      </BitField>
      <BitField start="17" size="1" name="EDREQ_17" description="Enable asynchronous DMA request in stop mode for channel 17">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 17" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 17" />
      </BitField>
      <BitField start="18" size="1" name="EDREQ_18" description="Enable asynchronous DMA request in stop mode for channel 18">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 18" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 18" />
      </BitField>
      <BitField start="19" size="1" name="EDREQ_19" description="Enable asynchronous DMA request in stop mode for channel 19">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 19" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 19" />
      </BitField>
      <BitField start="20" size="1" name="EDREQ_20" description="Enable asynchronous DMA request in stop mode for channel 20">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 20" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 20" />
      </BitField>
      <BitField start="21" size="1" name="EDREQ_21" description="Enable asynchronous DMA request in stop mode for channel 21">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 21" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 21" />
      </BitField>
      <BitField start="22" size="1" name="EDREQ_22" description="Enable asynchronous DMA request in stop mode for channel 22">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 22" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 22" />
      </BitField>
      <BitField start="23" size="1" name="EDREQ_23" description="Enable asynchronous DMA request in stop mode for channel 23">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 23" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 23" />
      </BitField>
      <BitField start="24" size="1" name="EDREQ_24" description="Enable asynchronous DMA request in stop mode for channel 24">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 24" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 24" />
      </BitField>
      <BitField start="25" size="1" name="EDREQ_25" description="Enable asynchronous DMA request in stop mode for channel 25">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 25" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 25" />
      </BitField>
      <BitField start="26" size="1" name="EDREQ_26" description="Enable asynchronous DMA request in stop mode for channel 26">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 26" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 26" />
      </BitField>
      <BitField start="27" size="1" name="EDREQ_27" description="Enable asynchronous DMA request in stop mode for channel 27">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 27" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 27" />
      </BitField>
      <BitField start="28" size="1" name="EDREQ_28" description="Enable asynchronous DMA request in stop mode for channel 28">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 28" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 28" />
      </BitField>
      <BitField start="29" size="1" name="EDREQ_29" description="Enable asynchronous DMA request in stop mode for channel 29">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 29" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 29" />
      </BitField>
      <BitField start="30" size="1" name="EDREQ_30" description="Enable asynchronous DMA request in stop mode for channel 30">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 30" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 30" />
      </BitField>
      <BitField start="31" size="1" name="EDREQ_31" description="Enable asynchronous DMA request in stop mode for channel 31">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 31" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 31" />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="1" name="DMA_DCHPRI3" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+1" size="1" name="DMA_DCHPRI2" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+2" size="1" name="DMA_DCHPRI1" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+3" size="1" name="DMA_DCHPRI0" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+4" size="1" name="DMA_DCHPRI7" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+5" size="1" name="DMA_DCHPRI6" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+6" size="1" name="DMA_DCHPRI5" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+7" size="1" name="DMA_DCHPRI4" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+8" size="1" name="DMA_DCHPRI11" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+9" size="1" name="DMA_DCHPRI10" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+10" size="1" name="DMA_DCHPRI9" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+11" size="1" name="DMA_DCHPRI8" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+12" size="1" name="DMA_DCHPRI15" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+13" size="1" name="DMA_DCHPRI14" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+14" size="1" name="DMA_DCHPRI13" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+15" size="1" name="DMA_DCHPRI12" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+16" size="1" name="DMA_DCHPRI19" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+17" size="1" name="DMA_DCHPRI18" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+18" size="1" name="DMA_DCHPRI17" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+19" size="1" name="DMA_DCHPRI16" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+20" size="1" name="DMA_DCHPRI23" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+21" size="1" name="DMA_DCHPRI22" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+22" size="1" name="DMA_DCHPRI21" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+23" size="1" name="DMA_DCHPRI20" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+24" size="1" name="DMA_DCHPRI27" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+25" size="1" name="DMA_DCHPRI26" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+26" size="1" name="DMA_DCHPRI25" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+27" size="1" name="DMA_DCHPRI24" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+28" size="1" name="DMA_DCHPRI31" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+29" size="1" name="DMA_DCHPRI30" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+30" size="1" name="DMA_DCHPRI29" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+31" size="1" name="DMA_DCHPRI28" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="4" size="2" name="GRPPRI" description="Channel n Current Group Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x1000+0" size="4" name="DMA_TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+32" size="4" name="DMA_TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+64" size="4" name="DMA_TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+96" size="4" name="DMA_TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+128" size="4" name="DMA_TCD4_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+160" size="4" name="DMA_TCD5_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+192" size="4" name="DMA_TCD6_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+224" size="4" name="DMA_TCD7_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+256" size="4" name="DMA_TCD8_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+288" size="4" name="DMA_TCD9_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+320" size="4" name="DMA_TCD10_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+352" size="4" name="DMA_TCD11_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+384" size="4" name="DMA_TCD12_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+416" size="4" name="DMA_TCD13_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+448" size="4" name="DMA_TCD14_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+480" size="4" name="DMA_TCD15_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+512" size="4" name="DMA_TCD16_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+544" size="4" name="DMA_TCD17_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+576" size="4" name="DMA_TCD18_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+608" size="4" name="DMA_TCD19_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+640" size="4" name="DMA_TCD20_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+672" size="4" name="DMA_TCD21_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+704" size="4" name="DMA_TCD22_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+736" size="4" name="DMA_TCD23_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+768" size="4" name="DMA_TCD24_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+800" size="4" name="DMA_TCD25_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+832" size="4" name="DMA_TCD26_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+864" size="4" name="DMA_TCD27_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+896" size="4" name="DMA_TCD28_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+928" size="4" name="DMA_TCD29_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+960" size="4" name="DMA_TCD30_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+992" size="4" name="DMA_TCD31_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004+0" size="2" name="DMA_TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+32" size="2" name="DMA_TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+64" size="2" name="DMA_TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+96" size="2" name="DMA_TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+128" size="2" name="DMA_TCD4_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+160" size="2" name="DMA_TCD5_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+192" size="2" name="DMA_TCD6_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+224" size="2" name="DMA_TCD7_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+256" size="2" name="DMA_TCD8_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+288" size="2" name="DMA_TCD9_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+320" size="2" name="DMA_TCD10_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+352" size="2" name="DMA_TCD11_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+384" size="2" name="DMA_TCD12_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+416" size="2" name="DMA_TCD13_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+448" size="2" name="DMA_TCD14_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+480" size="2" name="DMA_TCD15_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+512" size="2" name="DMA_TCD16_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+544" size="2" name="DMA_TCD17_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+576" size="2" name="DMA_TCD18_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+608" size="2" name="DMA_TCD19_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+640" size="2" name="DMA_TCD20_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+672" size="2" name="DMA_TCD21_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+704" size="2" name="DMA_TCD22_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+736" size="2" name="DMA_TCD23_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+768" size="2" name="DMA_TCD24_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+800" size="2" name="DMA_TCD25_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+832" size="2" name="DMA_TCD26_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+864" size="2" name="DMA_TCD27_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+896" size="2" name="DMA_TCD28_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+928" size="2" name="DMA_TCD29_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+960" size="2" name="DMA_TCD30_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+992" size="2" name="DMA_TCD31_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006+0" size="2" name="DMA_TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+32" size="2" name="DMA_TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+64" size="2" name="DMA_TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+96" size="2" name="DMA_TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+128" size="2" name="DMA_TCD4_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+160" size="2" name="DMA_TCD5_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+192" size="2" name="DMA_TCD6_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+224" size="2" name="DMA_TCD7_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+256" size="2" name="DMA_TCD8_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+288" size="2" name="DMA_TCD9_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+320" size="2" name="DMA_TCD10_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+352" size="2" name="DMA_TCD11_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+384" size="2" name="DMA_TCD12_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+416" size="2" name="DMA_TCD13_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+448" size="2" name="DMA_TCD14_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+480" size="2" name="DMA_TCD15_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+512" size="2" name="DMA_TCD16_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+544" size="2" name="DMA_TCD17_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+576" size="2" name="DMA_TCD18_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+608" size="2" name="DMA_TCD19_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+640" size="2" name="DMA_TCD20_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+672" size="2" name="DMA_TCD21_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+704" size="2" name="DMA_TCD22_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+736" size="2" name="DMA_TCD23_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+768" size="2" name="DMA_TCD24_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+800" size="2" name="DMA_TCD25_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+832" size="2" name="DMA_TCD26_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+864" size="2" name="DMA_TCD27_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+896" size="2" name="DMA_TCD28_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+928" size="2" name="DMA_TCD29_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+960" size="2" name="DMA_TCD30_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+992" size="2" name="DMA_TCD31_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte burst" />
        <Enum name="101" start="0b101" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+512" size="4" name="DMA_TCD16_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+544" size="4" name="DMA_TCD17_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+576" size="4" name="DMA_TCD18_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+608" size="4" name="DMA_TCD19_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+640" size="4" name="DMA_TCD20_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+672" size="4" name="DMA_TCD21_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+704" size="4" name="DMA_TCD22_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+736" size="4" name="DMA_TCD23_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+768" size="4" name="DMA_TCD24_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+800" size="4" name="DMA_TCD25_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+832" size="4" name="DMA_TCD26_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+864" size="4" name="DMA_TCD27_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+896" size="4" name="DMA_TCD28_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+928" size="4" name="DMA_TCD29_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+960" size="4" name="DMA_TCD30_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+992" size="4" name="DMA_TCD31_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+512" size="4" name="DMA_TCD16_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+544" size="4" name="DMA_TCD17_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+576" size="4" name="DMA_TCD18_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+608" size="4" name="DMA_TCD19_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+640" size="4" name="DMA_TCD20_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+672" size="4" name="DMA_TCD21_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+704" size="4" name="DMA_TCD22_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+736" size="4" name="DMA_TCD23_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+768" size="4" name="DMA_TCD24_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+800" size="4" name="DMA_TCD25_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+832" size="4" name="DMA_TCD26_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+864" size="4" name="DMA_TCD27_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+896" size="4" name="DMA_TCD28_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+928" size="4" name="DMA_TCD29_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+960" size="4" name="DMA_TCD30_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+992" size="4" name="DMA_TCD31_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+512" size="4" name="DMA_TCD16_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+544" size="4" name="DMA_TCD17_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+576" size="4" name="DMA_TCD18_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+608" size="4" name="DMA_TCD19_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+640" size="4" name="DMA_TCD20_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+672" size="4" name="DMA_TCD21_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+704" size="4" name="DMA_TCD22_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+736" size="4" name="DMA_TCD23_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+768" size="4" name="DMA_TCD24_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+800" size="4" name="DMA_TCD25_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+832" size="4" name="DMA_TCD26_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+864" size="4" name="DMA_TCD27_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+896" size="4" name="DMA_TCD28_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+928" size="4" name="DMA_TCD29_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+960" size="4" name="DMA_TCD30_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+992" size="4" name="DMA_TCD31_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C+0" size="4" name="DMA_TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+32" size="4" name="DMA_TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+64" size="4" name="DMA_TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+96" size="4" name="DMA_TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+128" size="4" name="DMA_TCD4_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+160" size="4" name="DMA_TCD5_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+192" size="4" name="DMA_TCD6_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+224" size="4" name="DMA_TCD7_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+256" size="4" name="DMA_TCD8_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+288" size="4" name="DMA_TCD9_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+320" size="4" name="DMA_TCD10_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+352" size="4" name="DMA_TCD11_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+384" size="4" name="DMA_TCD12_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+416" size="4" name="DMA_TCD13_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+448" size="4" name="DMA_TCD14_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+480" size="4" name="DMA_TCD15_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+512" size="4" name="DMA_TCD16_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+544" size="4" name="DMA_TCD17_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+576" size="4" name="DMA_TCD18_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+608" size="4" name="DMA_TCD19_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+640" size="4" name="DMA_TCD20_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+672" size="4" name="DMA_TCD21_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+704" size="4" name="DMA_TCD22_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+736" size="4" name="DMA_TCD23_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+768" size="4" name="DMA_TCD24_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+800" size="4" name="DMA_TCD25_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+832" size="4" name="DMA_TCD26_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+864" size="4" name="DMA_TCD27_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+896" size="4" name="DMA_TCD28_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+928" size="4" name="DMA_TCD29_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+960" size="4" name="DMA_TCD30_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+992" size="4" name="DMA_TCD31_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1010+0" size="4" name="DMA_TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+32" size="4" name="DMA_TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+64" size="4" name="DMA_TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+96" size="4" name="DMA_TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+128" size="4" name="DMA_TCD4_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+160" size="4" name="DMA_TCD5_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+192" size="4" name="DMA_TCD6_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+224" size="4" name="DMA_TCD7_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+256" size="4" name="DMA_TCD8_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+288" size="4" name="DMA_TCD9_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+320" size="4" name="DMA_TCD10_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+352" size="4" name="DMA_TCD11_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+384" size="4" name="DMA_TCD12_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+416" size="4" name="DMA_TCD13_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+448" size="4" name="DMA_TCD14_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+480" size="4" name="DMA_TCD15_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+512" size="4" name="DMA_TCD16_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+544" size="4" name="DMA_TCD17_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+576" size="4" name="DMA_TCD18_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+608" size="4" name="DMA_TCD19_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+640" size="4" name="DMA_TCD20_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+672" size="4" name="DMA_TCD21_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+704" size="4" name="DMA_TCD22_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+736" size="4" name="DMA_TCD23_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+768" size="4" name="DMA_TCD24_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+800" size="4" name="DMA_TCD25_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+832" size="4" name="DMA_TCD26_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+864" size="4" name="DMA_TCD27_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+896" size="4" name="DMA_TCD28_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+928" size="4" name="DMA_TCD29_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+960" size="4" name="DMA_TCD30_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+992" size="4" name="DMA_TCD31_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014+0" size="2" name="DMA_TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+32" size="2" name="DMA_TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+64" size="2" name="DMA_TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+96" size="2" name="DMA_TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+128" size="2" name="DMA_TCD4_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+160" size="2" name="DMA_TCD5_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+192" size="2" name="DMA_TCD6_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+224" size="2" name="DMA_TCD7_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+256" size="2" name="DMA_TCD8_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+288" size="2" name="DMA_TCD9_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+320" size="2" name="DMA_TCD10_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+352" size="2" name="DMA_TCD11_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+384" size="2" name="DMA_TCD12_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+416" size="2" name="DMA_TCD13_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+448" size="2" name="DMA_TCD14_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+480" size="2" name="DMA_TCD15_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+512" size="2" name="DMA_TCD16_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+544" size="2" name="DMA_TCD17_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+576" size="2" name="DMA_TCD18_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+608" size="2" name="DMA_TCD19_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+640" size="2" name="DMA_TCD20_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+672" size="2" name="DMA_TCD21_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+704" size="2" name="DMA_TCD22_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+736" size="2" name="DMA_TCD23_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+768" size="2" name="DMA_TCD24_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+800" size="2" name="DMA_TCD25_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+832" size="2" name="DMA_TCD26_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+864" size="2" name="DMA_TCD27_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+896" size="2" name="DMA_TCD28_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+928" size="2" name="DMA_TCD29_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+960" size="2" name="DMA_TCD30_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+992" size="2" name="DMA_TCD31_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+256" size="2" name="DMA_TCD8_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+288" size="2" name="DMA_TCD9_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+320" size="2" name="DMA_TCD10_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+352" size="2" name="DMA_TCD11_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+384" size="2" name="DMA_TCD12_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+416" size="2" name="DMA_TCD13_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+448" size="2" name="DMA_TCD14_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+480" size="2" name="DMA_TCD15_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+512" size="2" name="DMA_TCD16_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+544" size="2" name="DMA_TCD17_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+576" size="2" name="DMA_TCD18_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+608" size="2" name="DMA_TCD19_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+640" size="2" name="DMA_TCD20_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+672" size="2" name="DMA_TCD21_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+704" size="2" name="DMA_TCD22_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+736" size="2" name="DMA_TCD23_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+768" size="2" name="DMA_TCD24_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+800" size="2" name="DMA_TCD25_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+832" size="2" name="DMA_TCD26_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+864" size="2" name="DMA_TCD27_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+896" size="2" name="DMA_TCD28_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+928" size="2" name="DMA_TCD29_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+960" size="2" name="DMA_TCD30_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+992" size="2" name="DMA_TCD31_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+256" size="2" name="DMA_TCD8_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+288" size="2" name="DMA_TCD9_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+320" size="2" name="DMA_TCD10_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+352" size="2" name="DMA_TCD11_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+384" size="2" name="DMA_TCD12_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+416" size="2" name="DMA_TCD13_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+448" size="2" name="DMA_TCD14_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+480" size="2" name="DMA_TCD15_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+512" size="2" name="DMA_TCD16_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+544" size="2" name="DMA_TCD17_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+576" size="2" name="DMA_TCD18_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+608" size="2" name="DMA_TCD19_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+640" size="2" name="DMA_TCD20_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+672" size="2" name="DMA_TCD21_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+704" size="2" name="DMA_TCD22_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+736" size="2" name="DMA_TCD23_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+768" size="2" name="DMA_TCD24_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+800" size="2" name="DMA_TCD25_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+832" size="2" name="DMA_TCD26_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+864" size="2" name="DMA_TCD27_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+896" size="2" name="DMA_TCD28_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+928" size="2" name="DMA_TCD29_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+960" size="2" name="DMA_TCD30_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+992" size="2" name="DMA_TCD31_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="5" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018+0" size="4" name="DMA_TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+32" size="4" name="DMA_TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+64" size="4" name="DMA_TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+96" size="4" name="DMA_TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+128" size="4" name="DMA_TCD4_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+160" size="4" name="DMA_TCD5_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+192" size="4" name="DMA_TCD6_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+224" size="4" name="DMA_TCD7_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+256" size="4" name="DMA_TCD8_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+288" size="4" name="DMA_TCD9_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+320" size="4" name="DMA_TCD10_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+352" size="4" name="DMA_TCD11_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+384" size="4" name="DMA_TCD12_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+416" size="4" name="DMA_TCD13_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+448" size="4" name="DMA_TCD14_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+480" size="4" name="DMA_TCD15_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+512" size="4" name="DMA_TCD16_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+544" size="4" name="DMA_TCD17_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+576" size="4" name="DMA_TCD18_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+608" size="4" name="DMA_TCD19_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+640" size="4" name="DMA_TCD20_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+672" size="4" name="DMA_TCD21_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+704" size="4" name="DMA_TCD22_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+736" size="4" name="DMA_TCD23_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+768" size="4" name="DMA_TCD24_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+800" size="4" name="DMA_TCD25_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+832" size="4" name="DMA_TCD26_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+864" size="4" name="DMA_TCD27_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+896" size="4" name="DMA_TCD28_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+928" size="4" name="DMA_TCD29_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+960" size="4" name="DMA_TCD30_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+992" size="4" name="DMA_TCD31_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x101C+0" size="2" name="DMA_TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+32" size="2" name="DMA_TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+64" size="2" name="DMA_TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+96" size="2" name="DMA_TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+128" size="2" name="DMA_TCD4_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+160" size="2" name="DMA_TCD5_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+192" size="2" name="DMA_TCD6_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+224" size="2" name="DMA_TCD7_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+256" size="2" name="DMA_TCD8_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+288" size="2" name="DMA_TCD9_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+320" size="2" name="DMA_TCD10_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+352" size="2" name="DMA_TCD11_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+384" size="2" name="DMA_TCD12_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+416" size="2" name="DMA_TCD13_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+448" size="2" name="DMA_TCD14_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+480" size="2" name="DMA_TCD15_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+512" size="2" name="DMA_TCD16_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+544" size="2" name="DMA_TCD17_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+576" size="2" name="DMA_TCD18_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+608" size="2" name="DMA_TCD19_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+640" size="2" name="DMA_TCD20_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+672" size="2" name="DMA_TCD21_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+704" size="2" name="DMA_TCD22_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+736" size="2" name="DMA_TCD23_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+768" size="2" name="DMA_TCD24_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+800" size="2" name="DMA_TCD25_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+832" size="2" name="DMA_TCD26_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+864" size="2" name="DMA_TCD27_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+896" size="2" name="DMA_TCD28_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+928" size="2" name="DMA_TCD29_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+960" size="2" name="DMA_TCD30_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+992" size="2" name="DMA_TCD31_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="5" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+256" size="2" name="DMA_TCD8_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+288" size="2" name="DMA_TCD9_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+320" size="2" name="DMA_TCD10_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+352" size="2" name="DMA_TCD11_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+384" size="2" name="DMA_TCD12_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+416" size="2" name="DMA_TCD13_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+448" size="2" name="DMA_TCD14_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+480" size="2" name="DMA_TCD15_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+512" size="2" name="DMA_TCD16_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+544" size="2" name="DMA_TCD17_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+576" size="2" name="DMA_TCD18_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+608" size="2" name="DMA_TCD19_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+640" size="2" name="DMA_TCD20_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+672" size="2" name="DMA_TCD21_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+704" size="2" name="DMA_TCD22_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+736" size="2" name="DMA_TCD23_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+768" size="2" name="DMA_TCD24_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+800" size="2" name="DMA_TCD25_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+832" size="2" name="DMA_TCD26_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+864" size="2" name="DMA_TCD27_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+896" size="2" name="DMA_TCD28_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+928" size="2" name="DMA_TCD29_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+960" size="2" name="DMA_TCD30_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+992" size="2" name="DMA_TCD31_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+256" size="2" name="DMA_TCD8_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+288" size="2" name="DMA_TCD9_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+320" size="2" name="DMA_TCD10_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+352" size="2" name="DMA_TCD11_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+384" size="2" name="DMA_TCD12_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+416" size="2" name="DMA_TCD13_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+448" size="2" name="DMA_TCD14_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+480" size="2" name="DMA_TCD15_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+512" size="2" name="DMA_TCD16_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+544" size="2" name="DMA_TCD17_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+576" size="2" name="DMA_TCD18_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+608" size="2" name="DMA_TCD19_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+640" size="2" name="DMA_TCD20_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+672" size="2" name="DMA_TCD21_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+704" size="2" name="DMA_TCD22_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+736" size="2" name="DMA_TCD23_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+768" size="2" name="DMA_TCD24_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+800" size="2" name="DMA_TCD25_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+832" size="2" name="DMA_TCD26_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+864" size="2" name="DMA_TCD27_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+896" size="2" name="DMA_TCD28_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+928" size="2" name="DMA_TCD29_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+960" size="2" name="DMA_TCD30_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+992" size="2" name="DMA_TCD31_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="5" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FB" start="0x4000C000" description="FlexBus external bus interface">
    <Register start="+0+0" size="4" name="FB_CSAR0" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+12" size="4" name="FB_CSAR1" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+24" size="4" name="FB_CSAR2" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+36" size="4" name="FB_CSAR3" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+48" size="4" name="FB_CSAR4" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+60" size="4" name="FB_CSAR5" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0x4+0" size="4" name="FB_CSMR0" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+12" size="4" name="FB_CSMR1" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+24" size="4" name="FB_CSMR2" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+36" size="4" name="FB_CSMR3" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+48" size="4" name="FB_CSMR4" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+60" size="4" name="FB_CSMR5" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x8+0" size="4" name="FB_CSCR0" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+12" size="4" name="FB_CSCR1" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+24" size="4" name="FB_CSCR2" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+36" size="4" name="FB_CSCR3" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+48" size="4" name="FB_CSCR4" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+60" size="4" name="FB_CSCR5" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x60" size="4" name="FB_CSPMCR" access="Read/Write" description="Chip Select port Multiplexing Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="GROUP5" description="FlexBus Signal Group 5 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_TA" />
        <Enum name="0001" start="0b0001" description="FB_CS3 . You must also write 1b to CSCR[AA]." />
        <Enum name="0010" start="0b0010" description="FB_BE_7_0 . You must also write 1b to CSCR[AA]." />
      </BitField>
      <BitField start="16" size="4" name="GROUP4" description="FlexBus Signal Group 4 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_TBST" />
        <Enum name="0001" start="0b0001" description="FB_CS2" />
        <Enum name="0010" start="0b0010" description="FB_BE_15_8" />
      </BitField>
      <BitField start="20" size="4" name="GROUP3" description="FlexBus Signal Group 3 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_CS5" />
        <Enum name="0001" start="0b0001" description="FB_TSIZ1" />
        <Enum name="0010" start="0b0010" description="FB_BE_23_16" />
      </BitField>
      <BitField start="24" size="4" name="GROUP2" description="FlexBus Signal Group 2 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_CS4" />
        <Enum name="0001" start="0b0001" description="FB_TSIZ0" />
        <Enum name="0010" start="0b0010" description="FB_BE_31_24" />
      </BitField>
      <BitField start="28" size="4" name="GROUP1" description="FlexBus Signal Group 1 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_ALE" />
        <Enum name="0001" start="0b0001" description="FB_CS1" />
        <Enum name="0010" start="0b0010" description="FB_TS" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSMPU" start="0x4000D000" description="Memory protection unit">
    <Register start="+0" size="4" name="MPU_CESR" access="Read/Write" description="Control/Error Status Register" reset_value="0x815101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="MPU is disabled. All accesses from all bus masters are allowed." />
        <Enum name="1" start="0b1" description="MPU is enabled" />
      </BitField>
      <BitField start="8" size="4" name="NRGD" description="Number Of Region Descriptors">
        <Enum name="0000" start="0b0000" description="8 region descriptors" />
        <Enum name="0001" start="0b0001" description="12 region descriptors" />
        <Enum name="0010" start="0b0010" description="16 region descriptors" />
      </BitField>
      <BitField start="12" size="4" name="NSP" description="Number Of Slave Ports" />
      <BitField start="16" size="4" name="HRL" description="Hardware Revision Level" />
      <BitField start="27" size="5" name="SPERR" description="Slave Port n Error">
        <Enum name="0" start="0b00000" description="No error has occurred for slave port n." />
        <Enum name="1" start="0b00001" description="An error has occurred for slave port n." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="MPU_EAR0" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+8" size="4" name="MPU_EAR1" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+16" size="4" name="MPU_EAR2" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+24" size="4" name="MPU_EAR3" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+32" size="4" name="MPU_EAR4" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x14+0" size="4" name="MPU_EDR0" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+8" size="4" name="MPU_EDR1" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+16" size="4" name="MPU_EDR2" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+24" size="4" name="MPU_EDR3" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+32" size="4" name="MPU_EDR4" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x400+0" size="4" name="MPU_RGD0_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+16" size="4" name="MPU_RGD1_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+32" size="4" name="MPU_RGD2_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+48" size="4" name="MPU_RGD3_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+64" size="4" name="MPU_RGD4_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+80" size="4" name="MPU_RGD5_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+96" size="4" name="MPU_RGD6_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+112" size="4" name="MPU_RGD7_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+128" size="4" name="MPU_RGD8_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+144" size="4" name="MPU_RGD9_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+160" size="4" name="MPU_RGD10_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+176" size="4" name="MPU_RGD11_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x404+0" size="4" name="MPU_RGD0_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+16" size="4" name="MPU_RGD1_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+32" size="4" name="MPU_RGD2_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+48" size="4" name="MPU_RGD3_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+64" size="4" name="MPU_RGD4_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+80" size="4" name="MPU_RGD5_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+96" size="4" name="MPU_RGD6_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+112" size="4" name="MPU_RGD7_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+128" size="4" name="MPU_RGD8_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+144" size="4" name="MPU_RGD9_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+160" size="4" name="MPU_RGD10_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+176" size="4" name="MPU_RGD11_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x408+0" size="4" name="MPU_RGD0_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+16" size="4" name="MPU_RGD1_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+32" size="4" name="MPU_RGD2_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+48" size="4" name="MPU_RGD3_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+64" size="4" name="MPU_RGD4_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+80" size="4" name="MPU_RGD5_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+96" size="4" name="MPU_RGD6_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+112" size="4" name="MPU_RGD7_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+128" size="4" name="MPU_RGD8_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+144" size="4" name="MPU_RGD9_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+160" size="4" name="MPU_RGD10_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+176" size="4" name="MPU_RGD11_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x40C+0" size="4" name="MPU_RGD0_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+16" size="4" name="MPU_RGD1_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+32" size="4" name="MPU_RGD2_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+48" size="4" name="MPU_RGD3_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+64" size="4" name="MPU_RGD4_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+80" size="4" name="MPU_RGD5_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+96" size="4" name="MPU_RGD6_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+112" size="4" name="MPU_RGD7_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+128" size="4" name="MPU_RGD8_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+144" size="4" name="MPU_RGD9_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+160" size="4" name="MPU_RGD10_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+176" size="4" name="MPU_RGD11_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x800+0" size="4" name="MPU_RGDAAC0" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+4" size="4" name="MPU_RGDAAC1" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+8" size="4" name="MPU_RGDAAC2" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+12" size="4" name="MPU_RGDAAC3" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+16" size="4" name="MPU_RGDAAC4" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+20" size="4" name="MPU_RGDAAC5" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+24" size="4" name="MPU_RGDAAC6" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+28" size="4" name="MPU_RGDAAC7" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+32" size="4" name="MPU_RGDAAC8" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+36" size="4" name="MPU_RGDAAC9" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+40" size="4" name="MPU_RGDAAC10" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+44" size="4" name="MPU_RGDAAC11" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDRAM" start="0x4000F000" description="Synchronous DRAM Controller">
    <Register start="+0x42" size="2" name="SDRAM_CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="RC" description="Refresh count" />
      <BitField start="9" size="2" name="RTIM" description="Refresh timing">
        <Enum name="00" start="0b00" description="3 clocks" />
        <Enum name="01" start="0b01" description="6 clocks" />
        <Enum name="10" start="0b10" description="9 clocks" />
        <Enum name="11" start="0b11" description="9 clocks" />
      </BitField>
      <BitField start="11" size="1" name="IS" description="Initiate self-refresh command.">
        <Enum name="0" start="0b0" description="Take no action or issue a selfx command to exit self refresh." />
        <Enum name="1" start="0b1" description="SDRAM controller sends a self command to both SDRAM blocks to put them in low-power, self-refresh state where they remain until IS is cleared. When IS is cleared, the controller sends a selfx command for the SDRAMs to exit self-refresh. The refresh counter is suspended while the SDRAMs are in self-refresh; the SDRAM controls the refresh period." />
      </BitField>
    </Register>
    <Register start="+0x48+0" size="4" name="SDRAM_AC0" access="Read/Write" description="Address and Control Register" reset_value="0" reset_mask="0x8040">
      <BitField start="3" size="1" name="IP" description="Initiate precharge all (pall) command.">
        <Enum name="0" start="0b0" description="Take no action." />
        <Enum name="1" start="0b1" description="A pall command is sent to the associated SDRAM block. During initialization, this command is executed after all DRAM controller registers are programmed. After IP is set, the next write to an appropriate SDRAM address generates the pall command to the SDRAM block." />
      </BitField>
      <BitField start="4" size="2" name="PS" description="Port size.">
        <Enum name="00" start="0b00" description="32-bit port" />
        <Enum name="01" start="0b01" description="8-bit port" />
        <Enum name="10" start="0b10" description="16-bit port" />
        <Enum name="11" start="0b11" description="16-bit port" />
      </BitField>
      <BitField start="6" size="1" name="IMRS" description="Initiate mode register set (mrs) command.">
        <Enum name="0" start="0b0" description="Take no action" />
        <Enum name="1" start="0b1" description="Initiate mrs command" />
      </BitField>
      <BitField start="8" size="3" name="CBM" description="Command bit location" />
      <BitField start="12" size="2" name="CASL" description="CAS Latency" />
      <BitField start="15" size="1" name="RE" description="Refresh enable">
        <Enum name="0" start="0b0" description="Do not refresh associated DRAM block" />
        <Enum name="1" start="0b1" description="Refresh associated DRAM block" />
      </BitField>
      <BitField start="18" size="14" name="BA" description="Base address register." />
    </Register>
    <Register start="+0x48+8" size="4" name="SDRAM_AC1" access="Read/Write" description="Address and Control Register" reset_value="0" reset_mask="0x8040">
      <BitField start="3" size="1" name="IP" description="Initiate precharge all (pall) command.">
        <Enum name="0" start="0b0" description="Take no action." />
        <Enum name="1" start="0b1" description="A pall command is sent to the associated SDRAM block. During initialization, this command is executed after all DRAM controller registers are programmed. After IP is set, the next write to an appropriate SDRAM address generates the pall command to the SDRAM block." />
      </BitField>
      <BitField start="4" size="2" name="PS" description="Port size.">
        <Enum name="00" start="0b00" description="32-bit port" />
        <Enum name="01" start="0b01" description="8-bit port" />
        <Enum name="10" start="0b10" description="16-bit port" />
        <Enum name="11" start="0b11" description="16-bit port" />
      </BitField>
      <BitField start="6" size="1" name="IMRS" description="Initiate mode register set (mrs) command.">
        <Enum name="0" start="0b0" description="Take no action" />
        <Enum name="1" start="0b1" description="Initiate mrs command" />
      </BitField>
      <BitField start="8" size="3" name="CBM" description="Command bit location" />
      <BitField start="12" size="2" name="CASL" description="CAS Latency" />
      <BitField start="15" size="1" name="RE" description="Refresh enable">
        <Enum name="0" start="0b0" description="Do not refresh associated DRAM block" />
        <Enum name="1" start="0b1" description="Refresh associated DRAM block" />
      </BitField>
      <BitField start="18" size="14" name="BA" description="Base address register." />
    </Register>
    <Register start="+0x4C+0" size="4" name="SDRAM_CM0" access="Read/Write" description="Control Mask" reset_value="0" reset_mask="0x1">
      <BitField start="0" size="1" name="V" description="Valid.">
        <Enum name="0" start="0b0" description="Do not decode DRAM accesses." />
        <Enum name="1" start="0b1" description="Registers controlling the DRAM block are initialized; DRAM accesses can be decoded" />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write protect.">
        <Enum name="0" start="0b0" description="Allow write accesses" />
        <Enum name="1" start="0b1" description="Ignore write accesses. The DRAM controller ignores write accesses to the memory block and an address exception occurs. Write accesses to a write-protected DRAM region are compared in the chip select module for a hit. If no hit occurs, an external bus cycle is generated. If this external bus cycle is not acknowledged, an access exception occurs." />
      </BitField>
      <BitField start="18" size="14" name="BAM" description="Base address mask.">
        <Enum name="0" start="0b0" description="The associated address bit is used in decoding the DRAM hit to a memory block" />
        <Enum name="1" start="0b1" description="The associated address bit is not used in the DRAM hit decode" />
      </BitField>
    </Register>
    <Register start="+0x4C+8" size="4" name="SDRAM_CM1" access="Read/Write" description="Control Mask" reset_value="0" reset_mask="0x1">
      <BitField start="0" size="1" name="V" description="Valid.">
        <Enum name="0" start="0b0" description="Do not decode DRAM accesses." />
        <Enum name="1" start="0b1" description="Registers controlling the DRAM block are initialized; DRAM accesses can be decoded" />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write protect.">
        <Enum name="0" start="0b0" description="Allow write accesses" />
        <Enum name="1" start="0b1" description="Ignore write accesses. The DRAM controller ignores write accesses to the memory block and an address exception occurs. Write accesses to a write-protected DRAM region are compared in the chip select module for a hit. If no hit occurs, an external bus cycle is generated. If this external bus cycle is not acknowledged, an access exception occurs." />
      </BitField>
      <BitField start="18" size="14" name="BAM" description="Base address mask.">
        <Enum name="0" start="0b0" description="The associated address bit is used in decoding the DRAM hit to a memory block" />
        <Enum name="1" start="0b1" description="The associated address bit is not used in the DRAM hit decode" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FMC" start="0x4001F000" description="Flash Memory Controller">
    <Register start="+0" size="4" name="FMC_PFAPR" access="Read/Write" description="Flash Access Protection Register" reset_value="0x3F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="M0AP" description="Master 0 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="2" size="2" name="M1AP" description="Master 1 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="4" size="2" name="M2AP" description="Master 2 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="6" size="2" name="M3AP" description="Master 3 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="8" size="2" name="M4AP" description="Master 4 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="16" size="1" name="M0PFD" description="Master 0 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="17" size="1" name="M1PFD" description="Master 1 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="18" size="1" name="M2PFD" description="Master 2 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="19" size="1" name="M3PFD" description="Master 3 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="20" size="1" name="M4PFD" description="Master 4 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FMC_PFB0CR" access="Read/Write" description="Flash Bank 0 Control Register" reset_value="0x3004001F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="B0SEBE" description="Bank 0 Single Entry Buffer Enable">
        <Enum name="0" start="0b0" description="Single entry buffer is disabled." />
        <Enum name="1" start="0b1" description="Single entry buffer is enabled." />
      </BitField>
      <BitField start="1" size="1" name="B0IPE" description="Bank 0 Instruction Prefetch Enable">
        <Enum name="0" start="0b0" description="Do not prefetch in response to instruction fetches." />
        <Enum name="1" start="0b1" description="Enable prefetches in response to instruction fetches." />
      </BitField>
      <BitField start="2" size="1" name="B0DPE" description="Bank 0 Data Prefetch Enable">
        <Enum name="0" start="0b0" description="Do not prefetch in response to data references." />
        <Enum name="1" start="0b1" description="Enable prefetches in response to data references." />
      </BitField>
      <BitField start="3" size="1" name="B0ICE" description="Bank 0 Instruction Cache Enable">
        <Enum name="0" start="0b0" description="Do not cache instruction fetches." />
        <Enum name="1" start="0b1" description="Cache instruction fetches." />
      </BitField>
      <BitField start="4" size="1" name="B0DCE" description="Bank 0 Data Cache Enable">
        <Enum name="0" start="0b0" description="Do not cache data references." />
        <Enum name="1" start="0b1" description="Cache data references." />
      </BitField>
      <BitField start="5" size="3" name="CRC" description="Cache Replacement Control">
        <Enum name="000" start="0b000" description="LRU replacement algorithm per set across all four ways" />
        <Enum name="010" start="0b010" description="Independent LRU with ways [0-1] for ifetches, [2-3] for data" />
        <Enum name="011" start="0b011" description="Independent LRU with ways [0-2] for ifetches, [3] for data" />
      </BitField>
      <BitField start="17" size="2" name="B0MW" description="Bank 0 Memory Width">
        <Enum name="00" start="0b00" description="32 bits" />
        <Enum name="01" start="0b01" description="64 bits" />
        <Enum name="10" start="0b10" description="128 bits" />
      </BitField>
      <BitField start="19" size="1" name="S_B_INV" description="Invalidate Prefetch Speculation Buffer">
        <Enum name="0" start="0b0" description="Speculation buffer and single entry buffer are not affected." />
        <Enum name="1" start="0b1" description="Invalidate (clear) speculation buffer and single entry buffer." />
      </BitField>
      <BitField start="20" size="4" name="CINV_WAY" description="Cache Invalidate Way x">
        <Enum name="0" start="0b0000" description="No cache way invalidation for the corresponding cache" />
        <Enum name="1" start="0b0001" description="Invalidate cache way for the corresponding cache: clear the tag, data, and vld bits of ways selected" />
      </BitField>
      <BitField start="24" size="4" name="CLCK_WAY" description="Cache Lock Way x">
        <Enum name="0" start="0b0000" description="Cache way is unlocked and may be displaced" />
        <Enum name="1" start="0b0001" description="Cache way is locked and its contents are not displaced" />
      </BitField>
      <BitField start="28" size="4" name="B0RWSC" description="Bank 0 Read Wait State Control" />
    </Register>
    <Register start="+0x8" size="4" name="FMC_Reserved" access="ReadOnly" description="Reserved" reset_value="0x30000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x100+0" size="4" name="FMC_TAGVDW0S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+4" size="4" name="FMC_TAGVDW0S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+8" size="4" name="FMC_TAGVDW0S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+12" size="4" name="FMC_TAGVDW0S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x110+0" size="4" name="FMC_TAGVDW1S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x110+4" size="4" name="FMC_TAGVDW1S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x110+8" size="4" name="FMC_TAGVDW1S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x110+12" size="4" name="FMC_TAGVDW1S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+0" size="4" name="FMC_TAGVDW2S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+4" size="4" name="FMC_TAGVDW2S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+8" size="4" name="FMC_TAGVDW2S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+12" size="4" name="FMC_TAGVDW2S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x130+0" size="4" name="FMC_TAGVDW3S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x130+4" size="4" name="FMC_TAGVDW3S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x130+8" size="4" name="FMC_TAGVDW3S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x130+12" size="4" name="FMC_TAGVDW3S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="14" name="cache_tag" description="14-bit tag for cache entry" />
    </Register>
    <Register start="+0x200+0" size="4" name="FMC_DATAW0S0UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x200+16" size="4" name="FMC_DATAW0S1UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x200+32" size="4" name="FMC_DATAW0S2UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x200+48" size="4" name="FMC_DATAW0S3UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x204+0" size="4" name="FMC_DATAW0S0MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x204+16" size="4" name="FMC_DATAW0S1MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x204+32" size="4" name="FMC_DATAW0S2MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x204+48" size="4" name="FMC_DATAW0S3MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x208+0" size="4" name="FMC_DATAW0S0ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x208+16" size="4" name="FMC_DATAW0S1ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x208+32" size="4" name="FMC_DATAW0S2ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x208+48" size="4" name="FMC_DATAW0S3ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x20C+0" size="4" name="FMC_DATAW0S0LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x20C+16" size="4" name="FMC_DATAW0S1LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x20C+32" size="4" name="FMC_DATAW0S2LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x20C+48" size="4" name="FMC_DATAW0S3LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x240+0" size="4" name="FMC_DATAW1S0UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x240+16" size="4" name="FMC_DATAW1S1UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x240+32" size="4" name="FMC_DATAW1S2UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x240+48" size="4" name="FMC_DATAW1S3UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x244+0" size="4" name="FMC_DATAW1S0MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x244+16" size="4" name="FMC_DATAW1S1MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x244+32" size="4" name="FMC_DATAW1S2MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x244+48" size="4" name="FMC_DATAW1S3MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x248+0" size="4" name="FMC_DATAW1S0ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x248+16" size="4" name="FMC_DATAW1S1ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x248+32" size="4" name="FMC_DATAW1S2ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x248+48" size="4" name="FMC_DATAW1S3ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x24C+0" size="4" name="FMC_DATAW1S0LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x24C+16" size="4" name="FMC_DATAW1S1LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x24C+32" size="4" name="FMC_DATAW1S2LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x24C+48" size="4" name="FMC_DATAW1S3LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x280+0" size="4" name="FMC_DATAW2S0UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x280+16" size="4" name="FMC_DATAW2S1UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x280+32" size="4" name="FMC_DATAW2S2UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x280+48" size="4" name="FMC_DATAW2S3UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x284+0" size="4" name="FMC_DATAW2S0MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x284+16" size="4" name="FMC_DATAW2S1MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x284+32" size="4" name="FMC_DATAW2S2MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x284+48" size="4" name="FMC_DATAW2S3MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x288+0" size="4" name="FMC_DATAW2S0ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x288+16" size="4" name="FMC_DATAW2S1ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x288+32" size="4" name="FMC_DATAW2S2ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x288+48" size="4" name="FMC_DATAW2S3ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x28C+0" size="4" name="FMC_DATAW2S0LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x28C+16" size="4" name="FMC_DATAW2S1LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x28C+32" size="4" name="FMC_DATAW2S2LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x28C+48" size="4" name="FMC_DATAW2S3LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C0+0" size="4" name="FMC_DATAW3S0UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x2C0+16" size="4" name="FMC_DATAW3S1UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x2C0+32" size="4" name="FMC_DATAW3S2UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x2C0+48" size="4" name="FMC_DATAW3S3UM" access="Read/Write" description="Cache Data Storage (uppermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [127:96] of data entry" />
    </Register>
    <Register start="+0x2C4+0" size="4" name="FMC_DATAW3S0MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x2C4+16" size="4" name="FMC_DATAW3S1MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x2C4+32" size="4" name="FMC_DATAW3S2MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x2C4+48" size="4" name="FMC_DATAW3S3MU" access="Read/Write" description="Cache Data Storage (mid-upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [95:64] of data entry" />
    </Register>
    <Register start="+0x2C8+0" size="4" name="FMC_DATAW3S0ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C8+16" size="4" name="FMC_DATAW3S1ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C8+32" size="4" name="FMC_DATAW3S2ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C8+48" size="4" name="FMC_DATAW3S3ML" access="Read/Write" description="Cache Data Storage (mid-lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2CC+0" size="4" name="FMC_DATAW3S0LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2CC+16" size="4" name="FMC_DATAW3S1LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2CC+32" size="4" name="FMC_DATAW3S2LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2CC+48" size="4" name="FMC_DATAW3S3LM" access="Read/Write" description="Cache Data Storage (lowermost word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFA" start="0x40020000" description="Flash Memory Interface">
    <Register start="+0" size="1" name="FTFA_FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="0" start="0b0" description="No protection violation detected" />
        <Enum name="1" start="0b1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="0" start="0b0" description="No access error detected" />
        <Enum name="1" start="0b1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="Flash Read Collision Error Flag">
        <Enum name="0" start="0b0" description="No collision error detected" />
        <Enum name="1" start="0b1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="0" start="0b0" description="Flash command in progress" />
        <Enum name="1" start="0b1" description="Flash command has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFA_FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="0" start="0b0" description="No suspend requested" />
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution." />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="0" start="0b0" description="No request or request complete" />
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state." />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled" />
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled" />
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFA_FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="00" start="0b00" description="MCU security status is secure." />
        <Enum name="01" start="0b01" description="MCU security status is secure." />
        <Enum name="10" start="0b10" description="MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)" />
        <Enum name="11" start="0b11" description="MCU security status is secure." />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="00" start="0b00" description="Freescale factory access granted" />
        <Enum name="01" start="0b01" description="Freescale factory access denied" />
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable">
        <Enum name="00" start="0b00" description="Mass erase is enabled" />
        <Enum name="01" start="0b01" description="Mass erase is enabled" />
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="00" start="0b00" description="Backdoor key access disabled" />
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFA_FOPT" access="ReadOnly" description="Flash Option Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x4+0" size="1" name="FTFA_FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+1" size="1" name="FTFA_FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+2" size="1" name="FTFA_FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+3" size="1" name="FTFA_FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+4" size="1" name="FTFA_FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+5" size="1" name="FTFA_FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+6" size="1" name="FTFA_FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+7" size="1" name="FTFA_FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+8" size="1" name="FTFA_FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+9" size="1" name="FTFA_FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+10" size="1" name="FTFA_FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+11" size="1" name="FTFA_FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x10+0" size="1" name="FTFA_FPROT3" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFA_FPROT2" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFA_FPROT1" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFA_FPROT0" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="1" name="FTFA_XACCH3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+1" size="1" name="FTFA_XACCH2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+2" size="1" name="FTFA_XACCH1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+3" size="1" name="FTFA_XACCH0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="1" name="FTFA_XACCL3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+5" size="1" name="FTFA_XACCL2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+6" size="1" name="FTFA_XACCL1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+7" size="1" name="FTFA_XACCL0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="1" name="FTFA_SACCH3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+1" size="1" name="FTFA_SACCH2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+2" size="1" name="FTFA_SACCH1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+3" size="1" name="FTFA_SACCH0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+4" size="1" name="FTFA_SACCL3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+5" size="1" name="FTFA_SACCL2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+6" size="1" name="FTFA_SACCL1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+7" size="1" name="FTFA_SACCL0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x28" size="1" name="FTFA_FACSS" access="ReadOnly" description="Flash Access Segment Size Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SGSIZE" description="Segment Size" />
    </Register>
    <Register start="+0x2B" size="1" name="FTFA_FACSN" access="ReadOnly" description="Flash Access Segment Number Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="NUMSG" description="Number of Segments Indicator">
        <Enum name="100000" start="0b100000" description="Program flash memory is divided into 32 segments (64 Kbytes, 128 Kbytes)" />
        <Enum name="101000" start="0b101000" description="Program flash memory is divided into 40 segments (160 Kbytes)" />
        <Enum name="1000000" start="0b1000000" description="Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x40021000" description="DMA channel multiplexor">
    <Register start="+0+0" size="1" name="DMAMUX_CHCFG0" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX_CHCFG1" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX_CHCFG2" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX_CHCFG3" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="DMAMUX_CHCFG4" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="DMAMUX_CHCFG5" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="DMAMUX_CHCFG6" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="DMAMUX_CHCFG7" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+8" size="1" name="DMAMUX_CHCFG8" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+9" size="1" name="DMAMUX_CHCFG9" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+10" size="1" name="DMAMUX_CHCFG10" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+11" size="1" name="DMAMUX_CHCFG11" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+12" size="1" name="DMAMUX_CHCFG12" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+13" size="1" name="DMAMUX_CHCFG13" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+14" size="1" name="DMAMUX_CHCFG14" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+15" size="1" name="DMAMUX_CHCFG15" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+16" size="1" name="DMAMUX_CHCFG16" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+17" size="1" name="DMAMUX_CHCFG17" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+18" size="1" name="DMAMUX_CHCFG18" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+19" size="1" name="DMAMUX_CHCFG19" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+20" size="1" name="DMAMUX_CHCFG20" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+21" size="1" name="DMAMUX_CHCFG21" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+22" size="1" name="DMAMUX_CHCFG22" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+23" size="1" name="DMAMUX_CHCFG23" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+24" size="1" name="DMAMUX_CHCFG24" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+25" size="1" name="DMAMUX_CHCFG25" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+26" size="1" name="DMAMUX_CHCFG26" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+27" size="1" name="DMAMUX_CHCFG27" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+28" size="1" name="DMAMUX_CHCFG28" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+29" size="1" name="DMAMUX_CHCFG29" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+30" size="1" name="DMAMUX_CHCFG30" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+31" size="1" name="DMAMUX_CHCFG31" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="TSI0_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="LPUART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="LPUART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="LPUART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="LPUART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="LPUART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="LPUART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="LPUART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="LPUART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="I2S0_Rx_Signal" />
        <Enum name="13" start="0b1101" description="I2S0_Tx_Signal" />
        <Enum name="14" start="0b1110" description="SPI0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="SPI0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI1_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI1_Tx_Signal" />
        <Enum name="18" start="0b10010" description="I2C0_I2C3_Signal" />
        <Enum name="19" start="0b10011" description="I2C1_I2C2_Signal" />
        <Enum name="20" start="0b10100" description="FTM0_Channel0_Signal" />
        <Enum name="21" start="0b10101" description="FTM0_Channel1_Signal" />
        <Enum name="22" start="0b10110" description="FTM0_Channel2_Signal" />
        <Enum name="23" start="0b10111" description="FTM0_Channel3_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel4_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel5_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel6_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel7_Signal" />
        <Enum name="28" start="0b11100" description="FTM1_Channel0_Signal" />
        <Enum name="29" start="0b11101" description="FTM1_Channel1_Signal" />
        <Enum name="30" start="0b11110" description="FTM2_Channel0_Signal" />
        <Enum name="31" start="0b11111" description="FTM2_Channel1_Signal" />
        <Enum name="32" start="0b100000" description="FTM3_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM3_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM3_Channel2_Signal" />
        <Enum name="35" start="0b100011" description="FTM3_Channel3_Signal" />
        <Enum name="36" start="0b100100" description="FTM3_Channel4_Signal" />
        <Enum name="37" start="0b100101" description="FTM3_Channel5_Signal" />
        <Enum name="38" start="0b100110" description="FTM3_Channel6_Signal" />
        <Enum name="39" start="0b100111" description="FTM3_Channel7_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="58" start="0b111010" description="SPI2_Rx_Signal" />
        <Enum name="59" start="0b111011" description="SPI2_Tx_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x4002C000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI0_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 protocol clock cycles between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 protocol clock cycle between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 protocol clock cycles between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="1" name="PCSIS0" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="17" size="1" name="PCSIS1" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="18" size="1" name="PCSIS2" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="19" size="1" name="PCSIS3" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="20" size="1" name="PCSIS4" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="21" size="1" name="PCSIS5" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Transfer Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="SPI Configuration.">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="Enables Slave mode" />
        <Enum name="1" start="0b1" description="Enables Master mode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI0_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI0_CTAR0" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI0_CTAR1" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI0_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI0_SR" access="Read/Write" description="Status Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI0_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="1" name="PCS0" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="17" size="1" name="PCS1" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="18" size="1" name="PCS2" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="19" size="1" name="PCS3" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="20" size="1" name="PCS4" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="21" size="1" name="PCS5" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI0_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI0_TXFR0" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI0_TXFR1" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI0_TXFR2" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI0_TXFR3" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI0_RXFR0" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI0_RXFR1" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI0_RXFR2" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI0_RXFR3" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x4002D000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI1_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 protocol clock cycles between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 protocol clock cycle between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 protocol clock cycles between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="1" name="PCSIS0" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="17" size="1" name="PCSIS1" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="18" size="1" name="PCSIS2" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="19" size="1" name="PCSIS3" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="20" size="1" name="PCSIS4" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="21" size="1" name="PCSIS5" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Transfer Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="SPI Configuration.">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="Enables Slave mode" />
        <Enum name="1" start="0b1" description="Enables Master mode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI1_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI1_CTAR0" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI1_CTAR1" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI1_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI1_SR" access="Read/Write" description="Status Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI1_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="1" name="PCS0" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="17" size="1" name="PCS1" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="18" size="1" name="PCS2" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="19" size="1" name="PCS3" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="20" size="1" name="PCS4" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="21" size="1" name="PCS5" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI1_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI1_TXFR0" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI1_TXFR1" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI1_TXFR2" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI1_TXFR3" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI1_RXFR0" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI1_RXFR1" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI1_RXFR2" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI1_RXFR3" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x400AC000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI2_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 protocol clock cycles between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 protocol clock cycle between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 protocol clock cycles between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="1" name="PCSIS0" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="17" size="1" name="PCSIS1" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="18" size="1" name="PCSIS2" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="19" size="1" name="PCSIS3" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="20" size="1" name="PCSIS4" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="21" size="1" name="PCSIS5" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Transfer Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="SPI Configuration.">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="Enables Slave mode" />
        <Enum name="1" start="0b1" description="Enables Master mode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI2_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI2_CTAR0" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI2_CTAR1" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI2_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI2_SR" access="Read/Write" description="Status Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI2_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI2_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="1" name="PCS0" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="17" size="1" name="PCS1" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="18" size="1" name="PCS2" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="19" size="1" name="PCS3" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="20" size="1" name="PCS4" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="21" size="1" name="PCS5" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI2_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI2_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI2_TXFR0" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI2_TXFR1" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI2_TXFR2" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI2_TXFR3" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI2_RXFR0" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI2_RXFR1" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI2_RXFR2" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI2_RXFR3" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S0" start="0x4002F000" description="Inter-IC Sound / Synchronous Audio Interface">
    <Register start="+0" size="4" name="I2S0_TCSR" access="Read/Write" description="SAI Transmit Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO watermark has not been reached." />
        <Enum name="1" start="0b1" description="Transmit FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="0" start="0b0" description="No enabled transmit FIFO is empty." />
        <Enum name="1" start="0b1" description="Enabled transmit FIFO is empty." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="Transmit underrun not detected." />
        <Enum name="1" start="0b1" description="Transmit underrun detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="0" start="0b0" description="Sync error not detected." />
        <Enum name="1" start="0b1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="0" start="0b0" description="Start of word not detected." />
        <Enum name="1" start="0b1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="0" start="0b0" description="Transmit bit clock is disabled." />
        <Enum name="1" start="0b1" description="Transmit bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="Transmitter is disabled in Debug mode, after completing the current frame." />
        <Enum name="1" start="0b1" description="Transmitter is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Transmitter enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter is disabled." />
        <Enum name="1" start="0b1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="I2S0_TCR1" access="Read/Write" description="SAI Transmit Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TFW" description="Transmit FIFO Watermark" />
    </Register>
    <Register start="+0x8" size="4" name="I2S0_TCR2" access="Read/Write" description="SAI Transmit Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="0" start="0b0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="1" start="0b1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="00" start="0b00" description="Bus Clock selected." />
        <Enum name="01" start="0b01" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="10" start="0b10" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="11" start="0b11" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="0" start="0b0" description="Use the normal bit clock source." />
        <Enum name="1" start="0b1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with receiver." />
        <Enum name="10" start="0b10" description="Synchronous with another SAI transmitter." />
        <Enum name="11" start="0b11" description="Synchronous with another SAI receiver." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="I2S0_TCR3" access="Read/Write" description="SAI Transmit Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="1" name="TCE0" description="Transmit Channel Enable">
        <Enum name="0" start="0b00" description="Transmit data channel N is disabled." />
        <Enum name="1" start="0b01" description="Transmit data channel N is enabled." />
      </BitField>
      <BitField start="17" size="1" name="TCE1" description="Transmit Channel Enable">
        <Enum name="0" start="0b00" description="Transmit data channel N is disabled." />
        <Enum name="1" start="0b01" description="Transmit data channel N is enabled." />
      </BitField>
      <BitField start="24" size="1" name="CFR0" description="Channel FIFO Reset">
        <Enum name="0" start="0b00" description="No effect." />
        <Enum name="1" start="0b01" description="Transmit data channel N FIFO is reset." />
      </BitField>
      <BitField start="25" size="1" name="CFR1" description="Channel FIFO Reset">
        <Enum name="0" start="0b00" description="No effect." />
        <Enum name="1" start="0b01" description="Transmit data channel N FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="I2S0_TCR4" access="Read/Write" description="SAI Transmit Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="0" start="0b0" description="Frame sync is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Frame sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="0" start="0b0" description="Frame sync is active high." />
        <Enum name="1" start="0b1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="0" start="0b0" description="Internal frame sync is generated continuously." />
        <Enum name="1" start="0b1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB is transmitted first." />
        <Enum name="1" start="0b1" description="MSB is transmitted first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="00" start="0b00" description="FIFO packing is disabled" />
        <Enum name="10" start="0b10" description="8-bit FIFO packing is enabled" />
        <Enum name="11" start="0b11" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="00" start="0b00" description="FIFO combine mode disabled." />
        <Enum name="01" start="0b01" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers)." />
        <Enum name="10" start="0b10" description="FIFO combine mode enabled on FIFO writes (by software)." />
        <Enum name="11" start="0b11" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="0" start="0b0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="1" start="0b1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="I2S0_TCR5" access="Read/Write" description="SAI Transmit Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0x20+0" size="4" name="I2S0_TDR0" access="WriteOnly" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x20+4" size="4" name="I2S0_TDR1" access="WriteOnly" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x40+0" size="4" name="I2S0_TFR0" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x40+4" size="4" name="I2S0_TFR1" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="I2S0_TMR" access="Read/Write" description="SAI Transmit Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TWM0" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="1" size="1" name="TWM1" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="2" size="1" name="TWM2" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="3" size="1" name="TWM3" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="4" size="1" name="TWM4" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="5" size="1" name="TWM5" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="6" size="1" name="TWM6" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="7" size="1" name="TWM7" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="8" size="1" name="TWM8" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="9" size="1" name="TWM9" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="10" size="1" name="TWM10" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="11" size="1" name="TWM11" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="12" size="1" name="TWM12" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="13" size="1" name="TWM13" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="14" size="1" name="TWM14" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="15" size="1" name="TWM15" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="16" size="1" name="TWM16" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="17" size="1" name="TWM17" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="18" size="1" name="TWM18" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="19" size="1" name="TWM19" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="20" size="1" name="TWM20" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="21" size="1" name="TWM21" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="22" size="1" name="TWM22" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="23" size="1" name="TWM23" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="24" size="1" name="TWM24" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="25" size="1" name="TWM25" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="26" size="1" name="TWM26" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="27" size="1" name="TWM27" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="28" size="1" name="TWM28" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="29" size="1" name="TWM29" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="30" size="1" name="TWM30" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="31" size="1" name="TWM31" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="I2S0_RCSR" access="Read/Write" description="SAI Receive Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="0" start="0b0" description="Receive FIFO watermark not reached." />
        <Enum name="1" start="0b1" description="Receive FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="0" start="0b0" description="No enabled receive FIFO is full." />
        <Enum name="1" start="0b1" description="Enabled receive FIFO is full." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="Receive overflow not detected." />
        <Enum name="1" start="0b1" description="Receive overflow detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="0" start="0b0" description="Sync error not detected." />
        <Enum name="1" start="0b1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="0" start="0b0" description="Start of word not detected." />
        <Enum name="1" start="0b1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="0" start="0b0" description="Receive bit clock is disabled." />
        <Enum name="1" start="0b1" description="Receive bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="Receiver is disabled in Debug mode, after completing the current frame." />
        <Enum name="1" start="0b1" description="Receiver is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="0" start="0b0" description="Receiver disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Receiver enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver is disabled." />
        <Enum name="1" start="0b1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="I2S0_RCR1" access="Read/Write" description="SAI Receive Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RFW" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x88" size="4" name="I2S0_RCR2" access="Read/Write" description="SAI Receive Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="0" start="0b0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="1" start="0b1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="00" start="0b00" description="Bus Clock selected." />
        <Enum name="01" start="0b01" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="10" start="0b10" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="11" start="0b11" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="0" start="0b0" description="Use the normal bit clock source." />
        <Enum name="1" start="0b1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with transmitter." />
        <Enum name="10" start="0b10" description="Synchronous with another SAI receiver." />
        <Enum name="11" start="0b11" description="Synchronous with another SAI transmitter." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="I2S0_RCR3" access="Read/Write" description="SAI Receive Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="1" name="RCE0" description="Receive Channel Enable">
        <Enum name="0" start="0b00" description="Receive data channel N is disabled." />
        <Enum name="1" start="0b01" description="Receive data channel N is enabled." />
      </BitField>
      <BitField start="17" size="1" name="RCE1" description="Receive Channel Enable">
        <Enum name="0" start="0b00" description="Receive data channel N is disabled." />
        <Enum name="1" start="0b01" description="Receive data channel N is enabled." />
      </BitField>
      <BitField start="24" size="1" name="CFR0" description="Channel FIFO Reset">
        <Enum name="0" start="0b00" description="No effect." />
        <Enum name="1" start="0b01" description="Receive data channel N FIFO is reset." />
      </BitField>
      <BitField start="25" size="1" name="CFR1" description="Channel FIFO Reset">
        <Enum name="0" start="0b00" description="No effect." />
        <Enum name="1" start="0b01" description="Receive data channel N FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="I2S0_RCR4" access="Read/Write" description="SAI Receive Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Frame Sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="0" start="0b0" description="Frame sync is active high." />
        <Enum name="1" start="0b1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="0" start="0b0" description="Internal frame sync is generated continuously." />
        <Enum name="1" start="0b1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB is received first." />
        <Enum name="1" start="0b1" description="MSB is received first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame Size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="00" start="0b00" description="FIFO packing is disabled" />
        <Enum name="10" start="0b10" description="8-bit FIFO packing is enabled" />
        <Enum name="11" start="0b11" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="00" start="0b00" description="FIFO combine mode disabled." />
        <Enum name="01" start="0b01" description="FIFO combine mode enabled on FIFO writes (from receive shift registers)." />
        <Enum name="10" start="0b10" description="FIFO combine mode enabled on FIFO reads (by software)." />
        <Enum name="11" start="0b11" description="FIFO combine mode enabled on FIFO writes (from receive shift registers) and reads (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="0" start="0b0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="1" start="0b1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="I2S0_RCR5" access="Read/Write" description="SAI Receive Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0xA0+0" size="4" name="I2S0_RDR0" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xA0+4" size="4" name="I2S0_RDR1" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xC0+0" size="4" name="I2S0_RFR0" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xC0+4" size="4" name="I2S0_RFR1" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xE0" size="4" name="I2S0_RMR" access="Read/Write" description="SAI Receive Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWM0" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="1" size="1" name="RWM1" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="2" size="1" name="RWM2" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="3" size="1" name="RWM3" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="4" size="1" name="RWM4" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="5" size="1" name="RWM5" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="6" size="1" name="RWM6" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="7" size="1" name="RWM7" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="8" size="1" name="RWM8" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="9" size="1" name="RWM9" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="10" size="1" name="RWM10" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="11" size="1" name="RWM11" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="12" size="1" name="RWM12" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="13" size="1" name="RWM13" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="14" size="1" name="RWM14" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="15" size="1" name="RWM15" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="16" size="1" name="RWM16" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="17" size="1" name="RWM17" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="18" size="1" name="RWM18" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="19" size="1" name="RWM19" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="20" size="1" name="RWM20" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="21" size="1" name="RWM21" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="22" size="1" name="RWM22" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="23" size="1" name="RWM23" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="24" size="1" name="RWM24" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="25" size="1" name="RWM25" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="26" size="1" name="RWM26" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="27" size="1" name="RWM27" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="28" size="1" name="RWM28" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="29" size="1" name="RWM29" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="30" size="1" name="RWM30" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="31" size="1" name="RWM31" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="I2S0_MCR" access="Read/Write" description="SAI MCLK Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="MICS" description="MCLK Input Clock Select">
        <Enum name="00" start="0b00" description="MCLK divider input clock 0 is selected." />
        <Enum name="10" start="0b10" description="MCLK divider input clock 2 is selected." />
        <Enum name="11" start="0b11" description="MCLK divider input clock 3 is selected." />
      </BitField>
      <BitField start="30" size="1" name="MOE" description="MCLK Output Enable">
        <Enum name="0" start="0b0" description="MCLK signal pin is configured as an input that bypasses the MCLK divider." />
        <Enum name="1" start="0b1" description="MCLK signal pin is configured as an output from the MCLK divider and the MCLK divider is enabled." />
      </BitField>
      <BitField start="31" size="1" name="DUF" description="Divider Update Flag">
        <Enum name="0" start="0b0" description="MCLK divider ratio is not being updated currently." />
        <Enum name="1" start="0b1" description="MCLK divider ratio is updating on-the-fly. Further updates to the MCLK divider ratio are blocked while this flag remains set." />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="I2S0_MDR" access="Read/Write" description="SAI MCLK Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DIVIDE" description="MCLK Divide" />
      <BitField start="12" size="8" name="FRACT" description="MCLK Fraction" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40032000" description="Cyclic Redundancy Check">
    <Register start="+0" size="4" name="CRC_DATA" access="Read/Write" description="CRC Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="CRC Low Lower Byte" />
      <BitField start="8" size="8" name="LU" description="CRC Low Upper Byte" />
      <BitField start="16" size="8" name="HL" description="CRC High Lower Byte" />
      <BitField start="24" size="8" name="HU" description="CRC High Upper Byte" />
    </Register>
    <Register start="+0" size="2" name="CRC_DATAL" access="Read/Write" description="CRC_DATAL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAL" description="DATAL stores the lower 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0" size="1" name="CRC_DATALL" access="Read/Write" description="CRC_DATALL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALL" description="CRCLL stores the first 8 bits of the 32 bit DATA" />
    </Register>
    <Register start="+0x1" size="1" name="CRC_DATALU" access="Read/Write" description="CRC_DATALU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALU" description="DATALL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x2" size="2" name="CRC_DATAH" access="Read/Write" description="CRC_DATAH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAH" description="DATAH stores the high 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0x2" size="1" name="CRC_DATAHL" access="Read/Write" description="CRC_DATAHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHL" description="DATAHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x3" size="1" name="CRC_DATAHU" access="Read/Write" description="CRC_DATAHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHU" description="DATAHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" description="CRC Polynomial register" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW" description="Low Polynominal Half-word" />
      <BitField start="16" size="16" name="HIGH" description="High Polynominal Half-word" />
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" description="CRC_GPOLYL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL" description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" description="CRC_GPOLYLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL" description="POLYLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" description="CRC_GPOLYLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU" description="POLYLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" description="CRC_GPOLYH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH" description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" description="CRC_GPOLYHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL" description="POLYHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" description="CRC_GPOLYHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU" description="POLYHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" description="CRC Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC" description="Width of CRC protocol.">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="25" size="1" name="WAS" description="Write CRC Data Register As Seed">
        <Enum name="0" start="0b0" description="Writes to the CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to the CRC data register are seed values." />
      </BitField>
      <BitField start="26" size="1" name="FXOR" description="Complement Read Of CRC Data Register">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of the CRC Data register." />
      </BitField>
      <BitField start="28" size="2" name="TOTR" description="Type Of Transpose For Read">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="30" size="2" name="TOT" description="Type Of Transpose For Writes">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" description="CRC_CTRLHU register." reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC" description="no description available">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="1" size="1" name="WAS" description="no description available">
        <Enum name="0" start="0b0" description="Writes to CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to CRC data reguster are seed values." />
      </BitField>
      <BitField start="2" size="1" name="FXOR" description="no description available">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of CRC data register." />
      </BitField>
      <BitField start="4" size="2" name="TOTR" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="6" size="2" name="TOT" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USBDCD" start="0x40035000" description="USB Device Charger Detection module">
    <Register start="+0" size="4" name="USBDCD_CONTROL" access="Read/Write" description="Control register" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IACK" description="Interrupt Acknowledge">
        <Enum name="0" start="0b0" description="Do not clear the interrupt." />
        <Enum name="1" start="0b1" description="Clear the IF bit (interrupt flag)." />
      </BitField>
      <BitField start="8" size="1" name="IF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="An interrupt is pending." />
      </BitField>
      <BitField start="16" size="1" name="IE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable interrupts to the system." />
        <Enum name="1" start="0b1" description="Enable interrupts to the system." />
      </BitField>
      <BitField start="17" size="1" name="BC12" description="BC1.2 compatibility. This bit cannot be changed after start detection.">
        <Enum name="0" start="0b0" description="Compatible with BC1.1 (default)" />
        <Enum name="1" start="0b1" description="Compatible with BC1.2" />
      </BitField>
      <BitField start="24" size="1" name="START" description="Start Change Detection Sequence">
        <Enum name="0" start="0b0" description="Do not start the sequence. Writes of this value have no effect." />
        <Enum name="1" start="0b1" description="Initiate the charger detection sequence. If the sequence is already running, writes of this value have no effect." />
      </BitField>
      <BitField start="25" size="1" name="SR" description="Software Reset">
        <Enum name="0" start="0b0" description="Do not perform a software reset." />
        <Enum name="1" start="0b1" description="Perform a software reset." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="USBDCD_CLOCK" access="Read/Write" description="Clock register" reset_value="0xC1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLOCK_UNIT" description="Unit of Measurement Encoding for Clock Speed">
        <Enum name="0" start="0b0" description="kHz Speed (between 1 kHz and 1023 kHz)" />
        <Enum name="1" start="0b1" description="MHz Speed (between 1 MHz and 1023 MHz)" />
      </BitField>
      <BitField start="2" size="10" name="CLOCK_SPEED" description="Numerical Value of Clock Speed in Binary" />
    </Register>
    <Register start="+0x8" size="4" name="USBDCD_STATUS" access="ReadOnly" description="Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="SEQ_RES" description="Charger Detection Sequence Results">
        <Enum name="00" start="0b00" description="No results to report." />
        <Enum name="01" start="0b01" description="Attached to an SDP. Must comply with USB 2.0 by drawing only 2.5 mA (max) until connected." />
        <Enum name="10" start="0b10" description="Attached to a charging port. The exact meaning depends on bit 18: 0: Attached to either a CDP or a DCP. The charger type detection has not completed. 1: Attached to a CDP. The charger type detection has completed." />
        <Enum name="11" start="0b11" description="Attached to a DCP." />
      </BitField>
      <BitField start="18" size="2" name="SEQ_STAT" description="Charger Detection Sequence Status">
        <Enum name="00" start="0b00" description="The module is either not enabled, or the module is enabled but the data pins have not yet been detected." />
        <Enum name="01" start="0b01" description="Data pin contact detection is complete." />
        <Enum name="10" start="0b10" description="Charging port detection is complete." />
        <Enum name="11" start="0b11" description="Charger type detection is complete." />
      </BitField>
      <BitField start="20" size="1" name="ERR" description="Error Flag">
        <Enum name="0" start="0b0" description="No sequence errors." />
        <Enum name="1" start="0b1" description="Error in the detection sequence. See the SEQ_STAT field to determine the phase in which the error occurred." />
      </BitField>
      <BitField start="21" size="1" name="TO" description="Timeout Flag">
        <Enum name="0" start="0b0" description="The detection sequence has not been running for over 1 s." />
        <Enum name="1" start="0b1" description="It has been over 1 s since the data pin contact was detected and debounced." />
      </BitField>
      <BitField start="22" size="1" name="ACTIVE" description="Active Status Indicator">
        <Enum name="0" start="0b0" description="The sequence is not running." />
        <Enum name="1" start="0b1" description="The sequence is running." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="USBDCD_SIGNAL_OVERRIDE" access="Read/Write" description="Signal Override Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PS" description="Phase Selection">
        <Enum name="00" start="0b00" description="No overrides. Bit field must remain at this value during normal USB data communication to prevent unexpected conditions on USB_DP and USB_DM pins. (Default)" />
        <Enum name="01" start="0b01" description="Reserved, not for customer use." />
        <Enum name="10" start="0b10" description="Enables VDP_SRC voltage source for the USB_DP pin and IDM_SINK current source for the USB_DM pin." />
        <Enum name="11" start="0b11" description="Reserved, not for customer use." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="USBDCD_TIMER0" access="Read/Write" description="TIMER0 register" reset_value="0x100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TUNITCON" description="Unit Connection Timer Elapse (in ms)" />
      <BitField start="16" size="10" name="TSEQ_INIT" description="Sequence Initiation Time" />
    </Register>
    <Register start="+0x14" size="4" name="USBDCD_TIMER1" access="Read/Write" description="TIMER1 register" reset_value="0xA0028" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TVDPSRC_ON" description="Time Period Comparator Enabled" />
      <BitField start="16" size="10" name="TDCD_DBNC" description="Time Period to Debounce D+ Signal" />
    </Register>
    <Register start="+0x18" size="4" name="USBDCD_TIMER2_BC11" access="Read/Write" description="TIMER2_BC11 register" reset_value="0x280001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHECK_DM" description="Time Before Check of D- Line" />
      <BitField start="16" size="10" name="TVDPSRC_CON" description="Time Period Before Enabling D+ Pullup" />
    </Register>
    <Register start="+0x18" size="4" name="USBDCD_TIMER2_BC12" access="Read/Write" description="TIMER2_BC12 register" reset_value="0x10028" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TVDMSRC_ON" description="Sets the amount of time (in ms) that the module enables the VDM_SRC. Valid values are 0-40ms." />
      <BitField start="16" size="10" name="TWAIT_AFTER_PRD" description="Sets the amount of time (in ms) that the module waits after primary detection before start to secondary detection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB0" start="0x40036000" description="Programmable Delay Block">
    <Register start="+0" size="4" name="PDB0_SC" access="Read/Write" description="Status and Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LDOK" description="Load OK" />
      <BitField start="1" size="1" name="CONT" description="Continuous Mode Enable">
        <Enum name="0" start="0b0" description="PDB operation in One-Shot mode" />
        <Enum name="1" start="0b1" description="PDB operation in Continuous mode" />
      </BitField>
      <BitField start="2" size="2" name="MULT" description="Multiplication Factor Select for Prescaler">
        <Enum name="00" start="0b00" description="Multiplication factor is 1." />
        <Enum name="01" start="0b01" description="Multiplication factor is 10." />
        <Enum name="10" start="0b10" description="Multiplication factor is 20." />
        <Enum name="11" start="0b11" description="Multiplication factor is 40." />
      </BitField>
      <BitField start="5" size="1" name="PDBIE" description="PDB Interrupt Enable">
        <Enum name="0" start="0b0" description="PDB interrupt disabled." />
        <Enum name="1" start="0b1" description="PDB interrupt enabled." />
      </BitField>
      <BitField start="6" size="1" name="PDBIF" description="PDB Interrupt Flag" />
      <BitField start="7" size="1" name="PDBEN" description="PDB Enable">
        <Enum name="0" start="0b0" description="PDB disabled. Counter is off." />
        <Enum name="1" start="0b1" description="PDB enabled." />
      </BitField>
      <BitField start="8" size="4" name="TRGSEL" description="Trigger Input Source Select">
        <Enum name="0000" start="0b0000" description="Trigger-In 0 is selected." />
        <Enum name="0001" start="0b0001" description="Trigger-In 1 is selected." />
        <Enum name="0010" start="0b0010" description="Trigger-In 2 is selected." />
        <Enum name="0011" start="0b0011" description="Trigger-In 3 is selected." />
        <Enum name="0100" start="0b0100" description="Trigger-In 4 is selected." />
        <Enum name="0101" start="0b0101" description="Trigger-In 5 is selected." />
        <Enum name="0110" start="0b0110" description="Trigger-In 6 is selected." />
        <Enum name="0111" start="0b0111" description="Trigger-In 7 is selected." />
        <Enum name="1000" start="0b1000" description="Trigger-In 8 is selected." />
        <Enum name="1001" start="0b1001" description="Trigger-In 9 is selected." />
        <Enum name="1010" start="0b1010" description="Trigger-In 10 is selected." />
        <Enum name="1011" start="0b1011" description="Trigger-In 11 is selected." />
        <Enum name="1100" start="0b1100" description="Trigger-In 12 is selected." />
        <Enum name="1101" start="0b1101" description="Trigger-In 13 is selected." />
        <Enum name="1110" start="0b1110" description="Trigger-In 14 is selected." />
        <Enum name="1111" start="0b1111" description="Software trigger is selected." />
      </BitField>
      <BitField start="12" size="3" name="PRESCALER" description="Prescaler Divider Select">
        <Enum name="000" start="0b000" description="Counting uses the peripheral clock divided by multiplication factor selected by MULT." />
        <Enum name="001" start="0b001" description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT." />
        <Enum name="010" start="0b010" description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT." />
        <Enum name="011" start="0b011" description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT." />
        <Enum name="100" start="0b100" description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT." />
        <Enum name="101" start="0b101" description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT." />
        <Enum name="110" start="0b110" description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT." />
        <Enum name="111" start="0b111" description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT." />
      </BitField>
      <BitField start="15" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA disabled." />
        <Enum name="1" start="0b1" description="DMA enabled." />
      </BitField>
      <BitField start="16" size="1" name="SWTRIG" description="Software Trigger" />
      <BitField start="17" size="1" name="PDBEIE" description="PDB Sequence Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PDB sequence error interrupt disabled." />
        <Enum name="1" start="0b1" description="PDB sequence error interrupt enabled." />
      </BitField>
      <BitField start="18" size="2" name="LDMOD" description="Load Mode Select">
        <Enum name="00" start="0b00" description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK." />
        <Enum name="01" start="0b01" description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK." />
        <Enum name="10" start="0b10" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK." />
        <Enum name="11" start="0b11" description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PDB0_MOD" access="Read/Write" description="Modulus register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="PDB Modulus" />
    </Register>
    <Register start="+0x8" size="4" name="PDB0_CNT" access="ReadOnly" description="Counter register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="PDB Counter" />
    </Register>
    <Register start="+0xC" size="4" name="PDB0_IDLY" access="Read/Write" description="Interrupt Delay register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDLY" description="PDB Interrupt Delay" />
    </Register>
    <Register start="+0x10" size="4" name="PDB0_CHC1" access="Read/Write" description="Channel n Control register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN0" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="1" size="1" name="EN1" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="2" size="1" name="EN2" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="3" size="1" name="EN3" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="4" size="1" name="EN4" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="5" size="1" name="EN5" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="6" size="1" name="EN6" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="7" size="1" name="EN7" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="8" size="1" name="TOS0" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="9" size="1" name="TOS1" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="10" size="1" name="TOS2" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="11" size="1" name="TOS3" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="12" size="1" name="TOS4" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="13" size="1" name="TOS5" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="14" size="1" name="TOS6" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="15" size="1" name="TOS7" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="16" size="1" name="BB0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="17" size="1" name="BB1" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="18" size="1" name="BB2" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="19" size="1" name="BB3" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="20" size="1" name="BB4" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="21" size="1" name="BB5" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="22" size="1" name="BB6" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="23" size="1" name="BB7" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PDB0_CHS" access="Read/Write" description="Channel n Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="16" size="8" name="CF" description="PDB Channel Flags" />
    </Register>
    <Register start="+0x18" size="4" name="PDB0_CHDLY0" access="Read/Write" description="Channel n Delay 0 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x1C" size="4" name="PDB0_CHDLY1" access="Read/Write" description="Channel n Delay 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x150" size="4" name="PDB0_DACINTC" access="Read/Write" description="DAC Interval Trigger n Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TOE" description="DAC Interval Trigger Enable">
        <Enum name="0" start="0b0" description="DAC interval trigger disabled." />
        <Enum name="1" start="0b1" description="DAC interval trigger enabled." />
      </BitField>
      <BitField start="1" size="1" name="EXT" description="DAC External Trigger Input Enable">
        <Enum name="0" start="0b0" description="DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="PDB0_DACINT" access="Read/Write" description="DAC Interval n register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INT" description="DAC Interval" />
    </Register>
    <Register start="+0x190" size="4" name="PDB0_POEN" access="Read/Write" description="Pulse-Out n Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POEN0" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="1" size="1" name="POEN1" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="2" size="1" name="POEN2" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="3" size="1" name="POEN3" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="4" size="1" name="POEN4" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="5" size="1" name="POEN5" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="6" size="1" name="POEN6" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="7" size="1" name="POEN7" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
    </Register>
    <Register start="+0x194+0" size="4" name="PDB0_PO0DLY" access="Read/Write" description="Pulse-Out n Delay register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
    <Register start="+0x194+4" size="4" name="PDB0_PO1DLY" access="Read/Write" description="Pulse-Out n Delay register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT0" start="0x40037000" description="Periodic Interrupt Timer">
    <Register start="+0" size="4" name="PIT0_MCR" access="Read/Write" description="PIT Module Control Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode." />
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode." />
      </BitField>
      <BitField start="1" size="1" name="MDIS" description="Module Disable - (PIT section)">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled." />
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PIT0_LTMR64H" access="ReadOnly" description="PIT Upper Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTH" description="Life Timer value" />
    </Register>
    <Register start="+0xE4" size="4" name="PIT0_LTMR64L" access="ReadOnly" description="PIT Lower Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTL" description="Life Timer value" />
    </Register>
    <Register start="+0x100+0" size="4" name="PIT0_LDVAL0" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+16" size="4" name="PIT0_LDVAL1" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+32" size="4" name="PIT0_LDVAL2" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+48" size="4" name="PIT0_LDVAL3" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x104+0" size="4" name="PIT0_CVAL0" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+16" size="4" name="PIT0_CVAL1" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+32" size="4" name="PIT0_CVAL2" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+48" size="4" name="PIT0_CVAL3" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x108+0" size="4" name="PIT0_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT0_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+32" size="4" name="PIT0_TCTRL2" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+48" size="4" name="PIT0_TCTRL3" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT0_TFLG0" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT0_TFLG1" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+32" size="4" name="PIT0_TFLG2" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+48" size="4" name="PIT0_TFLG3" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM0" start="0x40038000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM0_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="00" start="0b00" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="01" start="0b01" description="System clock" />
        <Enum name="10" start="0b10" description="Fixed frequency clock" />
        <Enum name="11" start="0b11" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="FTM counter operates in Up Counting mode." />
        <Enum name="1" start="0b1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed." />
        <Enum name="1" start="0b1" description="FTM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM0_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM0_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM0_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM0_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM0_C2SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM0_C3SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM0_C4SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM0_C5SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM0_C6SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM0_C7SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM0_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM0_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="FTM0_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="FTM0_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+32" size="4" name="FTM0_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+40" size="4" name="FTM0_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+48" size="4" name="FTM0_C6V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+56" size="4" name="FTM0_C7V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM0_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM0_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM0_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="0" start="0b0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." />
        <Enum name="1" start="0b1" description="Free running counter and synchronization are different from TPM behavior." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="0" start="0b0" description="Write protection is enabled." />
        <Enum name="1" start="0b1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="0" start="0b0" description="Capture test mode is disabled." />
        <Enum name="1" start="0b1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels." />
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled." />
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM0_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled." />
        <Enum name="1" start="0b1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled." />
        <Enum name="1" start="0b1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally." />
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock." />
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="0" start="0b0" description="Software trigger is not selected." />
        <Enum name="1" start="0b1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM0_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM0_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM0_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM0_DEADTIME" access="Read/Write" description="Deadtime Insertion Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="10" start="0b10" description="Divide the system clock by 4." />
        <Enum name="11" start="0b11" description="Divide the system clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM0_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="0" start="0b0" description="No channel trigger was generated." />
        <Enum name="1" start="0b1" description="A channel trigger was generated." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM0_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM0_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="0" start="0b0" description="No fault condition was detected." />
        <Enum name="1" start="0b1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM0_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM0_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
    </Register>
    <Register start="+0x80" size="4" name="FTM0_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="0" start="0b0" description="Quadrature Decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM0_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF" description="TOF Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="BDM Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled." />
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled." />
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM0_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM0_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected." />
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM0_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM0_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM0_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="0" start="0b0" description="Loading updated values is disabled." />
        <Enum name="1" start="0b1" description="Loading updated values is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM1" start="0x40039000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM1_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="00" start="0b00" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="01" start="0b01" description="System clock" />
        <Enum name="10" start="0b10" description="Fixed frequency clock" />
        <Enum name="11" start="0b11" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="FTM counter operates in Up Counting mode." />
        <Enum name="1" start="0b1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed." />
        <Enum name="1" start="0b1" description="FTM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM1_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM1_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM1_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM1_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM1_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM1_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM1_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM1_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM1_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="0" start="0b0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." />
        <Enum name="1" start="0b1" description="Free running counter and synchronization are different from TPM behavior." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="0" start="0b0" description="Write protection is enabled." />
        <Enum name="1" start="0b1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="0" start="0b0" description="Capture test mode is disabled." />
        <Enum name="1" start="0b1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels." />
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled." />
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM1_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled." />
        <Enum name="1" start="0b1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled." />
        <Enum name="1" start="0b1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally." />
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock." />
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="0" start="0b0" description="Software trigger is not selected." />
        <Enum name="1" start="0b1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM1_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM1_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM1_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM1_DEADTIME" access="Read/Write" description="Deadtime Insertion Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="10" start="0b10" description="Divide the system clock by 4." />
        <Enum name="11" start="0b11" description="Divide the system clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM1_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="0" start="0b0" description="No channel trigger was generated." />
        <Enum name="1" start="0b1" description="A channel trigger was generated." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM1_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM1_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="0" start="0b0" description="No fault condition was detected." />
        <Enum name="1" start="0b1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM1_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM1_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
    </Register>
    <Register start="+0x80" size="4" name="FTM1_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="0" start="0b0" description="Quadrature Decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM1_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF" description="TOF Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="BDM Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled." />
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled." />
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM1_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM1_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected." />
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM1_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM1_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM1_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="0" start="0b0" description="Loading updated values is disabled." />
        <Enum name="1" start="0b1" description="Loading updated values is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM2" start="0x4003A000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM2_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="00" start="0b00" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="01" start="0b01" description="System clock" />
        <Enum name="10" start="0b10" description="Fixed frequency clock" />
        <Enum name="11" start="0b11" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="FTM counter operates in Up Counting mode." />
        <Enum name="1" start="0b1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed." />
        <Enum name="1" start="0b1" description="FTM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM2_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM2_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM2_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM2_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM2_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM2_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM2_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM2_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM2_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="0" start="0b0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." />
        <Enum name="1" start="0b1" description="Free running counter and synchronization are different from TPM behavior." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="0" start="0b0" description="Write protection is enabled." />
        <Enum name="1" start="0b1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="0" start="0b0" description="Capture test mode is disabled." />
        <Enum name="1" start="0b1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels." />
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled." />
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM2_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled." />
        <Enum name="1" start="0b1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled." />
        <Enum name="1" start="0b1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally." />
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock." />
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="0" start="0b0" description="Software trigger is not selected." />
        <Enum name="1" start="0b1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM2_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM2_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM2_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM2_DEADTIME" access="Read/Write" description="Deadtime Insertion Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="10" start="0b10" description="Divide the system clock by 4." />
        <Enum name="11" start="0b11" description="Divide the system clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM2_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="0" start="0b0" description="No channel trigger was generated." />
        <Enum name="1" start="0b1" description="A channel trigger was generated." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM2_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM2_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="0" start="0b0" description="No fault condition was detected." />
        <Enum name="1" start="0b1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM2_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM2_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
    </Register>
    <Register start="+0x80" size="4" name="FTM2_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="0" start="0b0" description="Quadrature Decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM2_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF" description="TOF Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="BDM Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled." />
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled." />
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM2_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM2_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected." />
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM2_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM2_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM2_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="0" start="0b0" description="Loading updated values is disabled." />
        <Enum name="1" start="0b1" description="Loading updated values is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM3" start="0x400B9000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM3_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="00" start="0b00" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="01" start="0b01" description="System clock" />
        <Enum name="10" start="0b10" description="Fixed frequency clock" />
        <Enum name="11" start="0b11" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="FTM counter operates in Up Counting mode." />
        <Enum name="1" start="0b1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed." />
        <Enum name="1" start="0b1" description="FTM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM3_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM3_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM3_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM3_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM3_C2SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM3_C3SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM3_C4SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM3_C5SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM3_C6SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM3_C7SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="0" start="0b0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="1" start="0b1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM3_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM3_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="FTM3_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="FTM3_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+32" size="4" name="FTM3_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+40" size="4" name="FTM3_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+48" size="4" name="FTM3_C6V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+56" size="4" name="FTM3_C7V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM3_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM3_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM3_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="0" start="0b0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." />
        <Enum name="1" start="0b1" description="Free running counter and synchronization are different from TPM behavior." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="0" start="0b0" description="Write protection is enabled." />
        <Enum name="1" start="0b1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="0" start="0b0" description="Capture test mode is disabled." />
        <Enum name="1" start="0b1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels." />
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled." />
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM3_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled." />
        <Enum name="1" start="0b1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled." />
        <Enum name="1" start="0b1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally." />
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock." />
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="0" start="0b0" description="Software trigger is not selected." />
        <Enum name="1" start="0b1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM3_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM3_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM3_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM3_DEADTIME" access="Read/Write" description="Deadtime Insertion Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="10" start="0b10" description="Divide the system clock by 4." />
        <Enum name="11" start="0b11" description="Divide the system clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM3_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="0" start="0b0" description="No channel trigger was generated." />
        <Enum name="1" start="0b1" description="A channel trigger was generated." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM3_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM3_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="0" start="0b0" description="No fault condition was detected." />
        <Enum name="1" start="0b1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM3_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM3_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
    </Register>
    <Register start="+0x80" size="4" name="FTM3_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="0" start="0b0" description="Quadrature Decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM3_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF" description="TOF Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="BDM Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled." />
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled." />
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM3_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM3_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected." />
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM3_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM3_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM3_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="0" start="0b0" description="Loading updated values is disabled." />
        <Enum name="1" start="0b1" description="Loading updated values is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4003B000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC0_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="00" start="0b00" description="Bus clock" />
        <Enum name="01" start="0b01" description="Alternate clock 2 (ALTCLK2)" />
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)" />
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="00" start="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output." />
        <Enum name="01" start="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output." />
        <Enum name="10" start="0b10" description="When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output" />
        <Enum name="11" start="0b11" description="When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output" />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Sample Time Configuration">
        <Enum name="0" start="0b0" description="Short sample time." />
        <Enum name="1" start="0b1" description="Long sample time." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="0" start="0b0" description="Normal power configuration." />
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC0_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS" description="Long Sample Time Select">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total." />
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time." />
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time." />
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time." />
      </BitField>
      <BitField start="2" size="1" name="ADHSC" description="High-Speed Configuration">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected." />
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time." />
      </BitField>
      <BitField start="3" size="1" name="ADACKEN" description="Asynchronous Clock Output Enable">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active." />
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC." />
      </BitField>
      <BitField start="4" size="1" name="MUXSEL" description="ADC Mux Select">
        <Enum name="0" start="0b0" description="ADxxa channels are selected." />
        <Enum name="1" start="0b1" description="ADxxb channels are selected." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC0_RA" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x10+4" size="4" name="ADC0_RB" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x20" size="4" name="ADC0_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU" />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared." />
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared." />
      </BitField>
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2." />
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2." />
      </BitField>
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="0" start="0b0" description="Compare function disabled." />
        <Enum name="1" start="0b1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger selected." />
        <Enum name="1" start="0b1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="0" start="0b0" description="Conversion not in progress." />
        <Enum name="1" start="0b1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC0_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="00" start="0b00" description="4 samples averaged." />
        <Enum name="01" start="0b01" description="8 samples averaged." />
        <Enum name="10" start="0b10" description="16 samples averaged." />
        <Enum name="11" start="0b11" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="0" start="0b0" description="Hardware average function disabled." />
        <Enum name="1" start="0b1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
      </BitField>
      <BitField start="6" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="0" start="0b0" description="Calibration completed normally." />
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x28" size="4" name="ADC0_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0x2C" size="4" name="ADC0_PG" access="Read/Write" description="ADC Plus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG" description="Plus-Side Gain" />
    </Register>
    <Register start="+0x30" size="4" name="ADC0_MG" access="Read/Write" description="ADC Minus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG" description="Minus-Side Gain" />
    </Register>
    <Register start="+0x34" size="4" name="ADC0_CLPD" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD" description="Calibration Value" />
    </Register>
    <Register start="+0x38" size="4" name="ADC0_CLPS" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_CLP4" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4" description="Calibration Value" />
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLMD" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD" description="Calibration Value" />
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLMS" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS" description="Calibration Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLM4" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4" description="Calibration Value" />
    </Register>
    <Register start="+0x60" size="4" name="ADC0_CLM3" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3" description="Calibration Value" />
    </Register>
    <Register start="+0x64" size="4" name="ADC0_CLM2" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2" description="Calibration Value" />
    </Register>
    <Register start="+0x68" size="4" name="ADC0_CLM1" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1" description="Calibration Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ADC0_CLM0" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0" description="Calibration Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x4003D000" description="Secure Real Time Clock">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" description="RTC Time Seconds Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR" description="Time Seconds Register" />
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" description="RTC Time Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR" description="Time Prescaler Register" />
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" description="RTC Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR" description="Time Alarm Register" />
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" description="RTC Time Compensation Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR" description="Time Compensation Register">
        <Enum name="10000000" start="0b10000000" description="Time Prescaler Register overflows every 32896 clock cycles." />
        <Enum name="11111111" start="0b11111111" description="Time Prescaler Register overflows every 32769 clock cycles." />
        <Enum name="0" start="0b0" description="Time Prescaler Register overflows every 32768 clock cycles." />
        <Enum name="1" start="0b1" description="Time Prescaler Register overflows every 32767 clock cycles." />
        <Enum name="1111111" start="0b1111111" description="Time Prescaler Register overflows every 32641 clock cycles." />
      </BitField>
      <BitField start="8" size="8" name="CIR" description="Compensation Interval Register" />
      <BitField start="16" size="8" name="TCV" description="Time Compensation Value" />
      <BitField start="24" size="8" name="CIC" description="Compensation Interval Counter" />
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers . The SWR bit is cleared by VBAT POR and by software explicitly clearing it." />
      </BitField>
      <BitField start="1" size="1" name="WPE" description="Wakeup Pin Enable">
        <Enum name="0" start="0b0" description="Wakeup pin is disabled." />
        <Enum name="1" start="0b1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on." />
      </BitField>
      <BitField start="2" size="1" name="SUP" description="Supervisor Access">
        <Enum name="0" start="0b0" description="Non-supervisor mode write accesses are not supported and generate a bus error." />
        <Enum name="1" start="0b1" description="Non-supervisor mode write accesses are supported." />
      </BitField>
      <BitField start="3" size="1" name="UM" description="Update Mode">
        <Enum name="0" start="0b0" description="Registers cannot be written when locked." />
        <Enum name="1" start="0b1" description="Registers can be written when locked under limited conditions." />
      </BitField>
      <BitField start="4" size="1" name="WPS" description="Wakeup Pin Select">
        <Enum name="0" start="0b0" description="Wakeup pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on." />
        <Enum name="1" start="0b1" description="Wakeup pin instead outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals." />
      </BitField>
      <BitField start="8" size="1" name="OSCE" description="Oscillator Enable">
        <Enum name="0" start="0b0" description="32.768 kHz oscillator is disabled." />
        <Enum name="1" start="0b1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." />
      </BitField>
      <BitField start="9" size="1" name="CLKO" description="Clock Output">
        <Enum name="0" start="0b0" description="The 32 kHz clock is output to other peripherals." />
        <Enum name="1" start="0b1" description="The 32 kHz clock is not output to other peripherals." />
      </BitField>
      <BitField start="10" size="1" name="SC16P" description="Oscillator 16pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="11" size="1" name="SC8P" description="Oscillator 8pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="12" size="1" name="SC4P" description="Oscillator 4pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="13" size="1" name="SC2P" description="Oscillator 2pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" description="RTC Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Time Invalid Flag">
        <Enum name="0" start="0b0" description="Time is valid." />
        <Enum name="1" start="0b1" description="Time is invalid and time counter is read as zero." />
      </BitField>
      <BitField start="1" size="1" name="TOF" description="Time Overflow Flag">
        <Enum name="0" start="0b0" description="Time overflow has not occurred." />
        <Enum name="1" start="0b1" description="Time overflow has occurred and time counter is read as zero." />
      </BitField>
      <BitField start="2" size="1" name="TAF" description="Time Alarm Flag">
        <Enum name="0" start="0b0" description="Time alarm has not occurred." />
        <Enum name="1" start="0b1" description="Time alarm has occurred." />
      </BitField>
      <BitField start="4" size="1" name="TCE" description="Time Counter Enable">
        <Enum name="0" start="0b0" description="Time counter is disabled." />
        <Enum name="1" start="0b1" description="Time counter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" description="RTC Lock Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL" description="Time Compensation Lock">
        <Enum name="0" start="0b0" description="Time Compensation Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Time Compensation Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRL" description="Control Register Lock">
        <Enum name="0" start="0b0" description="Control Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Control Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRL" description="Status Register Lock">
        <Enum name="0" start="0b0" description="Status Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Status Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRL" description="Lock Register Lock">
        <Enum name="0" start="0b0" description="Lock Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Lock Register is not locked and writes complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE" description="Time Invalid Interrupt Enable">
        <Enum name="0" start="0b0" description="Time invalid flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time invalid flag does generate an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TOIE" description="Time Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Time overflow flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="TAIE" description="Time Alarm Interrupt Enable">
        <Enum name="0" start="0b0" description="Time alarm flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time alarm flag does generate an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="TSIE" description="Time Seconds Interrupt Enable">
        <Enum name="0" start="0b0" description="Seconds interrupt is disabled." />
        <Enum name="1" start="0b1" description="Seconds interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="WPON" description="Wakeup Pin On">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="If the wakeup pin is enabled, then the wakeup pin will assert." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="RTC_WAR" access="Read/Write" description="RTC Write Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRW" description="Time Seconds Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Seconds Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRW" description="Time Prescaler Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Prescaler Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARW" description="Time Alarm Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Alarm Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRW" description="Time Compensation Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Compensation Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRW" description="Control Register Write">
        <Enum name="0" start="0b0" description="Writes to the Control Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRW" description="Status Register Write">
        <Enum name="0" start="0b0" description="Writes to the Status Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRW" description="Lock Register Write">
        <Enum name="0" start="0b0" description="Writes to the Lock Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERW" description="Interrupt Enable Register Write">
        <Enum name="0" start="0b0" description="Writes to the Interupt Enable Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="RTC_RAR" access="Read/Write" description="RTC Read Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRR" description="Time Seconds Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Seconds Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRR" description="Time Prescaler Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Pprescaler Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARR" description="Time Alarm Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Alarm Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRR" description="Time Compensation Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Compensation Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRR" description="Control Register Read">
        <Enum name="0" start="0b0" description="Reads to the Control Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRR" description="Status Register Read">
        <Enum name="0" start="0b0" description="Reads to the Status Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRR" description="Lock Register Read">
        <Enum name="0" start="0b0" description="Reads to the Lock Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERR" description="Interrupt Enable Register Read">
        <Enum name="0" start="0b0" description="Reads to the Interrupt Enable Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFVBAT" start="0x4003E000" description="VBAT register file">
    <Register start="+0+0" size="4" name="RFVBAT_REG0" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFVBAT_REG1" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFVBAT_REG2" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFVBAT_REG3" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFVBAT_REG4" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFVBAT_REG5" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFVBAT_REG6" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFVBAT_REG7" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40040000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR1" start="0x40044000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR1_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR1_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR1_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR1_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFSYS" start="0x40041000" description="System register file">
    <Register start="+0+0" size="4" name="RFSYS_REG0" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFSYS_REG1" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFSYS_REG2" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFSYS_REG3" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFSYS_REG4" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFSYS_REG5" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFSYS_REG6" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFSYS_REG7" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSI0" start="0x40045000" description="Touch sense input">
    <Register start="+0" size="4" name="TSI0_GENCS" access="Read/Write" description="TSI General Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EOSDMEO" description="End-of-Scan DMA Transfer Request Enable Only">
        <Enum name="0" start="0b0" description="Do not enable the End-of-Scan DMA transfer request only. Depending on ESOR state, either Out-of-Range or End-of-Scan can trigger a DMA transfer request and interrupt." />
        <Enum name="1" start="0b1" description="Only the End-of-Scan event can trigger a DMA transfer request. The Out-of-Range event only and always triggers an interrupt if TSIIE is set." />
      </BitField>
      <BitField start="1" size="1" name="CURSW" description="CURSW">
        <Enum name="0" start="0b0" description="The current source pair are not swapped." />
        <Enum name="1" start="0b1" description="The current source pair are swapped." />
      </BitField>
      <BitField start="2" size="1" name="EOSF" description="End of Scan Flag">
        <Enum name="0" start="0b0" description="Scan not complete." />
        <Enum name="1" start="0b1" description="Scan complete." />
      </BitField>
      <BitField start="3" size="1" name="SCNIP" description="Scan In Progress Status">
        <Enum name="0" start="0b0" description="No scan in progress." />
        <Enum name="1" start="0b1" description="Scan in progress." />
      </BitField>
      <BitField start="4" size="1" name="STM" description="Scan Trigger Mode">
        <Enum name="0" start="0b0" description="Software trigger scan." />
        <Enum name="1" start="0b1" description="Hardware trigger scan." />
      </BitField>
      <BitField start="5" size="1" name="STPE" description="TSI STOP Enable">
        <Enum name="0" start="0b0" description="TSI is disabled when MCU goes into low power mode." />
        <Enum name="1" start="0b1" description="Allows TSI to continue running in all low power modes." />
      </BitField>
      <BitField start="6" size="1" name="TSIIEN" description="Touch Sensing Input Interrupt Enable">
        <Enum name="0" start="0b0" description="TSI interrupt is disabled." />
        <Enum name="1" start="0b1" description="TSI interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TSIEN" description="Touch Sensing Input Module Enable">
        <Enum name="0" start="0b0" description="TSI module disabled." />
        <Enum name="1" start="0b1" description="TSI module enabled." />
      </BitField>
      <BitField start="8" size="5" name="NSCN" description="NSCN">
        <Enum name="00000" start="0b00000" description="Once per electrode" />
        <Enum name="00001" start="0b00001" description="Twice per electrode" />
        <Enum name="00010" start="0b00010" description="3 times per electrode" />
        <Enum name="00011" start="0b00011" description="4 times per electrode" />
        <Enum name="00100" start="0b00100" description="5 times per electrode" />
        <Enum name="00101" start="0b00101" description="6 times per electrode" />
        <Enum name="00110" start="0b00110" description="7 times per electrode" />
        <Enum name="00111" start="0b00111" description="8 times per electrode" />
        <Enum name="01000" start="0b01000" description="9 times per electrode" />
        <Enum name="01001" start="0b01001" description="10 times per electrode" />
        <Enum name="01010" start="0b01010" description="11 times per electrode" />
        <Enum name="01011" start="0b01011" description="12 times per electrode" />
        <Enum name="01100" start="0b01100" description="13 times per electrode" />
        <Enum name="01101" start="0b01101" description="14 times per electrode" />
        <Enum name="01110" start="0b01110" description="15 times per electrode" />
        <Enum name="01111" start="0b01111" description="16 times per electrode" />
        <Enum name="10000" start="0b10000" description="17 times per electrode" />
        <Enum name="10001" start="0b10001" description="18 times per electrode" />
        <Enum name="10010" start="0b10010" description="19 times per electrode" />
        <Enum name="10011" start="0b10011" description="20 times per electrode" />
        <Enum name="10100" start="0b10100" description="21 times per electrode" />
        <Enum name="10101" start="0b10101" description="22 times per electrode" />
        <Enum name="10110" start="0b10110" description="23 times per electrode" />
        <Enum name="10111" start="0b10111" description="24 times per electrode" />
        <Enum name="11000" start="0b11000" description="25 times per electrode" />
        <Enum name="11001" start="0b11001" description="26 times per electrode" />
        <Enum name="11010" start="0b11010" description="27 times per electrode" />
        <Enum name="11011" start="0b11011" description="28 times per electrode" />
        <Enum name="11100" start="0b11100" description="29 times per electrode" />
        <Enum name="11101" start="0b11101" description="30 times per electrode" />
        <Enum name="11110" start="0b11110" description="31 times per electrode" />
        <Enum name="11111" start="0b11111" description="32 times per electrode" />
      </BitField>
      <BitField start="13" size="3" name="PS" description="PS">
        <Enum name="000" start="0b000" description="Electrode Oscillator Frequency divided by 1" />
        <Enum name="001" start="0b001" description="Electrode Oscillator Frequency divided by 2" />
        <Enum name="010" start="0b010" description="Electrode Oscillator Frequency divided by 4" />
        <Enum name="011" start="0b011" description="Electrode Oscillator Frequency divided by 8" />
        <Enum name="100" start="0b100" description="Electrode Oscillator Frequency divided by 16" />
        <Enum name="101" start="0b101" description="Electrode Oscillator Frequency divided by 32" />
        <Enum name="110" start="0b110" description="Electrode Oscillator Frequency divided by 64" />
        <Enum name="111" start="0b111" description="Electrode Oscillator Frequency divided by 128" />
      </BitField>
      <BitField start="16" size="3" name="EXTCHRG" description="EXTCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="19" size="2" name="DVOLT" description="DVOLT">
        <Enum name="00" start="0b00" description="DV = 1.026 V; VP = 1.328 V; Vm = 0.302 V." />
        <Enum name="01" start="0b01" description="DV = 0.592 V; VP = 1.111 V; Vm = 0.519 V." />
        <Enum name="10" start="0b10" description="DV = 0.342 V; VP = 0.986 V; Vm = 0.644 V." />
        <Enum name="11" start="0b11" description="DV = 0.197 V; VP = 0.914 V; Vm = 0.716 V." />
      </BitField>
      <BitField start="21" size="3" name="REFCHRG" description="REFCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="24" size="4" name="MODE" description="TSI analog modes setup and status bits.">
        <Enum name="0000" start="0b0000" description="Set TSI in capacitive sensing(non-noise detection) mode." />
        <Enum name="0100" start="0b0100" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is disabled." />
        <Enum name="1000" start="0b1000" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations." />
        <Enum name="1100" start="0b1100" description="Set TSI analog to work in automatic noise detection mode." />
      </BitField>
      <BitField start="28" size="1" name="ESOR" description="End-of-scan or Out-of-Range Interrupt Selection">
        <Enum name="0" start="0b0" description="Out-of-range interrupt is allowed." />
        <Enum name="1" start="0b1" description="End-of-scan interrupt is allowed." />
      </BitField>
      <BitField start="31" size="1" name="OUTRGF" description="Out of Range Flag." />
    </Register>
    <Register start="+0x4" size="4" name="TSI0_DATA" access="Read/Write" description="TSI DATA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSICNT" description="TSI Conversion Counter Value" />
      <BitField start="22" size="1" name="SWTS" description="Software Trigger Start">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Start a scan to determine which channel is specified by TSI_DATA[TSICH]." />
      </BitField>
      <BitField start="23" size="1" name="DMAEN" description="DMA Transfer Enabled">
        <Enum name="0" start="0b0" description="Interrupt is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
        <Enum name="1" start="0b1" description="DMA transfer request is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
      </BitField>
      <BitField start="28" size="4" name="TSICH" description="TSICH">
        <Enum name="0000" start="0b0000" description="Channel 0." />
        <Enum name="0001" start="0b0001" description="Channel 1." />
        <Enum name="0010" start="0b0010" description="Channel 2." />
        <Enum name="0011" start="0b0011" description="Channel 3." />
        <Enum name="0100" start="0b0100" description="Channel 4." />
        <Enum name="0101" start="0b0101" description="Channel 5." />
        <Enum name="0110" start="0b0110" description="Channel 6." />
        <Enum name="0111" start="0b0111" description="Channel 7." />
        <Enum name="1000" start="0b1000" description="Channel 8." />
        <Enum name="1001" start="0b1001" description="Channel 9." />
        <Enum name="1010" start="0b1010" description="Channel 10." />
        <Enum name="1011" start="0b1011" description="Channel 11." />
        <Enum name="1100" start="0b1100" description="Channel 12." />
        <Enum name="1101" start="0b1101" description="Channel 13." />
        <Enum name="1110" start="0b1110" description="Channel 14." />
        <Enum name="1111" start="0b1111" description="Channel 15." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TSI0_TSHD" access="Read/Write" description="TSI Threshold Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="THRESL" description="TSI Wakeup Channel Low-threshold" />
      <BitField start="16" size="16" name="THRESH" description="TSI Wakeup Channel High-threshold" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40047000" description="System Integration Module">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" description="System Options Register 1" reset_value="0x80000000" reset_mask="0xFFFF0FC0">
      <BitField start="12" size="4" name="RAMSIZE" description="RAM size">
        <Enum name="0001" start="0b0001" description="8 KB" />
        <Enum name="0011" start="0b0011" description="16 KB" />
        <Enum name="0100" start="0b0100" description="24 KB" />
        <Enum name="0101" start="0b0101" description="32 KB" />
        <Enum name="0110" start="0b0110" description="48 KB" />
        <Enum name="0111" start="0b0111" description="64 KB" />
        <Enum name="1000" start="0b1000" description="96 KB" />
        <Enum name="1001" start="0b1001" description="128 KB" />
        <Enum name="1011" start="0b1011" description="256 KB" />
      </BitField>
      <BitField start="18" size="2" name="OSC32KSEL" description="32K oscillator clock select">
        <Enum name="00" start="0b00" description="System oscillator (OSC32KCLK)" />
        <Enum name="10" start="0b10" description="RTC 32.768kHz oscillator" />
        <Enum name="11" start="0b11" description="LPO 1 kHz" />
      </BitField>
      <BitField start="29" size="1" name="USBVSTBY" description="USB voltage regulator in standby mode during VLPR and VLPW modes">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during VLPR and VLPW modes." />
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during VLPR and VLPW modes." />
      </BitField>
      <BitField start="30" size="1" name="USBSSTBY" description="USB voltage regulator in standby mode during Stop, VLPS, LLS and VLLS modes.">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during Stop, VLPS, LLS and VLLS modes." />
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during Stop, VLPS, LLS and VLLS modes." />
      </BitField>
      <BitField start="31" size="1" name="USBREGEN" description="USB voltage regulator enable">
        <Enum name="0" start="0b0" description="USB voltage regulator is disabled." />
        <Enum name="1" start="0b1" description="USB voltage regulator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SIM_SOPT1CFG" access="Read/Write" description="SOPT1 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="URWE" description="USB voltage regulator enable write enable">
        <Enum name="0" start="0b0" description="SOPT1 USBREGEN cannot be written." />
        <Enum name="1" start="0b1" description="SOPT1 USBREGEN can be written." />
      </BitField>
      <BitField start="25" size="1" name="UVSWE" description="USB voltage regulator VLP standby write enable">
        <Enum name="0" start="0b0" description="SOPT1 USBVSTBY cannot be written." />
        <Enum name="1" start="0b1" description="SOPT1 USBVSTBY can be written." />
      </BitField>
      <BitField start="26" size="1" name="USSWE" description="USB voltage regulator stop standby write enable">
        <Enum name="0" start="0b0" description="SOPT1 USBSSTBY cannot be written." />
        <Enum name="1" start="0b1" description="SOPT1 USBSSTBY can be written." />
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_SOPT2" access="Read/Write" description="System Options Register 2" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="RTCCLKOUTSEL" description="RTC clock out select">
        <Enum name="0" start="0b0" description="RTC 1 Hz clock is output on the RTC_CLKOUT pin." />
        <Enum name="1" start="0b1" description="RTC 32.768kHz clock is output on the RTC_CLKOUT pin." />
      </BitField>
      <BitField start="5" size="3" name="CLKOUTSEL" description="CLKOUT select">
        <Enum name="000" start="0b000" description="FlexBus CLKOUT" />
        <Enum name="010" start="0b010" description="Flash clock" />
        <Enum name="011" start="0b011" description="LPO clock (1 kHz)" />
        <Enum name="100" start="0b100" description="MCGIRCLK" />
        <Enum name="101" start="0b101" description="RTC 32.768kHz clock" />
        <Enum name="110" start="0b110" description="OSCERCLK0" />
        <Enum name="111" start="0b111" description="IRC 48 MHz clock" />
      </BitField>
      <BitField start="8" size="2" name="FBSL" description="FlexBus security level">
        <Enum name="00" start="0b00" description="All off-chip accesses (instruction and data) via the FlexBus or SDRAM are disallowed." />
        <Enum name="01" start="0b01" description="All off-chip accesses (instruction and data) via the FlexBus or SDRAM are disallowed." />
        <Enum name="10" start="0b10" description="Off-chip instruction accesses are disallowed. Data accesses are allowed." />
        <Enum name="11" start="0b11" description="Off-chip instruction accesses and data accesses are allowed." />
      </BitField>
      <BitField start="12" size="1" name="TRACECLKSEL" description="Debug trace clock select">
        <Enum name="0" start="0b0" description="MCGOUTCLK, divided by the TRACECLK fractional divider as configured by SIM_CLKDIV4[TRACEFRAC, TRACEDIV]" />
        <Enum name="1" start="0b1" description="Core/system clock" />
      </BitField>
      <BitField start="16" size="2" name="PLLFLLSEL" description="PLL/FLL clock select">
        <Enum name="00" start="0b00" description="MCGFLLCLK clock" />
        <Enum name="01" start="0b01" description="MCGPLLCLK clock" />
        <Enum name="11" start="0b11" description="IRC48 MHz clock" />
      </BitField>
      <BitField start="18" size="1" name="USBSRC" description="USB clock source select">
        <Enum name="0" start="0b0" description="External bypass clock (USB_CLKIN)." />
        <Enum name="1" start="0b1" description="MCGFLLCLK, or MCGPLLCLK , or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the USB fractional divider as configured by SIM_CLKDIV2[USBFRAC, USBDIV]." />
      </BitField>
      <BitField start="22" size="2" name="FLEXIOSRC" description="FlexIO Module Clock Source Select">
        <Enum name="00" start="0b00" description="System clock" />
        <Enum name="01" start="0b01" description="MCGFLLCLK , or MCGPLLCLK , or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the PLLFLLCLK fractional divider as configured by SIM_CLKDIV3[PLLFLLFRAC, PLLFLLDIV]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="24" size="2" name="TPMSRC" description="TPM clock source select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK , or MCGPLLCLK , or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the PLLFLLCLK fractional divider as configured by SIM_CLKDIV3[PLLFLLFRAC, PLLFLLDIV]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="26" size="2" name="LPUARTSRC" description="LPUART clock source select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK , or MCGPLLCLK , or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the PLLFLLCLK fractional divider as configured by SIM_CLKDIV3[PLLFLLFRAC, PLLFLLDIV]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="28" size="2" name="SDHCSRC" description="SDHC clock source select">
        <Enum name="00" start="0b00" description="Core/system clock." />
        <Enum name="01" start="0b01" description="MCGFLLCLK, or MCGPLLCLK , or IRC48M clock as selected by SOPT2[PLLFLLSEL]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="External bypass clock (SDHC0_CLKIN)" />
      </BitField>
      <BitField start="30" size="2" name="EMVSIMSRC" description="EMVSIM Module Clock Source Select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK , or MCGPLLCLK , or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the PLLFLLCLK fractional divider as configured by SIM_CLKDIV3[PLLFLLFRAC, PLLFLLDIV]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
    </Register>
    <Register start="+0x100C" size="4" name="SIM_SOPT4" access="Read/Write" description="System Options Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTM0FLT0" description="FTM0 Fault 0 Select">
        <Enum name="0" start="0b0" description="FTM0_FLT0 pin" />
        <Enum name="1" start="0b1" description="CMP0 out" />
      </BitField>
      <BitField start="1" size="1" name="FTM0FLT1" description="FTM0 Fault 1 Select">
        <Enum name="0" start="0b0" description="FTM0_FLT1 pin" />
        <Enum name="1" start="0b1" description="CMP1 out" />
      </BitField>
      <BitField start="4" size="1" name="FTM1FLT0" description="FTM1 Fault 0 Select">
        <Enum name="0" start="0b0" description="FTM1_FLT0 pin" />
        <Enum name="1" start="0b1" description="CMP0 out" />
      </BitField>
      <BitField start="8" size="1" name="FTM2FLT0" description="FTM2 Fault 0 Select">
        <Enum name="0" start="0b0" description="FTM2_FLT0 pin" />
        <Enum name="1" start="0b1" description="CMP0 out" />
      </BitField>
      <BitField start="12" size="1" name="FTM3FLT0" description="FTM3 Fault 0 Select">
        <Enum name="0" start="0b0" description="FTM3_FLT0 pin" />
        <Enum name="1" start="0b1" description="CMP0 out" />
      </BitField>
      <BitField start="18" size="2" name="FTM1CH0SRC" description="FTM1 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="FTM1_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
        <Enum name="11" start="0b11" description="USB start of frame pulse" />
      </BitField>
      <BitField start="20" size="2" name="FTM2CH0SRC" description="FTM2 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="FTM2_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
      </BitField>
      <BitField start="22" size="1" name="FTM2CH1SRC" description="FTM2 channel 1 input capture source select">
        <Enum name="0" start="0b0" description="FTM2_CH1 signal" />
        <Enum name="1" start="0b1" description="Exclusive OR of FTM2_CH1, FTM2_CH0 and FTM1_CH1." />
      </BitField>
      <BitField start="24" size="1" name="FTM0CLKSEL" description="FlexTimer 0 External Clock Pin Select">
        <Enum name="0" start="0b0" description="FTM_CLK0 pin" />
        <Enum name="1" start="0b1" description="FTM_CLK1 pin" />
      </BitField>
      <BitField start="25" size="1" name="FTM1CLKSEL" description="FTM1 External Clock Pin Select">
        <Enum name="0" start="0b0" description="FTM_CLK0 pin" />
        <Enum name="1" start="0b1" description="FTM_CLK1 pin" />
      </BitField>
      <BitField start="26" size="1" name="FTM2CLKSEL" description="FlexTimer 2 External Clock Pin Select">
        <Enum name="0" start="0b0" description="FTM2 external clock driven by FTM_CLK0 pin." />
        <Enum name="1" start="0b1" description="FTM2 external clock driven by FTM_CLK1 pin." />
      </BitField>
      <BitField start="27" size="1" name="FTM3CLKSEL" description="FlexTimer 3 External Clock Pin Select">
        <Enum name="0" start="0b0" description="FTM3 external clock driven by FTM_CLK0 pin." />
        <Enum name="1" start="0b1" description="FTM3 external clock driven by FTM_CLK1 pin." />
      </BitField>
      <BitField start="28" size="1" name="FTM0TRG0SRC" description="FlexTimer 0 Hardware Trigger 0 Source Select">
        <Enum name="0" start="0b0" description="HSCMP0 output drives FTM0 hardware trigger 0" />
        <Enum name="1" start="0b1" description="FTM1 channel match drives FTM0 hardware trigger 0" />
      </BitField>
      <BitField start="29" size="1" name="FTM0TRG1SRC" description="FlexTimer 0 Hardware Trigger 1 Source Select">
        <Enum name="0" start="0b0" description="PDB output trigger 1 drives FTM0 hardware trigger 1" />
        <Enum name="1" start="0b1" description="FTM2 channel match drives FTM0 hardware trigger 1" />
      </BitField>
      <BitField start="30" size="1" name="FTM3TRG0SRC" description="FlexTimer 3 Hardware Trigger 0 Source Select">
        <Enum name="1" start="0b1" description="FTM1 channel match drives FTM3 hardware trigger 0" />
      </BitField>
      <BitField start="31" size="1" name="FTM3TRG1SRC" description="FlexTimer 3 Hardware Trigger 1 Source Select">
        <Enum name="1" start="0b1" description="FTM2 channel match drives FTM3 hardware trigger 1" />
      </BitField>
    </Register>
    <Register start="+0x1010" size="4" name="SIM_SOPT5" access="Read/Write" description="System Options Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="LPUART0TXSRC" description="LPUART0 transmit data source select">
        <Enum name="00" start="0b00" description="LPUART0_TX pin" />
        <Enum name="01" start="0b01" description="LPUART0_TX pin modulated with TPM1 channel 0 output" />
        <Enum name="10" start="0b10" description="LPUART0_TX pin modulated with TPM2 channel 0 output" />
      </BitField>
      <BitField start="18" size="2" name="LPUART0RXSRC" description="LPUART0 receive data source select">
        <Enum name="00" start="0b00" description="LPUART0_RX pin" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
      </BitField>
      <BitField start="20" size="2" name="LPUART1TXSRC" description="LPUART1 transmit data source select">
        <Enum name="00" start="0b00" description="LPUART1_TX pin" />
        <Enum name="01" start="0b01" description="LPUART1_TX pin modulated with TPM1 channel 0 output" />
        <Enum name="10" start="0b10" description="LPUART0_TX pin modulated with TPM2 channel 0 output" />
      </BitField>
      <BitField start="22" size="2" name="LPUART1RXSRC" description="LPUART1 receive data source select">
        <Enum name="00" start="0b00" description="LPUART1_RX pin" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="SIM_SOPT7" access="Read/Write" description="System Options Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADC0TRGSEL" description="ADC0 trigger select">
        <Enum name="0000" start="0b0000" description="PDB external trigger pin input (PDB0_EXTRG)" />
        <Enum name="0001" start="0b0001" description="High speed comparator 0 output" />
        <Enum name="0010" start="0b0010" description="High speed comparator 1 output" />
        <Enum name="0100" start="0b0100" description="PIT trigger 0" />
        <Enum name="0101" start="0b0101" description="PIT trigger 1" />
        <Enum name="0110" start="0b0110" description="PIT trigger 2" />
        <Enum name="0111" start="0b0111" description="PIT trigger 3" />
        <Enum name="1000" start="0b1000" description="FTM0 trigger" />
        <Enum name="1001" start="0b1001" description="FTM1 trigger" />
        <Enum name="1010" start="0b1010" description="FTM2 trigger" />
        <Enum name="1011" start="0b1011" description="FTM3 trigger" />
        <Enum name="1100" start="0b1100" description="RTC alarm" />
        <Enum name="1101" start="0b1101" description="RTC seconds" />
        <Enum name="1110" start="0b1110" description="Low-power timer (LPTMR) trigger" />
        <Enum name="1111" start="0b1111" description="TPM1 channel 0 (A pretrigger) and channel 1 (B pretrigger)" />
      </BitField>
      <BitField start="4" size="1" name="ADC0PRETRGSEL" description="ADC0 pretrigger select">
        <Enum name="0" start="0b0" description="Pre-trigger A" />
        <Enum name="1" start="0b1" description="Pre-trigger B" />
      </BitField>
      <BitField start="7" size="1" name="ADC0ALTTRGEN" description="ADC0 alternate trigger enable">
        <Enum name="0" start="0b0" description="PDB trigger selected for ADC0." />
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC0." />
      </BitField>
    </Register>
    <Register start="+0x101C" size="4" name="SIM_SOPT8" access="Read/Write" description="System Options Register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTM0SYNCBIT" description="FTM0 Hardware Trigger 0 Software Synchronization">
        <Enum name="0" start="0b0" description="No effect" />
        <Enum name="1" start="0b1" description="Write 1 to assert the TRIG0 input to FTM0, software must clear this bit to allow other trigger sources to assert." />
      </BitField>
      <BitField start="1" size="1" name="FTM1SYNCBIT" description="FTM1 Hardware Trigger 0 Software Synchronization">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Write 1 to assert the TRIG0 input to FTM1, software must clear this bit to allow other trigger sources to assert." />
      </BitField>
      <BitField start="2" size="1" name="FTM2SYNCBIT" description="FTM2 Hardware Trigger 0 Software Synchronization">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Write 1 to assert the TRIG0 input to FTM2, software must clear this bit to allow other trigger sources to assert." />
      </BitField>
      <BitField start="3" size="1" name="FTM3SYNCBIT" description="FTM3 Hardware Trigger 0 Software Synchronization">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Write 1 to assert the TRIG0 input to FTM3, software must clear this bit to allow other trigger sources to assert." />
      </BitField>
      <BitField start="16" size="1" name="FTM0OCH0SRC" description="FTM0 channel 0 output source">
        <Enum name="0" start="0b0" description="FTM0_CH0 pin is output of FTM0 channel 0 output" />
        <Enum name="1" start="0b1" description="FTM0_CH0 pin is output of FTM0 channel 0 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="17" size="1" name="FTM0OCH1SRC" description="FTM0 channel 1 output source">
        <Enum name="0" start="0b0" description="FTM0_CH1 pin is output of FTM0 channel 1 output" />
        <Enum name="1" start="0b1" description="FTM0_CH1 pin is output of FTM0 channel 1 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="18" size="1" name="FTM0OCH2SRC" description="FTM0 channel 2 output source">
        <Enum name="0" start="0b0" description="FTM0_CH2 pin is output of FTM0 channel 2 output" />
        <Enum name="1" start="0b1" description="FTM0_CH2 pin is output of FTM0 channel 2 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="19" size="1" name="FTM0OCH3SRC" description="FTM0 channel 3 output source">
        <Enum name="0" start="0b0" description="FTM0_CH3 pin is output of FTM0 channel 3 output" />
        <Enum name="1" start="0b1" description="FTM0_CH3 pin is output of FTM0 channel 3 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="20" size="1" name="FTM0OCH4SRC" description="FTM0 channel 4 output source">
        <Enum name="0" start="0b0" description="FTM0_CH4 pin is output of FTM0 channel 4 output" />
        <Enum name="1" start="0b1" description="FTM0_CH4 pin is output of FTM0 channel 4 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="21" size="1" name="FTM0OCH5SRC" description="FTM0 channel 5 output source">
        <Enum name="0" start="0b0" description="FTM0_CH5 pin is output of FTM0 channel 5 output" />
        <Enum name="1" start="0b1" description="FTM0_CH5 pin is output of FTM0 channel 5 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="22" size="1" name="FTM0OCH6SRC" description="FTM0 channel 6 output source">
        <Enum name="0" start="0b0" description="FTM0_CH6 pin is output of FTM0 channel 6 output" />
        <Enum name="1" start="0b1" description="FTM0_CH6 pin is output of FTM0 channel 6 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="23" size="1" name="FTM0OCH7SRC" description="FTM0 channel 7 output source">
        <Enum name="0" start="0b0" description="FTM0_CH7 pin is output of FTM0 channel 7 output" />
        <Enum name="1" start="0b1" description="FTM0_CH7 pin is output of FTM0 channel 7 output, modulated by FTM1 channel 1 output" />
      </BitField>
      <BitField start="24" size="1" name="FTM3OCH0SRC" description="FTM3 channel 0 output source">
        <Enum name="0" start="0b0" description="FTM3_CH0 pin is output of FTM3 channel 0 output" />
        <Enum name="1" start="0b1" description="FTM3_CH0 pin is output of FTM3 channel 0 output modulated by FTM2 channel 1 output." />
      </BitField>
      <BitField start="25" size="1" name="FTM3OCH1SRC" description="FTM3 channel 1 output source">
        <Enum name="0" start="0b0" description="FTM3_CH1 pin is output of FTM3 channel 1 output" />
        <Enum name="1" start="0b1" description="FTM3_CH1 pin is output of FTM3 channel 1 output modulated by FTM2 channel 1 output." />
      </BitField>
      <BitField start="26" size="1" name="FTM3OCH2SRC" description="FTM3 channel 2 output source">
        <Enum name="0" start="0b0" description="FTM3_CH2 pin is output of FTM3 channel 2 output" />
        <Enum name="1" start="0b1" description="FTM3_CH2 pin is output of FTM3 channel 2 output modulated by FTM2 channel 1 output." />
      </BitField>
      <BitField start="27" size="1" name="FTM3OCH3SRC" description="FTM3 channel 3 output source">
        <Enum name="0" start="0b0" description="FTM3_CH3 pin is output of FTM3 channel 3 output" />
        <Enum name="1" start="0b1" description="FTM3_CH3 pin is output of FTM3 channel 3 output modulated by FTM2 channel 1 output." />
      </BitField>
      <BitField start="28" size="1" name="FTM3OCH4SRC" description="FTM3 channel 4 output source">
        <Enum name="0" start="0b0" description="FTM3_CH4 pin is output of FTM3 channel 4 output" />
        <Enum name="1" start="0b1" description="FTM3_CH4 pin is output of FTM3 channel 4 output modulated by FTM2 channel 1 output." />
      </BitField>
      <BitField start="29" size="1" name="FTM3OCH5SRC" description="FTM3 channel 5 output source">
        <Enum name="0" start="0b0" description="FTM3_CH5 pin is output of FTM3 channel 5 output" />
        <Enum name="1" start="0b1" description="FTM3_CH5 pin is output of FTM3 channel 5 output modulated by FTM2 channel 1 output." />
      </BitField>
      <BitField start="30" size="1" name="FTM3OCH6SRC" description="FTM3 channel 6 output source">
        <Enum name="0" start="0b0" description="FTM3_CH6 pin is output of FTM3 channel 6 output" />
        <Enum name="1" start="0b1" description="FTM3_CH6 pin is output of FTM3 channel 6 output modulated by FTM2 channel 1 output." />
      </BitField>
      <BitField start="31" size="1" name="FTM3OCH7SRC" description="FTM3 channel 7 output source">
        <Enum name="0" start="0b0" description="FTM3_CH7 pin is output of FTM3 channel 7 output" />
        <Enum name="1" start="0b1" description="FTM3_CH7 pin is output of FTM3 channel 7 output modulated by FTM2 channel 1 output." />
      </BitField>
    </Register>
    <Register start="+0x1020" size="4" name="SIM_SOPT9" access="Read/Write" description="System Options Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="2" name="TPM1CH0SRC" description="TPM1 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="TPM1_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
      </BitField>
      <BitField start="20" size="2" name="TPM2CH0SRC" description="TPM2 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="TPM2_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
      </BitField>
      <BitField start="25" size="1" name="TPM1CLKSEL" description="TPM1 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM_CLKIN0 pin" />
        <Enum name="1" start="0b1" description="TPM_CLKIN1 pin" />
      </BitField>
      <BitField start="26" size="1" name="TPM2CLKSEL" description="TPM2 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM_CLKIN0 pin" />
        <Enum name="1" start="0b1" description="TPM_CLKIN1 pin" />
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" description="System Device Identification Register" reset_value="0xB80" reset_mask="0xF0F80">
      <BitField start="0" size="4" name="PINID" description="Pincount identification">
        <Enum name="0010" start="0b0010" description="32-pin" />
        <Enum name="0100" start="0b0100" description="48-pin" />
        <Enum name="0101" start="0b0101" description="64-pin" />
        <Enum name="0110" start="0b0110" description="80-pin" />
        <Enum name="0111" start="0b0111" description="81-pin or 121-pin" />
        <Enum name="1000" start="0b1000" description="100-pin" />
        <Enum name="1001" start="0b1001" description="121-pin" />
        <Enum name="1010" start="0b1010" description="144-pin" />
        <Enum name="1011" start="0b1011" description="Custom pinout (WLCSP)" />
        <Enum name="1100" start="0b1100" description="169-pin" />
        <Enum name="1110" start="0b1110" description="256-pin" />
      </BitField>
      <BitField start="4" size="3" name="FAMID" description="Kinetis family identification">
        <Enum name="000" start="0b000" description="K1x Family (without tamper)" />
        <Enum name="001" start="0b001" description="K2x Family (without tamper)" />
        <Enum name="010" start="0b010" description="K3x Family or K1x/K6x Family (with tamper)" />
        <Enum name="011" start="0b011" description="K4x Family or K2x Family (with tamper)" />
        <Enum name="100" start="0b100" description="K6x Family (without tamper)" />
        <Enum name="101" start="0b101" description="K7x Family" />
      </BitField>
      <BitField start="7" size="5" name="DIEID" description="Device Die ID" />
      <BitField start="12" size="4" name="REVID" description="Device revision number" />
      <BitField start="20" size="4" name="SERIESID" description="Kinetis Series ID">
        <Enum name="0000" start="0b0000" description="Kinetis K series" />
        <Enum name="0001" start="0b0001" description="Kinetis L series" />
        <Enum name="0101" start="0b0101" description="Kinetis W series" />
        <Enum name="0110" start="0b0110" description="Kinetis V series" />
      </BitField>
      <BitField start="24" size="4" name="SUBFAMID" description="Kinetis Sub-Family ID">
        <Enum name="0000" start="0b0000" description="Kx0 Subfamily" />
        <Enum name="0001" start="0b0001" description="Kx1 Subfamily (tamper detect)" />
        <Enum name="0010" start="0b0010" description="Kx2 Subfamily" />
        <Enum name="0011" start="0b0011" description="Kx3 Subfamily (tamper detect)" />
        <Enum name="0100" start="0b0100" description="Kx4 Subfamily" />
        <Enum name="0101" start="0b0101" description="Kx5 Subfamily (tamper detect)" />
        <Enum name="0110" start="0b0110" description="Kx6 Subfamily" />
      </BitField>
      <BitField start="28" size="4" name="FAMILYID" description="Kinetis Family ID">
        <Enum name="0000" start="0b0000" description="K0x Family" />
        <Enum name="0001" start="0b0001" description="K1x Family" />
        <Enum name="0010" start="0b0010" description="K2x Family" />
        <Enum name="0011" start="0b0011" description="K3x Family" />
        <Enum name="0100" start="0b0100" description="K4x Family" />
        <Enum name="0110" start="0b0110" description="K6x Family" />
        <Enum name="0111" start="0b0111" description="K7x Family" />
        <Enum name="1000" start="0b1000" description="K8x Family" />
      </BitField>
    </Register>
    <Register start="+0x1028" size="4" name="SIM_SCGC1" access="Read/Write" description="System Clock Gating Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="I2C2" description="I2C2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="I2C3" description="I2C3 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x102C" size="4" name="SIM_SCGC2" access="Read/Write" description="System Clock Gating Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LPUART0" description="LPUART0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="LPUART1" description="LPUART1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="LPUART2" description="LPUART2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="LPUART3" description="LPUART3 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="TPM1" description="TPM1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="TPM2" description="TPM2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="DAC0" description="DAC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="EMVSIM0" description="EMVSIM0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="21" size="1" name="EMVSIM1" description="EMVSIM1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="22" size="1" name="LPUART4" description="LPUART4 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="26" size="1" name="QSPI" description="QSPI Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="FLEXIO" description="FlexIO Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1030" size="4" name="SIM_SCGC3" access="Read/Write" description="System Clock Gating Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRNG" description="TRNG Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="SPI2" description="SPI2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="17" size="1" name="SDHC" description="SDHC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="FTM2" description="FTM2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="FTM3" description="FTM3 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" description="System Clock Gating Control Register 4" reset_value="0xF0100030" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EWM" description="EWM Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="CMT" description="CMT Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="I2C0" description="I2C0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="I2C1" description="I2C1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="18" size="1" name="USBOTG" description="USB Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="19" size="1" name="CMP" description="Comparator Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="VREF" description="VREF Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" description="System Clock Gating Control Register 5" reset_value="0x40182" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPTMR" description="Low Power Timer Access Control">
        <Enum name="0" start="0b0" description="Access disabled" />
        <Enum name="1" start="0b1" description="Access enabled" />
      </BitField>
      <BitField start="4" size="1" name="LPTMR1" description="LPTMR1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Access disabled" />
        <Enum name="1" start="0b1" description="Access enabled" />
      </BitField>
      <BitField start="5" size="1" name="TSI" description="TSI Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="PORTA" description="Port A Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="PORTB" description="Port B Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="PORTC" description="Port C Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="PORTD" description="Port D Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="PORTE" description="Port E Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" description="System Clock Gating Control Register 6" reset_value="0x40000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTF" description="Flash Memory Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMAMUX" description="DMA Mux Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="SPI0" description="SPI0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="SPI1" description="SPI1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="15" size="1" name="I2S" description="I2S Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="18" size="1" name="CRC" description="CRC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="21" size="1" name="USBDCD" description="USB DCD Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="22" size="1" name="PDB" description="PDB Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="PIT" description="PIT Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="FTM0" description="FTM0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="FTM1" description="FTM1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="26" size="1" name="FTM2" description="FTM2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="27" size="1" name="ADC0" description="ADC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="RTC" description="RTC Access Control">
        <Enum name="0" start="0b0" description="Access and interrupts disabled" />
        <Enum name="1" start="0b1" description="Access and interrupts enabled" />
      </BitField>
      <BitField start="31" size="1" name="DAC0" description="DAC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" description="System Clock Gating Control Register 7" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXBUS" description="FlexBus Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMA" description="DMA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="MPU" description="MPU Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="3" size="1" name="SDRAMC" description="SDRAMC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" description="System Clock Divider Register 1" reset_value="0x110000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="OUTDIV4" description="Clock 4 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="20" size="4" name="OUTDIV3" description="Clock 3 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="24" size="4" name="OUTDIV2" description="Clock 2 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="28" size="4" name="OUTDIV1" description="Clock 1 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="SIM_CLKDIV2" access="Read/Write" description="System Clock Divider Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USBFRAC" description="USB clock divider fraction" />
      <BitField start="1" size="3" name="USBDIV" description="USB clock divider divisor" />
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0xF0F0F00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash Disable">
        <Enum name="0" start="0b0" description="Flash is enabled" />
        <Enum name="1" start="0b1" description="Flash is disabled" />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="0" start="0b0" description="Flash remains enabled during Wait mode" />
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Wait mode" />
      </BitField>
      <BitField start="24" size="4" name="PFSIZE" description="Program flash size">
        <Enum name="0011" start="0b0011" description="32 KB of program flash memory" />
        <Enum name="0101" start="0b0101" description="64 KB of program flash memory" />
        <Enum name="0111" start="0b0111" description="128 KB of program flash memory" />
        <Enum name="1001" start="0b1001" description="256 KB of program flash memory" />
        <Enum name="1011" start="0b1011" description="512 KB of program flash memory" />
        <Enum name="1101" start="0b1101" description="1024 KB of program flash memory" />
        <Enum name="1111" start="0b1111" description="256 KB of program flash memory" />
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0x7FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="7" name="MAXADDR1" description="Max address block 1" />
      <BitField start="24" size="7" name="MAXADDR0" description="Max address block 0" />
    </Register>
    <Register start="+0x1054" size="4" name="SIM_UIDH" access="ReadOnly" description="Unique Identification Register High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" description="Unique Identification Register Mid-High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" description="Unique Identification Register Mid Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" description="Unique Identification Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1064" size="4" name="SIM_CLKDIV3" access="Read/Write" description="System Clock Divider Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLLFLLFRAC" description="PLLFLL clock divider fraction" />
      <BitField start="1" size="3" name="PLLFLLDIV" description="PLLFLL clock divider divisor" />
    </Register>
    <Register start="+0x1068" size="4" name="SIM_CLKDIV4" access="Read/Write" description="System Clock Divider Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRACEFRAC" description="Trace clock divider fraction" />
      <BitField start="1" size="3" name="TRACEDIV" description="Trace clock divider divisor" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40049000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTA_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x702" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTA_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTA_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTA_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTA_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTA_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTA_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTA_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTA_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTA_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTA_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTA_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTA_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTA_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTA_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTA_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTA_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTA_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTA_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTA_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTA_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTA_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTA_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTA_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTA_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTA_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTA_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTA_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTA_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTA_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTA_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTA_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4004A000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTB_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTB_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTB_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTB_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTB_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTB_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTB_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTB_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTB_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTB_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTB_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTB_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTB_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTB_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTB_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTB_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTB_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTB_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTB_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTB_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTB_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTB_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTB_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTB_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTB_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTB_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTB_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTB_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTB_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTB_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTB_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTB_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4004B000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTC_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTC_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTC_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTC_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTC_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTC_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTC_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTC_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTC_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTC_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTC_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTC_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTC_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTC_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTC_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTC_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTC_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTC_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTC_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTC_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTC_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTC_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTC_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTC_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTC_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTC_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTC_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTC_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTC_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTC_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTC_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTC_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x4004C000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTD_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTD_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTD_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTD_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTD_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTD_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTD_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTD_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTD_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTD_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTD_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTD_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTD_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTD_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTD_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTD_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTD_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTD_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTD_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTD_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTD_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTD_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTD_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTD_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTD_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTD_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTD_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTD_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTD_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTD_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTD_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTD_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTD_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFE0" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="1" size="1" name="DFE1" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="DFE2" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="3" size="1" name="DFE3" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="DFE4" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="5" size="1" name="DFE5" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="6" size="1" name="DFE6" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="7" size="1" name="DFE7" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="8" size="1" name="DFE8" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="9" size="1" name="DFE9" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="10" size="1" name="DFE10" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="11" size="1" name="DFE11" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="12" size="1" name="DFE12" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="13" size="1" name="DFE13" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="14" size="1" name="DFE14" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="15" size="1" name="DFE15" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="16" size="1" name="DFE16" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="17" size="1" name="DFE17" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="18" size="1" name="DFE18" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="19" size="1" name="DFE19" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="20" size="1" name="DFE20" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="21" size="1" name="DFE21" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="22" size="1" name="DFE22" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="23" size="1" name="DFE23" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="24" size="1" name="DFE24" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="25" size="1" name="DFE25" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="26" size="1" name="DFE26" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="27" size="1" name="DFE27" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="28" size="1" name="DFE28" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="29" size="1" name="DFE29" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="30" size="1" name="DFE30" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="31" size="1" name="DFE31" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTD_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock." />
        <Enum name="1" start="0b1" description="Digital filters are clocked by the LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTD_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004D000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTE_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTE_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTE_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTE_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTE_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTE_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTE_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTE_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTE_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTE_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTE_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTE_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTE_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTE_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTE_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTE_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTE_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTE_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTE_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTE_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTE_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTE_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTE_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTE_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTE_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTE_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTE_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTE_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTE_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTE_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTE_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTE_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG" start="0x40052000" description="Generation 2008 Watchdog Timer">
    <Register start="+0" size="2" name="WDOG_STCTRLH" access="Read/Write" description="Watchdog Status and Control Register High" reset_value="0x1D3" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDOGEN" description="Enables or disables the WDOG's operation">
        <Enum name="0" start="0b0" description="WDOG is disabled." />
        <Enum name="1" start="0b1" description="WDOG is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CLKSRC" description="Selects clock source for the WDOG timer and other internal timing operations.">
        <Enum name="0" start="0b0" description="WDOG clock sourced from LPO ." />
        <Enum name="1" start="0b1" description="WDOG clock sourced from alternate clock source." />
      </BitField>
      <BitField start="2" size="1" name="IRQRSTEN" description="Used to enable the debug breadcrumbs feature">
        <Enum name="0" start="0b0" description="WDOG time-out generates reset only." />
        <Enum name="1" start="0b1" description="WDOG time-out initially generates an interrupt. After WCT, it generates a reset." />
      </BitField>
      <BitField start="3" size="1" name="WINEN" description="Enables Windowing mode.">
        <Enum name="0" start="0b0" description="Windowing mode is disabled." />
        <Enum name="1" start="0b1" description="Windowing mode is enabled." />
      </BitField>
      <BitField start="4" size="1" name="ALLOWUPDATE" description="Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence">
        <Enum name="0" start="0b0" description="No further updates allowed to WDOG write-once registers." />
        <Enum name="1" start="0b1" description="WDOG write-once registers can be unlocked for updating." />
      </BitField>
      <BitField start="5" size="1" name="DBGEN" description="Enables or disables WDOG in Debug mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Debug mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Debug mode." />
      </BitField>
      <BitField start="6" size="1" name="STOPEN" description="Enables or disables WDOG in Stop mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Stop mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="WAITEN" description="Enables or disables WDOG in Wait mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Wait mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Wait mode." />
      </BitField>
      <BitField start="10" size="1" name="TESTWDOG" description="Puts the watchdog in the functional test mode" />
      <BitField start="11" size="1" name="TESTSEL" description="Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer.">
        <Enum name="0" start="0b0" description="Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test." />
        <Enum name="1" start="0b1" description="Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing." />
      </BitField>
      <BitField start="12" size="2" name="BYTESEL" description="This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.">
        <Enum name="00" start="0b00" description="Byte 0 selected" />
        <Enum name="01" start="0b01" description="Byte 1 selected" />
        <Enum name="10" start="0b10" description="Byte 2 selected" />
        <Enum name="11" start="0b11" description="Byte 3 selected" />
      </BitField>
      <BitField start="14" size="1" name="DISTESTWDOG" description="Allows the WDOG's functional test mode to be disabled permanently">
        <Enum name="0" start="0b0" description="WDOG functional test mode is not disabled." />
        <Enum name="1" start="0b1" description="WDOG functional test mode is disabled permanently until reset." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WDOG_STCTRLL" access="Read/Write" description="Watchdog Status and Control Register Low" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="15" size="1" name="INTFLG" description="Interrupt flag" />
    </Register>
    <Register start="+0x4" size="2" name="WDOG_TOVALH" access="Read/Write" description="Watchdog Time-out Value Register High" reset_value="0x4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALHIGH" description="Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x6" size="2" name="WDOG_TOVALL" access="Read/Write" description="Watchdog Time-out Value Register Low" reset_value="0x4B4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALLOW" description="Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x8" size="2" name="WDOG_WINH" access="Read/Write" description="Watchdog Window Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINHIGH" description="Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xA" size="2" name="WDOG_WINL" access="Read/Write" description="Watchdog Window Register Low" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINLOW" description="Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xC" size="2" name="WDOG_REFRESH" access="Read/Write" description="Watchdog Refresh register" reset_value="0xB480" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGREFRESH" description="Watchdog refresh register" />
    </Register>
    <Register start="+0xE" size="2" name="WDOG_UNLOCK" access="Read/Write" description="Watchdog Unlock register" reset_value="0xD928" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGUNLOCK" description="Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again" />
    </Register>
    <Register start="+0x10" size="2" name="WDOG_TMROUTH" access="Read/Write" description="Watchdog Timer Output Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTHIGH" description="Shows the value of the upper 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x12" size="2" name="WDOG_TMROUTL" access="Read/Write" description="Watchdog Timer Output Register Low" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTLOW" description="Shows the value of the lower 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x14" size="2" name="WDOG_RSTCNT" access="Read/Write" description="Watchdog Reset Count register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="RSTCNT" description="Counts the number of times the watchdog resets the system" />
    </Register>
    <Register start="+0x16" size="2" name="WDOG_PRESC" access="Read/Write" description="Watchdog Prescaler register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="8" size="3" name="PRESCVAL" description="3-bit prescaler for the watchdog clock source" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40061000" description="External Watchdog Monitor">
    <Register start="+0" size="1" name="EWM_CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN" description="EWM enable." />
      <BitField start="1" size="1" name="ASSIN" description="EWM_in's Assertion State Select." />
      <BitField start="2" size="1" name="INEN" description="Input Enable." />
      <BitField start="3" size="1" name="INTEN" description="Interrupt Enable." />
    </Register>
    <Register start="+0x1" size="1" name="EWM_SERV" access="WriteOnly" description="Service Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE" description="The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C" />
    </Register>
    <Register start="+0x2" size="1" name="EWM_CMPL" access="Read/Write" description="Compare Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required" />
    </Register>
    <Register start="+0x3" size="1" name="EWM_CMPH" access="Read/Write" description="Compare High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required" />
    </Register>
    <Register start="+0x4" size="1" name="EWM_CLKCTRL" access="Read/Write" description="Clock Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CLKSEL" description="EWM has 4 possible low power clock sources for running EWM counter" />
    </Register>
    <Register start="+0x5" size="1" name="EWM_CLKPRESCALER" access="Read/Write" description="Clock Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CLK_DIV" description="Selected low power clock source for running the EWM counter can be prescaled as below" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMT" start="0x40062000" description="Carrier Modulator Transmitter">
    <Register start="+0" size="1" name="CMT_CGH1" access="Read/Write" description="CMT Carrier Generator High Data Register 1" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PH" description="Primary Carrier High Time Data Value" />
    </Register>
    <Register start="+0x1" size="1" name="CMT_CGL1" access="Read/Write" description="CMT Carrier Generator Low Data Register 1" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PL" description="Primary Carrier Low Time Data Value" />
    </Register>
    <Register start="+0x2" size="1" name="CMT_CGH2" access="Read/Write" description="CMT Carrier Generator High Data Register 2" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SH" description="Secondary Carrier High Time Data Value" />
    </Register>
    <Register start="+0x3" size="1" name="CMT_CGL2" access="Read/Write" description="CMT Carrier Generator Low Data Register 2" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SL" description="Secondary Carrier Low Time Data Value" />
    </Register>
    <Register start="+0x4" size="1" name="CMT_OC" access="Read/Write" description="CMT Output Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="IROPEN" description="IRO Pin Enable">
        <Enum name="0" start="0b0" description="The IRO signal is disabled." />
        <Enum name="1" start="0b1" description="The IRO signal is enabled as output." />
      </BitField>
      <BitField start="6" size="1" name="CMTPOL" description="CMT Output Polarity">
        <Enum name="0" start="0b0" description="The IRO signal is active-low." />
        <Enum name="1" start="0b1" description="The IRO signal is active-high." />
      </BitField>
      <BitField start="7" size="1" name="IROL" description="IRO Latch Control" />
    </Register>
    <Register start="+0x5" size="1" name="CMT_MSC" access="Read/Write" description="CMT Modulator Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MCGEN" description="Modulator and Carrier Generator Enable">
        <Enum name="0" start="0b0" description="Modulator and carrier generator disabled" />
        <Enum name="1" start="0b1" description="Modulator and carrier generator enabled" />
      </BitField>
      <BitField start="1" size="1" name="EOCIE" description="End of Cycle Interrupt Enable">
        <Enum name="0" start="0b0" description="CPU interrupt is disabled." />
        <Enum name="1" start="0b1" description="CPU interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FSK" description="FSK Mode Select">
        <Enum name="0" start="0b0" description="The CMT operates in Time or Baseband mode." />
        <Enum name="1" start="0b1" description="The CMT operates in FSK mode." />
      </BitField>
      <BitField start="3" size="1" name="BASE" description="Baseband Enable">
        <Enum name="0" start="0b0" description="Baseband mode is disabled." />
        <Enum name="1" start="0b1" description="Baseband mode is enabled." />
      </BitField>
      <BitField start="4" size="1" name="EXSPC" description="Extended Space Enable">
        <Enum name="0" start="0b0" description="Extended space is disabled." />
        <Enum name="1" start="0b1" description="Extended space is enabled." />
      </BitField>
      <BitField start="5" size="2" name="CMTDIV" description="CMT Clock Divide Prescaler">
        <Enum name="00" start="0b00" description="IF * 1" />
        <Enum name="01" start="0b01" description="IF * 2" />
        <Enum name="10" start="0b10" description="IF * 4" />
        <Enum name="11" start="0b11" description="IF * 8" />
      </BitField>
      <BitField start="7" size="1" name="EOCF" description="End Of Cycle Status Flag">
        <Enum name="0" start="0b0" description="End of modulation cycle has not occurred since the flag last cleared." />
        <Enum name="1" start="0b1" description="End of modulator cycle has occurred." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="CMT_CMD1" access="Read/Write" description="CMT Modulator Data Register Mark High" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB" description="MB[15:8]" />
    </Register>
    <Register start="+0x7" size="1" name="CMT_CMD2" access="Read/Write" description="CMT Modulator Data Register Mark Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB" description="MB[7:0]" />
    </Register>
    <Register start="+0x8" size="1" name="CMT_CMD3" access="Read/Write" description="CMT Modulator Data Register Space High" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB" description="SB[15:8]" />
    </Register>
    <Register start="+0x9" size="1" name="CMT_CMD4" access="Read/Write" description="CMT Modulator Data Register Space Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB" description="SB[7:0]" />
    </Register>
    <Register start="+0xA" size="1" name="CMT_PPS" access="Read/Write" description="CMT Primary Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="PPSDIV" description="Primary Prescaler Divider">
        <Enum name="0000" start="0b0000" description="Bus clock * 1" />
        <Enum name="0001" start="0b0001" description="Bus clock * 2" />
        <Enum name="0010" start="0b0010" description="Bus clock * 3" />
        <Enum name="0011" start="0b0011" description="Bus clock * 4" />
        <Enum name="0100" start="0b0100" description="Bus clock * 5" />
        <Enum name="0101" start="0b0101" description="Bus clock * 6" />
        <Enum name="0110" start="0b0110" description="Bus clock * 7" />
        <Enum name="0111" start="0b0111" description="Bus clock * 8" />
        <Enum name="1000" start="0b1000" description="Bus clock * 9" />
        <Enum name="1001" start="0b1001" description="Bus clock * 10" />
        <Enum name="1010" start="0b1010" description="Bus clock * 11" />
        <Enum name="1011" start="0b1011" description="Bus clock * 12" />
        <Enum name="1100" start="0b1100" description="Bus clock * 13" />
        <Enum name="1101" start="0b1101" description="Bus clock * 14" />
        <Enum name="1110" start="0b1110" description="Bus clock * 15" />
        <Enum name="1111" start="0b1111" description="Bus clock * 16" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CMT_DMA" access="Read/Write" description="CMT Direct Memory Access Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA transfer request and done are disabled." />
        <Enum name="1" start="0b1" description="DMA transfer request and done are enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000" description="Multipurpose Clock Generator module">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" description="MCG Control 1 Register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN" description="Internal Reference Stop Enable">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode." />
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN" description="Internal Reference Clock Enable">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive." />
        <Enum name="1" start="0b1" description="MCGIRCLK active." />
      </BitField>
      <BitField start="2" size="1" name="IREFS" description="Internal Reference Select">
        <Enum name="0" start="0b0" description="External reference clock is selected." />
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected." />
      </BitField>
      <BitField start="3" size="3" name="FRDIV" description="FLL External Reference Divider">
        <Enum name="000" start="0b000" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE values, Divide Factor is 32." />
        <Enum name="001" start="0b001" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE values, Divide Factor is 64." />
        <Enum name="010" start="0b010" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE values, Divide Factor is 128." />
        <Enum name="011" start="0b011" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE values, Divide Factor is 256." />
        <Enum name="100" start="0b100" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE values, Divide Factor is 512." />
        <Enum name="101" start="0b101" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE values, Divide Factor is 1024." />
        <Enum name="110" start="0b110" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE values, Divide Factor is 1280 ." />
        <Enum name="111" start="0b111" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE values, Divide Factor is 1536 ." />
      </BitField>
      <BitField start="6" size="2" name="CLKS" description="Clock Source Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL or PLL is selected (depends on PLLS control bit)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" description="MCG Control 2 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS" description="Internal Reference Clock Select">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected." />
        <Enum name="1" start="0b1" description="Fast internal reference clock selected." />
      </BitField>
      <BitField start="1" size="1" name="LP" description="Low Power Select">
        <Enum name="0" start="0b0" description="FLL or PLL is not disabled in bypass modes." />
        <Enum name="1" start="0b1" description="FLL or PLL is disabled in bypass modes (lower power)" />
      </BitField>
      <BitField start="2" size="1" name="EREFS" description="External Reference Select">
        <Enum name="0" start="0b0" description="External reference clock requested." />
        <Enum name="1" start="0b1" description="Oscillator requested." />
      </BitField>
      <BitField start="3" size="1" name="HGO" description="High Gain Oscillator Select">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation." />
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation." />
      </BitField>
      <BitField start="4" size="2" name="RANGE" description="Frequency Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ." />
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ." />
      </BitField>
      <BitField start="6" size="1" name="FCFTRIM" description="Fast Internal Reference Clock Fine Trim" />
      <BitField start="7" size="1" name="LOCRE0" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" description="MCG Control 3 Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM" description="Slow Internal Reference Clock Trim Setting" />
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" description="MCG Control 4 Register" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM" description="Slow Internal Reference Clock Fine Trim" />
      <BitField start="1" size="4" name="FCTRIM" description="Fast Internal Reference Clock Trim Setting" />
      <BitField start="5" size="2" name="DRST_DRS" description="DCO Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range." />
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range." />
        <Enum name="11" start="0b11" description="Encoding 3 - High range." />
      </BitField>
      <BitField start="7" size="1" name="DMX32" description="DCO Maximum Frequency with 32.768 kHz Reference">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%." />
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="Read/Write" description="MCG Control 5 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="PRDIV" description="PLL External Reference Divider">
        <Enum name="0" start="0b000" description="Divide Factor is 1" />
        <Enum name="1" start="0b001" description="Divide Factor is 2" />
        <Enum name="2" start="0b010" description="Divide Factor is 3" />
        <Enum name="3" start="0b011" description="Divide Factor is 4" />
        <Enum name="4" start="0b100" description="Divide Factor is 5" />
        <Enum name="5" start="0b101" description="Divide Factor is 6" />
        <Enum name="6" start="0b110" description="Divide Factor is 7" />
        <Enum name="7" start="0b111" description="Divide Factor is 8" />
      </BitField>
      <BitField start="5" size="1" name="PLLSTEN" description="PLL Stop Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK and MCGPLLCLK2X are disabled in any of the Stop modes." />
        <Enum name="1" start="0b1" description="MCGPLLCLK and MCGPLLCLK2X are enabled if system is in Normal Stop mode." />
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN" description="PLL Clock Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK is inactive." />
        <Enum name="1" start="0b1" description="MCGPLLCLK is active." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" description="MCG Control 6 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="VDIV" description="VCO Divider">
        <Enum name="0" start="0b00000" description="Multiply Factor is 16" />
        <Enum name="1" start="0b00001" description="Multiply Factor is 17" />
        <Enum name="2" start="0b00010" description="Multiply Factor is 18" />
        <Enum name="3" start="0b00011" description="Multiply Factor is 19" />
        <Enum name="4" start="0b00100" description="Multiply Factor is 20" />
        <Enum name="5" start="0b00101" description="Multiply Factor is 21" />
        <Enum name="6" start="0b00110" description="Multiply Factor is 22" />
        <Enum name="7" start="0b00111" description="Multiply Factor is 23" />
        <Enum name="8" start="0b01000" description="Multiply Factor is 24" />
        <Enum name="9" start="0b01001" description="Multiply Factor is 25" />
        <Enum name="10" start="0b01010" description="Multiply Factor is 26" />
        <Enum name="11" start="0b01011" description="Multiply Factor is 27" />
        <Enum name="12" start="0b01100" description="Multiply Factor is 28" />
        <Enum name="13" start="0b01101" description="Multiply Factor is 29" />
        <Enum name="14" start="0b01110" description="Multiply Factor is 30" />
        <Enum name="15" start="0b01111" description="Multiply Factor is 31" />
        <Enum name="16" start="0b10000" description="Multiply Factor is 32" />
        <Enum name="17" start="0b10001" description="Multiply Factor is 33" />
        <Enum name="18" start="0b10010" description="Multiply Factor is 34" />
        <Enum name="19" start="0b10011" description="Multiply Factor is 35" />
        <Enum name="20" start="0b10100" description="Multiply Factor is 36" />
        <Enum name="21" start="0b10101" description="Multiply Factor is 37" />
        <Enum name="22" start="0b10110" description="Multiply Factor is 38" />
        <Enum name="23" start="0b10111" description="Multiply Factor is 39" />
        <Enum name="24" start="0b11000" description="Multiply Factor is 40" />
        <Enum name="25" start="0b11001" description="Multiply Factor is 41" />
        <Enum name="26" start="0b11010" description="Multiply Factor is 42" />
        <Enum name="27" start="0b11011" description="Multiply Factor is 43" />
        <Enum name="28" start="0b11100" description="Multiply Factor is 44" />
        <Enum name="29" start="0b11101" description="Multiply Factor is 45" />
        <Enum name="30" start="0b11110" description="Multiply Factor is 46" />
        <Enum name="31" start="0b11111" description="Multiply Factor is 47" />
      </BitField>
      <BitField start="5" size="1" name="CME0" description="Clock Monitor Enable">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for OSC0." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for OSC0." />
      </BitField>
      <BitField start="6" size="1" name="PLLS" description="PLL Select">
        <Enum name="0" start="0b0" description="FLL is selected." />
        <Enum name="1" start="0b1" description="PLL is selected (PRDIV 0 need to be programmed to the correct divider to generate a PLL reference clock in the range of 8-16 MHz prior to setting the PLLS bit)." />
      </BitField>
      <BitField start="7" size="1" name="LOLIE0" description="Loss of Lock Interrrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock." />
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="Read/Write" description="MCG Status Register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST" description="Internal Reference Clock Status">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)." />
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (4 MHz IRC)." />
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0" description="OSC Initialization" />
      <BitField start="2" size="2" name="CLKST" description="Clock Mode Status">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Output of the PLL is selected." />
      </BitField>
      <BitField start="4" size="1" name="IREFST" description="Internal Reference Status">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock." />
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock." />
      </BitField>
      <BitField start="5" size="1" name="PLLST" description="PLL Select Status">
        <Enum name="0" start="0b0" description="Source of PLLS clock is FLL clock." />
        <Enum name="1" start="0b1" description="Source of PLLS clock is PLL output clock." />
      </BitField>
      <BitField start="6" size="1" name="LOCK0" description="Lock Status">
        <Enum name="0" start="0b0" description="PLL is currently unlocked." />
        <Enum name="1" start="0b1" description="PLL is currently locked." />
      </BitField>
      <BitField start="7" size="1" name="LOLS0" description="Loss of Lock Status">
        <Enum name="0" start="0b0" description="PLL has not lost lock since LOLS 0 was last cleared." />
        <Enum name="1" start="0b1" description="PLL has lost lock since LOLS 0 was last cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" description="MCG Status and Control Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0" description="OSC0 Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred." />
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred." />
      </BitField>
      <BitField start="1" size="3" name="FCRDIV" description="Fast Clock Internal Reference Divider">
        <Enum name="000" start="0b000" description="Divide Factor is 1" />
        <Enum name="001" start="0b001" description="Divide Factor is 2." />
        <Enum name="010" start="0b010" description="Divide Factor is 4." />
        <Enum name="011" start="0b011" description="Divide Factor is 8." />
        <Enum name="100" start="0b100" description="Divide Factor is 16" />
        <Enum name="101" start="0b101" description="Divide Factor is 32" />
        <Enum name="110" start="0b110" description="Divide Factor is 64" />
        <Enum name="111" start="0b111" description="Divide Factor is 128." />
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV" description="FLL Filter Preserve Enable">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode." />
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change." />
      </BitField>
      <BitField start="5" size="1" name="ATMF" description="Automatic Trim Machine Fail Flag">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally." />
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed." />
      </BitField>
      <BitField start="6" size="1" name="ATMS" description="Automatic Trim Machine Select">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected." />
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected." />
      </BitField>
      <BitField start="7" size="1" name="ATME" description="Automatic Trim Machine Enable">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled." />
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled." />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" description="MCG Auto Trim Compare Value High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH" description="ATM Compare Value High" />
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" description="MCG Auto Trim Compare Value Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL" description="ATM Compare Value Low" />
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="Read/Write" description="MCG Control 7 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="OSCSEL" description="MCG OSC Clock Select">
        <Enum name="00" start="0b00" description="Selects Oscillator (OSCCLK0)." />
        <Enum name="01" start="0b01" description="Selects 32 kHz RTC Oscillator." />
        <Enum name="10" start="0b10" description="Selects Oscillator (OSCCLK1)." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" description="MCG Control 8 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS1" description="RTC Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of RTC has not occur." />
        <Enum name="1" start="0b1" description="Loss of RTC has occur" />
      </BitField>
      <BitField start="5" size="1" name="CME1" description="Clock Monitor Enable1">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for RTC clock." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for RTC clock." />
      </BitField>
      <BitField start="6" size="1" name="LOLRE" description="PLL Loss of Lock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a PLL loss of lock indication. The PLL loss of lock interrupt enable bit must also be set to generate the interrupt request." />
        <Enum name="1" start="0b1" description="Generate a reset request on a PLL loss of lock indication." />
      </BitField>
      <BitField start="7" size="1" name="LOCRE1" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of RTC external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of RTC external reference clock" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OSC" start="0x40065000" description="Oscillator">
    <Register start="+0" size="1" name="OSC_CR" access="Read/Write" description="OSC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P" description="Oscillator 16 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="1" size="1" name="SC8P" description="Oscillator 8 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="2" size="1" name="SC4P" description="Oscillator 4 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="3" size="1" name="SC2P" description="Oscillator 2 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN" description="External Reference Stop Enable">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN" description="External Reference Enable">
        <Enum name="0" start="0b0" description="External reference clock is inactive." />
        <Enum name="1" start="0b1" description="External reference clock is enabled." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="OSC_DIV" access="Read/Write" description="OSC_DIV" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="2" name="ERPS" description="ERCLK prescaler">
        <Enum name="00" start="0b00" description="The divisor ratio is 1." />
        <Enum name="01" start="0b01" description="The divisor ratio is 2." />
        <Enum name="10" start="0b10" description="The divisor ratio is 4." />
        <Enum name="11" start="0b11" description="The divisor ratio is 8." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40066000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C0_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40067000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C1_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C2" start="0x400E6000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C2_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C2_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C2_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C2_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C2_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C2_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C2_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C2_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C2_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C2_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C2_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C2_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C2_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C3" start="0x400E7000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C3_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C3_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C3_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C3_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C3_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C3_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C3_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C3_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C3_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C3_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C3_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C3_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C3_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB0" start="0x40072000" description="Universal Serial Bus, OTG Capable Controller">
    <Register start="+0" size="1" name="USB0_PERID" access="ReadOnly" description="Peripheral ID register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="6" name="ID" description="Peripheral Identification" />
    </Register>
    <Register start="+0x4" size="1" name="USB0_IDCOMP" access="ReadOnly" description="Peripheral ID Complement register" reset_value="0xFB" reset_mask="0xFF">
      <BitField start="0" size="6" name="NID" description="Ones' complement of PERID[ID] bits." />
    </Register>
    <Register start="+0x8" size="1" name="USB0_REV" access="ReadOnly" description="Peripheral Revision register" reset_value="0x33" reset_mask="0xFF">
      <BitField start="0" size="8" name="REV" description="Revision" />
    </Register>
    <Register start="+0xC" size="1" name="USB0_ADDINFO" access="ReadOnly" description="Peripheral Additional Info register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="IEHOST" description="This bit is set if host mode is enabled." />
    </Register>
    <Register start="+0x10" size="1" name="USB0_OTGISTAT" access="Read/Write" description="OTG Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="AVBUSCHG" description="This bit is set when a change in VBUS is detected on an A device." />
      <BitField start="2" size="1" name="B_SESS_CHG" description="This bit is set when a change in VBUS is detected on a B device." />
      <BitField start="3" size="1" name="SESSVLDCHG" description="This bit is set when a change in VBUS is detected indicating a session valid or a session no longer valid" />
      <BitField start="5" size="1" name="LINE_STATE_CHG" description="This interrupt is set when the USB line state (CTL[SE0] and CTL[JSTATE] bits) are stable without change for 1 millisecond, and the value of the line state is different from the last time when the line state was stable" />
      <BitField start="6" size="1" name="ONEMSEC" description="This bit is set when the 1 millisecond timer expires" />
      <BitField start="7" size="1" name="IDCHG" description="This bit is set when a change in the ID Signal from the USB connector is sensed." />
    </Register>
    <Register start="+0x14" size="1" name="USB0_OTGICR" access="Read/Write" description="OTG Interrupt Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="AVBUSEN" description="A VBUS Valid Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the AVBUSCHG interrupt." />
        <Enum name="1" start="0b1" description="Enables the AVBUSCHG interrupt." />
      </BitField>
      <BitField start="2" size="1" name="BSESSEN" description="B Session END Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the B_SESS_CHG interrupt." />
        <Enum name="1" start="0b1" description="Enables the B_SESS_CHG interrupt." />
      </BitField>
      <BitField start="3" size="1" name="SESSVLDEN" description="Session Valid Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the SESSVLDCHG interrupt." />
        <Enum name="1" start="0b1" description="Enables the SESSVLDCHG interrupt." />
      </BitField>
      <BitField start="5" size="1" name="LINESTATEEN" description="Line State Change Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the LINE_STAT_CHG interrupt." />
        <Enum name="1" start="0b1" description="Enables the LINE_STAT_CHG interrupt." />
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN" description="One Millisecond Interrupt Enable">
        <Enum name="0" start="0b0" description="Diables the 1ms timer interrupt." />
        <Enum name="1" start="0b1" description="Enables the 1ms timer interrupt." />
      </BitField>
      <BitField start="7" size="1" name="IDEN" description="ID Interrupt Enable">
        <Enum name="0" start="0b0" description="The ID interrupt is disabled" />
        <Enum name="1" start="0b1" description="The ID interrupt is enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="USB0_OTGSTAT" access="Read/Write" description="OTG Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="AVBUSVLD" description="A VBUS Valid">
        <Enum name="0" start="0b0" description="The VBUS voltage is below the A VBUS Valid threshold." />
        <Enum name="1" start="0b1" description="The VBUS voltage is above the A VBUS Valid threshold." />
      </BitField>
      <BitField start="2" size="1" name="BSESSEND" description="B Session End">
        <Enum name="0" start="0b0" description="The VBUS voltage is above the B session end threshold." />
        <Enum name="1" start="0b1" description="The VBUS voltage is below the B session end threshold." />
      </BitField>
      <BitField start="3" size="1" name="SESS_VLD" description="Session Valid">
        <Enum name="0" start="0b0" description="The VBUS voltage is below the B session valid threshold" />
        <Enum name="1" start="0b1" description="The VBUS voltage is above the B session valid threshold." />
      </BitField>
      <BitField start="5" size="1" name="LINESTATESTABLE" description="Indicates that the internal signals that control the LINE_STATE_CHG field of OTGISTAT are stable for at least 1 ms">
        <Enum name="0" start="0b0" description="The LINE_STAT_CHG bit is not yet stable." />
        <Enum name="1" start="0b1" description="The LINE_STAT_CHG bit has been debounced and is stable." />
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN" description="This bit is reserved for the 1ms count, but it is not useful to software." />
      <BitField start="7" size="1" name="ID" description="Indicates the current state of the ID pin on the USB connector">
        <Enum name="0" start="0b0" description="Indicates a Type A cable is plugged into the USB connector." />
        <Enum name="1" start="0b1" description="Indicates no cable is attached or a Type B cable is plugged into the USB connector." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="USB0_OTGCTL" access="Read/Write" description="OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="OTGEN" description="On-The-Go pullup/pulldown resistor enable">
        <Enum name="0" start="0b0" description="If USB_EN is 1 and HOST_MODE is 0 in the Control Register (CTL), then the D+ Data Line pull-up resistors are enabled. If HOST_MODE is 1 the D+ and D- Data Line pull-down resistors are engaged." />
        <Enum name="1" start="0b1" description="The pull-up and pull-down controls in this register are used." />
      </BitField>
      <BitField start="4" size="1" name="DMLOW" description="D- Data Line pull-down resistor enable">
        <Enum name="0" start="0b0" description="D- pulldown resistor is not enabled." />
        <Enum name="1" start="0b1" description="D- pulldown resistor is enabled." />
      </BitField>
      <BitField start="5" size="1" name="DPLOW" description="D+ Data Line pull-down resistor enable">
        <Enum name="0" start="0b0" description="D+ pulldown resistor is not enabled." />
        <Enum name="1" start="0b1" description="D+ pulldown resistor is enabled." />
      </BitField>
      <BitField start="7" size="1" name="DPHIGH" description="D+ Data Line pullup resistor enable">
        <Enum name="0" start="0b0" description="D+ pullup resistor is not enabled" />
        <Enum name="1" start="0b1" description="D+ pullup resistor is enabled" />
      </BitField>
    </Register>
    <Register start="+0x80" size="1" name="USB0_ISTAT" access="Read/Write" description="Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRST" description="This bit is set when the USB Module has decoded a valid USB reset" />
      <BitField start="1" size="1" name="ERROR" description="This bit is set when any of the error conditions within Error Interrupt Status (ERRSTAT) register occur" />
      <BitField start="2" size="1" name="SOFTOK" description="This bit is set when the USB Module receives a Start Of Frame (SOF) token" />
      <BitField start="3" size="1" name="TOKDNE" description="This bit is set when the current token being processed has completed" />
      <BitField start="4" size="1" name="SLEEP" description="This bit is set when the USB Module detects a constant idle on the USB bus for 3 ms" />
      <BitField start="5" size="1" name="RESUME" description="This bit is set when a K-state is observed on the DP/DM signals for 2" />
      <BitField start="6" size="1" name="ATTACH" description="Attach Interrupt">
        <Enum name="0" start="0b0" description="No Attach is detected since the last time the ATTACH bit was cleared." />
        <Enum name="1" start="0b1" description="A peripheral is now present and must be configured (a stable non-SE0 state is detected for more than 2.5 us)." />
      </BitField>
      <BitField start="7" size="1" name="STALL" description="Stall Interrupt" />
    </Register>
    <Register start="+0x84" size="1" name="USB0_INTEN" access="Read/Write" description="Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRSTEN" description="USBRST Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the USBRST interrupt." />
        <Enum name="1" start="0b1" description="Enables the USBRST interrupt." />
      </BitField>
      <BitField start="1" size="1" name="ERROREN" description="ERROR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the ERROR interrupt." />
        <Enum name="1" start="0b1" description="Enables the ERROR interrupt." />
      </BitField>
      <BitField start="2" size="1" name="SOFTOKEN" description="SOFTOK Interrupt Enable">
        <Enum name="0" start="0b0" description="Disbles the SOFTOK interrupt." />
        <Enum name="1" start="0b1" description="Enables the SOFTOK interrupt." />
      </BitField>
      <BitField start="3" size="1" name="TOKDNEEN" description="TOKDNE Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the TOKDNE interrupt." />
        <Enum name="1" start="0b1" description="Enables the TOKDNE interrupt." />
      </BitField>
      <BitField start="4" size="1" name="SLEEPEN" description="SLEEP Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the SLEEP interrupt." />
        <Enum name="1" start="0b1" description="Enables the SLEEP interrupt." />
      </BitField>
      <BitField start="5" size="1" name="RESUMEEN" description="RESUME Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the RESUME interrupt." />
        <Enum name="1" start="0b1" description="Enables the RESUME interrupt." />
      </BitField>
      <BitField start="6" size="1" name="ATTACHEN" description="ATTACH Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the ATTACH interrupt." />
        <Enum name="1" start="0b1" description="Enables the ATTACH interrupt." />
      </BitField>
      <BitField start="7" size="1" name="STALLEN" description="STALL Interrupt Enable">
        <Enum name="0" start="0b0" description="Diasbles the STALL interrupt." />
        <Enum name="1" start="0b1" description="Enables the STALL interrupt." />
      </BitField>
    </Register>
    <Register start="+0x88" size="1" name="USB0_ERRSTAT" access="Read/Write" description="Error Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERR" description="This bit is set when the PID check field fails." />
      <BitField start="1" size="1" name="CRC5EOF" description="This error interrupt has two functions" />
      <BitField start="2" size="1" name="CRC16" description="This bit is set when a data packet is rejected due to a CRC16 error." />
      <BitField start="3" size="1" name="DFN8" description="This bit is set if the data field received was not 8 bits in length" />
      <BitField start="4" size="1" name="BTOERR" description="This bit is set when a bus turnaround timeout error occurs" />
      <BitField start="5" size="1" name="DMAERR" description="This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data" />
      <BitField start="6" size="1" name="OWNERR" description="This field is valid when the USB Module is operating in peripheral mode (CTL[HOSTMODEEN]=0)" />
      <BitField start="7" size="1" name="BTSERR" description="This bit is set when a bit stuff error is detected" />
    </Register>
    <Register start="+0x8C" size="1" name="USB0_ERREN" access="Read/Write" description="Error Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERREN" description="PIDERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the PIDERR interrupt." />
        <Enum name="1" start="0b1" description="Enters the PIDERR interrupt." />
      </BitField>
      <BitField start="1" size="1" name="CRC5EOFEN" description="CRC5/EOF Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the CRC5/EOF interrupt." />
        <Enum name="1" start="0b1" description="Enables the CRC5/EOF interrupt." />
      </BitField>
      <BitField start="2" size="1" name="CRC16EN" description="CRC16 Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the CRC16 interrupt." />
        <Enum name="1" start="0b1" description="Enables the CRC16 interrupt." />
      </BitField>
      <BitField start="3" size="1" name="DFN8EN" description="DFN8 Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the DFN8 interrupt." />
        <Enum name="1" start="0b1" description="Enables the DFN8 interrupt." />
      </BitField>
      <BitField start="4" size="1" name="BTOERREN" description="BTOERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the BTOERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the BTOERR interrupt." />
      </BitField>
      <BitField start="5" size="1" name="DMAERREN" description="DMAERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the DMAERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the DMAERR interrupt." />
      </BitField>
      <BitField start="6" size="1" name="OWNERREN" description="OWNERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the OWNERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the OWNERR interrupt." />
      </BitField>
      <BitField start="7" size="1" name="BTSERREN" description="BTSERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the BTSERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the BTSERR interrupt." />
      </BitField>
    </Register>
    <Register start="+0x90" size="1" name="USB0_STAT" access="ReadOnly" description="Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="ODD" description="This bit is set if the last buffer descriptor updated was in the odd bank of the BDT." />
      <BitField start="3" size="1" name="TX" description="Transmit Indicator">
        <Enum name="0" start="0b0" description="The most recent transaction was a receive operation." />
        <Enum name="1" start="0b1" description="The most recent transaction was a transmit operation." />
      </BitField>
      <BitField start="4" size="4" name="ENDP" description="This four-bit field encodes the endpoint address that received or transmitted the previous token" />
    </Register>
    <Register start="+0x94" size="1" name="USB0_CTL" access="Read/Write" description="Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBENSOFEN" description="USB Enable">
        <Enum name="0" start="0b0" description="Disables the USB Module." />
        <Enum name="1" start="0b1" description="Enables the USB Module." />
      </BitField>
      <BitField start="1" size="1" name="ODDRST" description="Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank" />
      <BitField start="2" size="1" name="RESUME" description="When set to 1 this bit enables the USB Module to execute resume signaling" />
      <BitField start="3" size="1" name="HOSTMODEEN" description="When set to 1, this bit enables the USB Module to operate in Host mode" />
      <BitField start="4" size="1" name="RESET" description="Setting this bit enables the USB Module to generate USB reset signaling" />
      <BitField start="5" size="1" name="TXSUSPENDTOKENBUSY" description="In Host mode, TOKEN_BUSY is set when the USB module is busy executing a USB token" />
      <BitField start="6" size="1" name="SE0" description="Live USB Single Ended Zero signal" />
      <BitField start="7" size="1" name="JSTATE" description="Live USB differential receiver JSTATE signal" />
    </Register>
    <Register start="+0x98" size="1" name="USB0_ADDR" access="Read/Write" description="Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="7" name="ADDR" description="USB Address" />
      <BitField start="7" size="1" name="LSEN" description="Low Speed Enable bit" />
    </Register>
    <Register start="+0x9C" size="1" name="USB0_BDTPAGE1" access="Read/Write" description="BDT Page register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="BDTBA" description="Provides address bits 15 through 9 of the BDT base address." />
    </Register>
    <Register start="+0xA0" size="1" name="USB0_FRMNUML" access="Read/Write" description="Frame Number register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FRM" description="This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory" />
    </Register>
    <Register start="+0xA4" size="1" name="USB0_FRMNUMH" access="Read/Write" description="Frame Number register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="FRM" description="This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory" />
    </Register>
    <Register start="+0xA8" size="1" name="USB0_TOKEN" access="Read/Write" description="Token register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="TOKENENDPT" description="Holds the Endpoint address for the token command" />
      <BitField start="4" size="4" name="TOKENPID" description="Contains the token type executed by the USB module.">
        <Enum name="0001" start="0b0001" description="OUT Token. USB Module performs an OUT (TX) transaction." />
        <Enum name="1001" start="0b1001" description="IN Token. USB Module performs an In (RX) transaction." />
        <Enum name="1101" start="0b1101" description="SETUP Token. USB Module performs a SETUP (TX) transaction" />
      </BitField>
    </Register>
    <Register start="+0xAC" size="1" name="USB0_SOFTHLD" access="Read/Write" description="SOF Threshold register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CNT" description="Represents the SOF count threshold in byte times when SOFDYNTHLD=0 or 8 byte times when SOFDYNTHLD=1" />
    </Register>
    <Register start="+0xB0" size="1" name="USB0_BDTPAGE2" access="Read/Write" description="BDT Page Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory" />
    </Register>
    <Register start="+0xB4" size="1" name="USB0_BDTPAGE3" access="Read/Write" description="BDT Page Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory" />
    </Register>
    <Register start="+0xC0+0" size="1" name="USB0_ENDPT0" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+4" size="1" name="USB0_ENDPT1" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+8" size="1" name="USB0_ENDPT2" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+12" size="1" name="USB0_ENDPT3" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+16" size="1" name="USB0_ENDPT4" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+20" size="1" name="USB0_ENDPT5" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+24" size="1" name="USB0_ENDPT6" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+28" size="1" name="USB0_ENDPT7" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+32" size="1" name="USB0_ENDPT8" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+36" size="1" name="USB0_ENDPT9" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+40" size="1" name="USB0_ENDPT10" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+44" size="1" name="USB0_ENDPT11" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+48" size="1" name="USB0_ENDPT12" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+52" size="1" name="USB0_ENDPT13" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+56" size="1" name="USB0_ENDPT14" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+60" size="1" name="USB0_ENDPT15" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set this bit indicates that the endpoint is called" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0x100" size="1" name="USB0_USBCTRL" access="Read/Write" description="USB Control register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="4" size="1" name="UARTSEL" description="Selects USB signals to be used as UART signals.">
        <Enum name="0" start="0b0" description="USB signals not used as UART signals." />
        <Enum name="1" start="0b1" description="USB signals used as UART signals." />
      </BitField>
      <BitField start="5" size="1" name="UARTCHLS" description="UART Signal Channel Select">
        <Enum name="0" start="0b0" description="USB DP/DM signals used as UART TX/RX." />
        <Enum name="1" start="0b1" description="USB DP/DM signals used as UART RX/TX." />
      </BitField>
      <BitField start="6" size="1" name="PDE" description="Enables the weak pulldowns on the USB transceiver.">
        <Enum name="0" start="0b0" description="Weak pulldowns are disabled on D+ and D-." />
        <Enum name="1" start="0b1" description="Weak pulldowns are enabled on D+ and D-." />
      </BitField>
      <BitField start="7" size="1" name="SUSP" description="Places the USB transceiver into the suspend state.">
        <Enum name="0" start="0b0" description="USB transceiver is not in suspend state." />
        <Enum name="1" start="0b1" description="USB transceiver is in suspend state." />
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="USB0_OBSERVE" access="ReadOnly" description="USB OTG Observe register" reset_value="0x50" reset_mask="0xFF">
      <BitField start="4" size="1" name="DMPD" description="Provides observability of the D- Pulldown enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D- pulldown disabled." />
        <Enum name="1" start="0b1" description="D- pulldown enabled." />
      </BitField>
      <BitField start="6" size="1" name="DPPD" description="Provides observability of the D+ Pulldown enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D+ pulldown disabled." />
        <Enum name="1" start="0b1" description="D+ pulldown enabled." />
      </BitField>
      <BitField start="7" size="1" name="DPPU" description="Provides observability of the D+ Pullup enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D+ pullup disabled." />
        <Enum name="1" start="0b1" description="D+ pullup enabled." />
      </BitField>
    </Register>
    <Register start="+0x108" size="1" name="USB0_CONTROL" access="Read/Write" description="USB OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="DPPULLUPNONOTG" description="Provides control of the DP Pullup in USBOTG, if USB is configured in non-OTG device mode.">
        <Enum name="0" start="0b0" description="DP Pullup in non-OTG device mode is not enabled." />
        <Enum name="1" start="0b1" description="DP Pullup in non-OTG device mode is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="1" name="USB0_USBTRC0" access="Read/Write" description="USB Transceiver Control register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USB_RESUME_INT" description="USB Asynchronous Interrupt">
        <Enum name="0" start="0b0" description="No interrupt was generated." />
        <Enum name="1" start="0b1" description="Interrupt was generated because of the USB asynchronous interrupt." />
      </BitField>
      <BitField start="1" size="1" name="SYNC_DET" description="Synchronous USB Interrupt Detect">
        <Enum name="0" start="0b0" description="Synchronous interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Synchronous interrupt has been detected." />
      </BitField>
      <BitField start="2" size="1" name="USB_CLK_RECOVERY_INT" description="Combined USB Clock Recovery interrupt status" />
      <BitField start="3" size="1" name="VREDG_DET" description="VBUS Rising Edge Interrupt Detect">
        <Enum name="0" start="0b0" description="VBUS rising edge interrupt has not been detected." />
        <Enum name="1" start="0b1" description="VBUS rising edge interrupt has been detected." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_DET" description="VBUS Falling Edge Interrupt Detect">
        <Enum name="0" start="0b0" description="VBUS falling edge interrupt has not been detected." />
        <Enum name="1" start="0b1" description="VBUS falling edge interrupt has been detected." />
      </BitField>
      <BitField start="5" size="1" name="USBRESMEN" description="Asynchronous Resume Interrupt Enable">
        <Enum name="0" start="0b0" description="USB asynchronous wakeup from suspend mode disabled." />
        <Enum name="1" start="0b1" description="USB asynchronous wakeup from suspend mode enabled. The asynchronous resume interrupt differs from the synchronous resume interrupt in that it asynchronously detects K-state using the unfiltered state of the D+ and D- pins. This interrupt should only be enabled when the Transceiver is suspended." />
      </BitField>
      <BitField start="7" size="1" name="USBRESET" description="USB Reset">
        <Enum name="0" start="0b0" description="Normal USB module operation." />
        <Enum name="1" start="0b1" description="Returns the USB module to its reset state." />
      </BitField>
    </Register>
    <Register start="+0x114" size="1" name="USB0_USBFRMADJUST" access="Read/Write" description="Frame Adjust Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADJ" description="Frame Adjustment" />
    </Register>
    <Register start="+0x12C" size="1" name="USB0_MISCCTRL" access="Read/Write" description="Miscellaneous Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SOFDYNTHLD" description="Dynamic SOF Threshold Compare mode">
        <Enum name="0" start="0b0" description="SOF_TOK interrupt is set when byte times SOF threshold is reached." />
        <Enum name="1" start="0b1" description="SOF_TOK interrupt is set when 8 byte times SOF threshold is reached or overstepped." />
      </BitField>
      <BitField start="1" size="1" name="SOFBUSSET" description="SOF_TOK Interrupt Generation Mode Select">
        <Enum name="0" start="0b0" description="SOF_TOK interrupt is set according to SOF threshold value." />
        <Enum name="1" start="0b1" description="SOF_TOK interrupt is set when SOF counter reaches 0." />
      </BitField>
      <BitField start="2" size="1" name="OWNERRISODIS" description="OWN Error Detect for ISO IN / ISO OUT Disable">
        <Enum name="0" start="0b0" description="OWN error detect for ISO IN / ISO OUT is not disabled." />
        <Enum name="1" start="0b1" description="OWN error detect for ISO IN / ISO OUT is disabled." />
      </BitField>
      <BitField start="3" size="1" name="VREDG_EN" description="VBUS Rising Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="VBUS rising edge interrupt disabled." />
        <Enum name="1" start="0b1" description="VBUS rising edge interrupt enabled." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_EN" description="VBUS Falling Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="VBUS falling edge interrupt disabled." />
        <Enum name="1" start="0b1" description="VBUS falling edge interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x140" size="1" name="USB0_CLK_RECOVER_CTRL" access="Read/Write" description="USB Clock recovery control" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RESTART_IFRTRIM_EN" description="Restart from IFR trim value">
        <Enum name="0" start="0b0" description="Trim fine adjustment always works based on the previous updated trim fine value (default)" />
        <Enum name="1" start="0b1" description="Trim fine restarts from the IFR trim value whenever bus_reset/bus_resume is detected or module enable is desasserted" />
      </BitField>
      <BitField start="6" size="1" name="RESET_RESUME_ROUGH_EN" description="Reset/resume to rough phase enable">
        <Enum name="0" start="0b0" description="Always works in tracking phase after the 1st time rough to track transition (default)" />
        <Enum name="1" start="0b1" description="Go back to rough stage whenever bus reset or bus resume occurs" />
      </BitField>
      <BitField start="7" size="1" name="CLOCK_RECOVER_EN" description="Crystal-less USB enable">
        <Enum name="0" start="0b0" description="Disable clock recovery block (default)" />
        <Enum name="1" start="0b1" description="Enable clock recovery block" />
      </BitField>
    </Register>
    <Register start="+0x144" size="1" name="USB0_CLK_RECOVER_IRC_EN" access="Read/Write" description="IRC48M oscillator enable register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="REG_EN" description="IRC48M regulator enable">
        <Enum name="0" start="0b0" description="IRC48M local regulator is disabled" />
        <Enum name="1" start="0b1" description="IRC48M local regulator is enabled (default)" />
      </BitField>
      <BitField start="1" size="1" name="IRC_EN" description="IRC48M enable">
        <Enum name="0" start="0b0" description="Disable the IRC48M module (default)" />
        <Enum name="1" start="0b1" description="Enable the IRC48M module" />
      </BitField>
    </Register>
    <Register start="+0x154" size="1" name="USB0_CLK_RECOVER_INT_EN" access="Read/Write" description="Clock recovery combined interrupt enable" reset_value="0x10" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR_EN" description="Determines whether OVF_ERROR condition signal is used in generation of USB_CLK_RECOVERY_INT.">
        <Enum name="0" start="0b0" description="The interrupt will be masked" />
        <Enum name="1" start="0b1" description="The interrupt will be enabled (default)" />
      </BitField>
    </Register>
    <Register start="+0x15C" size="1" name="USB0_CLK_RECOVER_INT_STATUS" access="Read/Write" description="Clock recovery separated interrupt status" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR" description="Indicates that the USB clock recovery algorithm has detected that the frequency trim adjustment needed for the IRC48M output clock is outside the available TRIM_FINE adjustment range for the IRC48M module">
        <Enum name="0" start="0b0" description="No interrupt is reported" />
        <Enum name="1" start="0b1" description="Unmasked interrupt has been generated" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40073000" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" start="0x40073008" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP1_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP1_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP1_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP1_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP1_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP1_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x40074000" description="Voltage Reference">
    <Register start="+0" size="1" name="VREF_TRM" access="Read/Write" description="VREF Trim Register" reset_value="0" reset_mask="0x40">
      <BitField start="0" size="6" name="TRIM" description="Trim bits">
        <Enum name="000000" start="0b0" description="Min" />
        <Enum name="111111" start="0b111111" description="Max" />
      </BitField>
      <BitField start="6" size="1" name="CHOPEN" description="Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized.">
        <Enum name="0" start="0b0" description="Chop oscillator is disabled." />
        <Enum name="1" start="0b1" description="Chop oscillator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="VREF_SC" access="Read/Write" description="VREF Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV" description="Buffer Mode selection">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup" />
        <Enum name="01" start="0b01" description="High power buffer mode enabled" />
        <Enum name="10" start="0b10" description="Low-power buffer mode enabled" />
      </BitField>
      <BitField start="2" size="1" name="VREFST" description="Internal Voltage Reference stable">
        <Enum name="0" start="0b0" description="The module is disabled or not stable." />
        <Enum name="1" start="0b1" description="The module is stable." />
      </BitField>
      <BitField start="5" size="1" name="ICOMPEN" description="Second order curvature compensation enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="REGEN" description="Regulator enable">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled." />
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="VREFEN" description="Internal Voltage Reference enable">
        <Enum name="0" start="0b0" description="The module is disabled." />
        <Enum name="1" start="0b1" description="The module is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000" description="Low leakage wakeup unit">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" description="LLWU Pin Enable 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup Pin Enable For LLWU_P0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup Pin Enable For LLWU_P1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup Pin Enable For LLWU_P2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup Pin Enable For LLWU_P3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" description="LLWU Pin Enable 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4" description="Wakeup Pin Enable For LLWU_P4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE5" description="Wakeup Pin Enable For LLWU_P5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE6" description="Wakeup Pin Enable For LLWU_P6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE7" description="Wakeup Pin Enable For LLWU_P7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" description="LLWU Pin Enable 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8" description="Wakeup Pin Enable For LLWU_P8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE9" description="Wakeup Pin Enable For LLWU_P9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE10" description="Wakeup Pin Enable For LLWU_P10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE11" description="Wakeup Pin Enable For LLWU_P11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" description="LLWU Pin Enable 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12" description="Wakeup Pin Enable For LLWU_P12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE13" description="Wakeup Pin Enable For LLWU_P13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE14" description="Wakeup Pin Enable For LLWU_P14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE15" description="Wakeup Pin Enable For LLWU_P15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_PE5" access="Read/Write" description="LLWU Pin Enable 5 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE16" description="Wakeup Pin Enable For LLWU_P16">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE17" description="Wakeup Pin Enable For LLWU_P17">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE18" description="Wakeup Pin Enable For LLWU_P18">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE19" description="Wakeup Pin Enable For LLWU_P19">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_PE6" access="Read/Write" description="LLWU Pin Enable 6 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE20" description="Wakeup Pin Enable For LLWU_P20">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE21" description="Wakeup Pin Enable For LLWU_P21">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE22" description="Wakeup Pin Enable For LLWU_P22">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE23" description="Wakeup Pin Enable For LLWU_P23">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_PE7" access="Read/Write" description="LLWU Pin Enable 7 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE24" description="Wakeup Pin Enable For LLWU_P24">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE25" description="Wakeup Pin Enable For LLWU_P25">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE26" description="Wakeup Pin Enable For LLWU_P26">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE27" description="Wakeup Pin Enable For LLWU_P27">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_PE8" access="Read/Write" description="LLWU Pin Enable 8 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE28" description="Wakeup Pin Enable For LLWU_P28">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE29" description="Wakeup Pin Enable For LLWU_P29">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE30" description="Wakeup Pin Enable For LLWU_P30">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE31" description="Wakeup Pin Enable For LLWU_P31">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_ME" access="Read/Write" description="LLWU Module Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup Module Enable For Module 0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup Module Enable for Module 1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup Module Enable For Module 2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUME3" description="Wakeup Module Enable For Module 3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUME4" description="Wakeup Module Enable For Module 4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup Module Enable For Module 5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup Module Enable For Module 6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup Module Enable For Module 7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_PF1" access="Read/Write" description="LLWU Pin Flag 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup Flag For LLWU_P0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup Flag For LLWU_P1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup Flag For LLWU_P2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup Flag For LLWU_P3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup Flag For LLWU_P4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup Flag For LLWU_P5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup Flag For LLWU_P6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup Flag For LLWU_P7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="LLWU_PF2" access="Read/Write" description="LLWU Pin Flag 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8" description="Wakeup Flag For LLWU_P8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF9" description="Wakeup Flag For LLWU_P9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF10" description="Wakeup Flag For LLWU_P10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF11" description="Wakeup Flag For LLWU_P11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF12" description="Wakeup Flag For LLWU_P12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF13" description="Wakeup Flag For LLWU_P13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF14" description="Wakeup Flag For LLWU_P14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF15" description="Wakeup Flag For LLWU_P15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="LLWU_PF3" access="Read/Write" description="LLWU Pin Flag 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF16" description="Wakeup Flag For LLWU_P16">
        <Enum name="0" start="0b0" description="LLWU_P16 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P16 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF17" description="Wakeup Flag For LLWU_P17">
        <Enum name="0" start="0b0" description="LLWU_P17 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P17 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF18" description="Wakeup Flag For LLWU_P18">
        <Enum name="0" start="0b0" description="LLWU_P18 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P18 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF19" description="Wakeup Flag For LLWU_P19">
        <Enum name="0" start="0b0" description="LLWU_P19 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P19 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF20" description="Wakeup Flag For LLWU_P20">
        <Enum name="0" start="0b0" description="LLWU_P20 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P20 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF21" description="Wakeup Flag For LLWU_P21">
        <Enum name="0" start="0b0" description="LLWU_P21 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P21 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF22" description="Wakeup Flag For LLWU_P22">
        <Enum name="0" start="0b0" description="LLWU_P22 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P22 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF23" description="Wakeup Flag For LLWU_P23">
        <Enum name="0" start="0b0" description="LLWU_P23 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P23 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="LLWU_PF4" access="Read/Write" description="LLWU Pin Flag 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF24" description="Wakeup Flag For LLWU_P24">
        <Enum name="0" start="0b0" description="LLWU_P24 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P24 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF25" description="Wakeup Flag For LLWU_P25">
        <Enum name="0" start="0b0" description="LLWU_P25 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P25 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF26" description="Wakeup Flag For LLWU_P26">
        <Enum name="0" start="0b0" description="LLWU_P26 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P26 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF27" description="Wakeup Flag For LLWU_P27">
        <Enum name="0" start="0b0" description="LLWU_P27 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P27 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF28" description="Wakeup Flag For LLWU_P28">
        <Enum name="0" start="0b0" description="LLWU_P28 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P28 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF29" description="Wakeup Flag For LLWU_P29">
        <Enum name="0" start="0b0" description="LLWU_P29 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P29 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF30" description="Wakeup Flag For LLWU_P30">
        <Enum name="0" start="0b0" description="LLWU_P30 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P30 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF31" description="Wakeup Flag For LLWU_P31">
        <Enum name="0" start="0b0" description="LLWU_P31 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P31 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="LLWU_MF5" access="ReadOnly" description="LLWU Module Flag 5 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0" description="Wakeup flag For module 0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="MWUF1" description="Wakeup flag For module 1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="MWUF2" description="Wakeup flag For module 2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="MWUF3" description="Wakeup flag For module 3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="MWUF4" description="Wakeup flag For module 4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="MWUF5" description="Wakeup flag For module 5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="MWUF6" description="Wakeup flag For module 6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="MWUF7" description="Wakeup flag For module 7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="LLWU_FILT1" access="Read/Write" description="LLWU Pin Filter 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xF" size="1" name="LLWU_FILT2" access="Read/Write" description="LLWU Pin Filter 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="LLWU_FILT3" access="Read/Write" description="LLWU Pin Filter 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 3 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 3 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="LLWU_FILT4" access="Read/Write" description="LLWU Pin Filter 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 4 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 4 was a wakeup source" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000" description="Power Management Controller">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" description="Low Voltage Detect Status And Control 1 register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV" description="Low-Voltage Detect Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )" />
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )" />
      </BitField>
      <BitField start="4" size="1" name="LVDRE" description="Low-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="LVDIE" description="Low-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVDACK" description="Low-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="LVDF" description="Low-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="Low-voltage event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" description="Low Voltage Detect Status And Control 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV" description="Low-Voltage Warning Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)" />
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)" />
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)" />
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)" />
      </BitField>
      <BitField start="5" size="1" name="LVWIE" description="Low-Voltage Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVWACK" description="Low-Voltage Warning Acknowledge" />
      <BitField start="7" size="1" name="LVWF" description="Low-Voltage Warning Flag">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" description="Regulator Status And Control register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE" description="Bandgap Buffer Enable">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled" />
        <Enum name="1" start="0b1" description="Bandgap buffer enabled" />
      </BitField>
      <BitField start="2" size="1" name="REGONS" description="Regulator In Run Regulation Status">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it" />
        <Enum name="1" start="0b1" description="Regulator is in run regulation" />
      </BitField>
      <BitField start="3" size="1" name="ACKISO" description="Acknowledge Isolation">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state." />
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state." />
      </BitField>
      <BitField start="4" size="1" name="BGEN" description="Bandgap Enable In VLPx Operation">
        <Enum name="0" start="0b0" description="Bandgap voltage reference is disabled in VLPx , LLS , and VLLSx modes." />
        <Enum name="1" start="0b1" description="Bandgap voltage reference is enabled in VLPx , LLS , and VLLSx modes." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="PMC_HVDSC1" access="Read/Write" description="High Voltage Detect Status And Control 1 register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="HVDV" description="High-Voltage Detect Voltage Select">
        <Enum name="0" start="0b0" description="Low trip point selected (V HVD = V HVDL )" />
        <Enum name="1" start="0b1" description="High trip point selected (V HVD = V HVDH )" />
      </BitField>
      <BitField start="4" size="1" name="HVDRE" description="High-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="HVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when HVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="HVDIE" description="High-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when HVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="HVDACK" description="High-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="HVDF" description="High-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="High-voltage event not detected" />
        <Enum name="1" start="0b1" description="High-voltage event detected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000" description="System Mode Controller">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0x20" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed" />
      </BitField>
      <BitField start="3" size="1" name="ALLS" description="Allow Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any LLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any LLSx mode is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="0" start="0b0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="1" start="0b1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
      <BitField start="7" size="1" name="AHSRUN" description="Allow High Speed Run mode">
        <Enum name="0" start="0b0" description="HSRUN is not allowed" />
        <Enum name="1" start="0b1" description="HSRUN is allowed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0x40" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)" />
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="011" start="0b011" description="Low-Leakage Stop (LLSx)" />
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)" />
        <Enum name="110" start="0b110" description="Reseved" />
      </BitField>
      <BitField start="3" size="1" name="STOPA" description="Stop Aborted">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successsful." />
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted." />
      </BitField>
      <BitField start="5" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)" />
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)" />
        <Enum name="11" start="0b11" description="High Speed Run mode (HSRUN)" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_STOPCTRL" access="Read/Write" description="Stop Control Register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="LLSM" description="LLS or VLLS Mode Control">
        <Enum name="000" start="0b000" description="VLLS0 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="001" start="0b001" description="VLLS1 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="010" start="0b010" description="VLLS2 if PMCTRL[STOPM]=VLLSx, LLS2 if PMCTRL[STOPM]=LLSx" />
        <Enum name="011" start="0b011" description="VLLS3 if PMCTRL[STOPM]=VLLSx, LLS3 if PMCTRL[STOPM]=LLSx" />
      </BitField>
      <BitField start="3" size="1" name="LPOPO" description="LPO Power Option">
        <Enum name="0" start="0b0" description="LPO clock is enabled in LLS/VLLSx" />
        <Enum name="1" start="0b1" description="LPO clock is disabled in LLS/VLLSx" />
      </BitField>
      <BitField start="4" size="1" name="RAM2PO" description="RAM2 Power Option">
        <Enum name="0" start="0b0" description="RAM2 not powered in LLS2/VLLS2" />
        <Enum name="1" start="0b1" description="RAM2 powered in LLS2/VLLS2" />
      </BitField>
      <BitField start="5" size="1" name="PORPO" description="POR Power Option">
        <Enum name="0" start="0b0" description="POR detect circuit is enabled in VLLS0" />
        <Enum name="1" start="0b1" description="POR detect circuit is disabled in VLLS0" />
      </BitField>
      <BitField start="6" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="00" start="0b00" description="STOP - Normal Stop mode" />
        <Enum name="01" start="0b01" description="PSTOP1 - Partial Stop with both system and bus clocks disabled" />
        <Enum name="10" start="0b10" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" description="Power Mode Status register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000" description="Reset Control Module">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" description="System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP" description="Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="LVD" description="Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL" />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="POR" description="Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" description="System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="JTAG" description="JTAG Generated Reset">
        <Enum name="0" start="0b0" description="Reset not caused by JTAG" />
        <Enum name="1" start="0b1" description="Reset caused by JTAG" />
      </BitField>
      <BitField start="1" size="1" name="LOCKUP" description="Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SW" description="Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="5" size="1" name="SACKERR" description="Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" description="Reset Pin Filter Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes">
        <Enum name="00" start="0b00" description="All filtering disabled" />
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation" />
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation" />
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode">
        <Enum name="0" start="0b0" description="All filtering disabled" />
        <Enum name="1" start="0b1" description="LPO clock filter enabled" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" description="Reset Pin Filter Width register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1" />
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2" />
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3" />
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4" />
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5" />
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6" />
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7" />
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8" />
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9" />
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10" />
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11" />
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12" />
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13" />
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14" />
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15" />
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16" />
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17" />
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18" />
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19" />
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20" />
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21" />
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22" />
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23" />
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24" />
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25" />
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26" />
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27" />
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28" />
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29" />
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30" />
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31" />
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="RCM_FM" access="Read/Write" description="Force Mode Register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="2" name="FORCEROM" description="Force ROM Boot">
        <Enum name="00" start="0b00" description="No effect" />
        <Enum name="01" start="0b01" description="Force boot from ROM with RCM_MR[1] set." />
        <Enum name="10" start="0b10" description="Force boot from ROM with RCM_MR[2] set." />
        <Enum name="11" start="0b11" description="Force boot from ROM with RCM_MR[2:1] set." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="RCM_MR" access="Read/Write" description="Mode Register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="2" name="BOOTROM" description="Boot ROM Configuration">
        <Enum name="00" start="0b00" description="Boot from Flash" />
        <Enum name="01" start="0b01" description="Boot from ROM due to BOOTCFG0 pin assertion" />
        <Enum name="10" start="0b10" description="Boot form ROM due to FOPT[7] configuration" />
        <Enum name="11" start="0b11" description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT[7] configuration" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="RCM_SSRS0" access="Read/Write" description="Sticky System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="SWAKEUP" description="Sticky Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="SLVD" description="Sticky Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="SLOC" description="Sticky Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="SLOL" description="Sticky Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL" />
      </BitField>
      <BitField start="5" size="1" name="SWDOG" description="Sticky Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="SPIN" description="Sticky External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="SPOR" description="Sticky Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="RCM_SSRS1" access="Read/Write" description="Sticky System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SJTAG" description="Sticky JTAG Generated Reset">
        <Enum name="0" start="0b0" description="Reset not caused by JTAG" />
        <Enum name="1" start="0b1" description="Reset caused by JTAG" />
      </BitField>
      <BitField start="1" size="1" name="SLOCKUP" description="Sticky Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SSW" description="Sticky Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="SMDM_AP" description="Sticky MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="5" size="1" name="SSACKERR" description="Sticky Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRNG0" start="0x400A0000" description="RNG">
    <Register start="+0" size="4" name="TRNG0_MCTL" access="Read/Write" description="RNG Miscellaneous Control Register" reset_value="0x12001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SAMP_MODE" description="Sample Mode">
        <Enum name="00" start="0b00" description="use Von Neumann data into both Entropy shifter and Statistical Checker" />
        <Enum name="01" start="0b01" description="use raw data into both Entropy shifter and Statistical Checker" />
        <Enum name="10" start="0b10" description="use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker" />
      </BitField>
      <BitField start="2" size="2" name="OSC_DIV" description="Oscillator Divide">
        <Enum name="00" start="0b00" description="use ring oscillator with no divide" />
        <Enum name="01" start="0b01" description="use ring oscillator divided-by-2" />
        <Enum name="10" start="0b10" description="use ring oscillator divided-by-4" />
        <Enum name="11" start="0b11" description="use ring oscillator divided-by-8" />
      </BitField>
      <BitField start="4" size="1" name="UNUSED" description="This bit is unused but write-able. Must be left as zero." />
      <BitField start="5" size="1" name="TRNG_ACC" description="TRNG Access Mode" />
      <BitField start="6" size="1" name="RST_DEF" description="Reset Defaults" />
      <BitField start="7" size="1" name="FOR_SCLK" description="Force System Clock" />
      <BitField start="8" size="1" name="FCT_FAIL" description="Read only: Frequency Count Fail" />
      <BitField start="9" size="1" name="FCT_VAL" description="Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT." />
      <BitField start="10" size="1" name="ENT_VAL" description="Read only: Entropy Valid" />
      <BitField start="11" size="1" name="TST_OUT" description="Read only: Test point inside ring oscillator." />
      <BitField start="12" size="1" name="ERR" description="Read: Error status" />
      <BitField start="13" size="1" name="TSTOP_OK" description="TRNG_OK_TO_STOP" />
      <BitField start="16" size="1" name="PRGM" description="Programming Mode Select" />
    </Register>
    <Register start="+0x4" size="4" name="TRNG0_SCMISC" access="Read/Write" description="RNG Statistical Check Miscellaneous Register" reset_value="0x1001F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LRUN_MAX" description="LONG RUN MAX LIMIT" />
      <BitField start="16" size="4" name="RTY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x8" size="4" name="TRNG0_PKRRNG" access="Read/Write" description="RNG Poker Range Register" reset_value="0x9A3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_RNG" description="Poker Range" />
    </Register>
    <Register start="+0xC" size="4" name="TRNG0_PKRMAX" access="Read/Write" description="RNG Poker Maximum Limit Register" reset_value="0x6920" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_MAX" description="Poker Maximum Limit" />
    </Register>
    <Register start="+0xC" size="4" name="TRNG0_PKRSQ" access="ReadOnly" description="RNG Poker Square Calculation Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_SQ" description="Poker Square Calculation Result" />
    </Register>
    <Register start="+0x10" size="4" name="TRNG0_SDCTL" access="Read/Write" description="RNG Seed Control Register" reset_value="0xC8009C4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SAMP_SIZE" description="Sample Size" />
      <BitField start="16" size="16" name="ENT_DLY" description="Entropy Delay" />
    </Register>
    <Register start="+0x14" size="4" name="TRNG0_SBLIM" access="Read/Write" description="RNG Sparse Bit Limit Register" reset_value="0x3F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SB_LIM" description="Sparse Bit Limit" />
    </Register>
    <Register start="+0x14" size="4" name="TRNG0_TOTSAM" access="ReadOnly" description="RNG Total Samples Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="TOT_SAM" description="Total Samples" />
    </Register>
    <Register start="+0x18" size="4" name="TRNG0_FRQMIN" access="Read/Write" description="RNG Frequency Count Minimum Limit Register" reset_value="0x640" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MIN" description="Frequency Count Minimum Limit" />
    </Register>
    <Register start="+0x1C" size="4" name="TRNG0_FRQCNT" access="ReadOnly" description="RNG Frequency Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_CT" description="Frequency Count" />
    </Register>
    <Register start="+0x1C" size="4" name="TRNG0_FRQMAX" access="Read/Write" description="RNG Frequency Count Maximum Limit Register" reset_value="0x6400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MAX" description="Frequency Counter Maximum Limit" />
    </Register>
    <Register start="+0x20" size="4" name="TRNG0_SCMC" access="ReadOnly" description="RNG Statistical Check Monobit Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_CT" description="Monobit Count" />
    </Register>
    <Register start="+0x20" size="4" name="TRNG0_SCML" access="Read/Write" description="RNG Statistical Check Monobit Limit Register" reset_value="0x10C0568" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_MAX" description="Monobit Maximum Limit" />
      <BitField start="16" size="16" name="MONO_RNG" description="Monobit Range" />
    </Register>
    <Register start="+0x24" size="4" name="TRNG0_SCR1C" access="ReadOnly" description="RNG Statistical Check Run Length 1 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="R1_0_CT" description="Runs of Zero, Length 1 Count" />
      <BitField start="16" size="15" name="R1_1_CT" description="Runs of One, Length 1 Count" />
    </Register>
    <Register start="+0x24" size="4" name="TRNG0_SCR1L" access="Read/Write" description="RNG Statistical Check Run Length 1 Limit Register" reset_value="0xB20195" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="RUN1_MAX" description="Run Length 1 Maximum Limit" />
      <BitField start="16" size="15" name="RUN1_RNG" description="Run Length 1 Range" />
    </Register>
    <Register start="+0x28" size="4" name="TRNG0_SCR2C" access="ReadOnly" description="RNG Statistical Check Run Length 2 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="R2_0_CT" description="Runs of Zero, Length 2 Count" />
      <BitField start="16" size="14" name="R2_1_CT" description="Runs of One, Length 2 Count" />
    </Register>
    <Register start="+0x28" size="4" name="TRNG0_SCR2L" access="Read/Write" description="RNG Statistical Check Run Length 2 Limit Register" reset_value="0x7A00DC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="RUN2_MAX" description="Run Length 2 Maximum Limit" />
      <BitField start="16" size="14" name="RUN2_RNG" description="Run Length 2 Range" />
    </Register>
    <Register start="+0x2C" size="4" name="TRNG0_SCR3C" access="ReadOnly" description="RNG Statistical Check Run Length 3 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="R3_0_CT" description="Runs of Zeroes, Length 3 Count" />
      <BitField start="16" size="13" name="R3_1_CT" description="Runs of Ones, Length 3 Count" />
    </Register>
    <Register start="+0x2C" size="4" name="TRNG0_SCR3L" access="Read/Write" description="RNG Statistical Check Run Length 3 Limit Register" reset_value="0x58007D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RUN3_MAX" description="Run Length 3 Maximum Limit" />
      <BitField start="16" size="13" name="RUN3_RNG" description="Run Length 3 Range" />
    </Register>
    <Register start="+0x30" size="4" name="TRNG0_SCR4C" access="ReadOnly" description="RNG Statistical Check Run Length 4 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="R4_0_CT" description="Runs of Zero, Length 4 Count" />
      <BitField start="16" size="12" name="R4_1_CT" description="Runs of One, Length 4 Count" />
    </Register>
    <Register start="+0x30" size="4" name="TRNG0_SCR4L" access="Read/Write" description="RNG Statistical Check Run Length 4 Limit Register" reset_value="0x40004B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RUN4_MAX" description="Run Length 4 Maximum Limit" />
      <BitField start="16" size="12" name="RUN4_RNG" description="Run Length 4 Range" />
    </Register>
    <Register start="+0x34" size="4" name="TRNG0_SCR5C" access="ReadOnly" description="RNG Statistical Check Run Length 5 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R5_0_CT" description="Runs of Zero, Length 5 Count" />
      <BitField start="16" size="11" name="R5_1_CT" description="Runs of One, Length 5 Count" />
    </Register>
    <Register start="+0x34" size="4" name="TRNG0_SCR5L" access="Read/Write" description="RNG Statistical Check Run Length 5 Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN5_MAX" description="Run Length 5 Maximum Limit" />
      <BitField start="16" size="11" name="RUN5_RNG" description="Run Length 5 Range" />
    </Register>
    <Register start="+0x38" size="4" name="TRNG0_SCR6PC" access="ReadOnly" description="RNG Statistical Check Run Length 6+ Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R6P_0_CT" description="Runs of Zero, Length 6+ Count" />
      <BitField start="16" size="11" name="R6P_1_CT" description="Runs of One, Length 6+ Count" />
    </Register>
    <Register start="+0x38" size="4" name="TRNG0_SCR6PL" access="Read/Write" description="RNG Statistical Check Run Length 6+ Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN6P_MAX" description="Run Length 6+ Maximum Limit" />
      <BitField start="16" size="11" name="RUN6P_RNG" description="Run Length 6+ Range" />
    </Register>
    <Register start="+0x3C" size="4" name="TRNG0_STATUS" access="ReadOnly" description="RNG Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TF1BR0" description="Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed." />
      <BitField start="1" size="1" name="TF1BR1" description="Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed." />
      <BitField start="2" size="1" name="TF2BR0" description="Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed." />
      <BitField start="3" size="1" name="TF2BR1" description="Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed." />
      <BitField start="4" size="1" name="TF3BR0" description="Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed." />
      <BitField start="5" size="1" name="TF3BR1" description="Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed." />
      <BitField start="6" size="1" name="TF4BR0" description="Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed." />
      <BitField start="7" size="1" name="TF4BR1" description="Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed." />
      <BitField start="8" size="1" name="TF5BR0" description="Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed." />
      <BitField start="9" size="1" name="TF5BR1" description="Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed." />
      <BitField start="10" size="1" name="TF6PBR0" description="Test Fail, 6 Plus Bit Run, Sampling 0s" />
      <BitField start="11" size="1" name="TF6PBR1" description="Test Fail, 6 Plus Bit Run, Sampling 1s" />
      <BitField start="12" size="1" name="TFSB" description="Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed." />
      <BitField start="13" size="1" name="TFLR" description="Test Fail, Long Run. If TFLR=1, the Long Run Test has failed." />
      <BitField start="14" size="1" name="TFP" description="Test Fail, Poker. If TFP=1, the Poker Test has failed." />
      <BitField start="15" size="1" name="TFMB" description="Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed." />
      <BitField start="16" size="4" name="RETRY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x40" size="4" name="TRNG0_ENT0" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x44" size="4" name="TRNG0_ENT1" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x48" size="4" name="TRNG0_ENT2" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x4C" size="4" name="TRNG0_ENT3" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x50" size="4" name="TRNG0_ENT4" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x54" size="4" name="TRNG0_ENT5" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x58" size="4" name="TRNG0_ENT6" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x5C" size="4" name="TRNG0_ENT7" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x60" size="4" name="TRNG0_ENT8" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x64" size="4" name="TRNG0_ENT9" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x68" size="4" name="TRNG0_ENT10" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x6C" size="4" name="TRNG0_ENT11" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x70" size="4" name="TRNG0_ENT12" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x74" size="4" name="TRNG0_ENT13" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x78" size="4" name="TRNG0_ENT14" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x7C" size="4" name="TRNG0_ENT15" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x80" size="4" name="TRNG0_PKRCNT10" access="ReadOnly" description="RNG Statistical Check Poker Count 1 and 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_0_CT" description="Poker 0h Count" />
      <BitField start="16" size="16" name="PKR_1_CT" description="Poker 1h Count" />
    </Register>
    <Register start="+0x84" size="4" name="TRNG0_PKRCNT32" access="ReadOnly" description="RNG Statistical Check Poker Count 3 and 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_2_CT" description="Poker 2h Count" />
      <BitField start="16" size="16" name="PKR_3_CT" description="Poker 3h Count" />
    </Register>
    <Register start="+0x88" size="4" name="TRNG0_PKRCNT54" access="ReadOnly" description="RNG Statistical Check Poker Count 5 and 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_4_CT" description="Poker 4h Count" />
      <BitField start="16" size="16" name="PKR_5_CT" description="Poker 5h Count" />
    </Register>
    <Register start="+0x8C" size="4" name="TRNG0_PKRCNT76" access="ReadOnly" description="RNG Statistical Check Poker Count 7 and 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_6_CT" description="Poker 6h Count" />
      <BitField start="16" size="16" name="PKR_7_CT" description="Poker 7h Count" />
    </Register>
    <Register start="+0x90" size="4" name="TRNG0_PKRCNT98" access="ReadOnly" description="RNG Statistical Check Poker Count 9 and 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_8_CT" description="Poker 8h Count" />
      <BitField start="16" size="16" name="PKR_9_CT" description="Poker 9h Count" />
    </Register>
    <Register start="+0x94" size="4" name="TRNG0_PKRCNTBA" access="ReadOnly" description="RNG Statistical Check Poker Count B and A Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_A_CT" description="Poker Ah Count" />
      <BitField start="16" size="16" name="PKR_B_CT" description="Poker Bh Count" />
    </Register>
    <Register start="+0x98" size="4" name="TRNG0_PKRCNTDC" access="ReadOnly" description="RNG Statistical Check Poker Count D and C Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_C_CT" description="Poker Ch Count" />
      <BitField start="16" size="16" name="PKR_D_CT" description="Poker Dh Count" />
    </Register>
    <Register start="+0x9C" size="4" name="TRNG0_PKRCNTFE" access="ReadOnly" description="RNG Statistical Check Poker Count F and E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_E_CT" description="Poker Eh Count" />
      <BitField start="16" size="16" name="PKR_F_CT" description="Poker Fh Count" />
    </Register>
    <Register start="+0xB0" size="4" name="TRNG0_SEC_CFG" access="Read/Write" description="RNG Security Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SH0" description="Reserved. DRNG specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
      <BitField start="1" size="1" name="NO_PRGM" description="If set the TRNG registers cannot be programmed">
        <Enum name="0" start="0b0" description="Programability of registers controlled only by the RNG Miscellaneous Control Register's access mode bit." />
        <Enum name="1" start="0b1" description="Overides RNG Miscellaneous Control Register access mode and prevents TRNG register programming." />
      </BitField>
      <BitField start="2" size="1" name="SK_VAL" description="Reserved. DRNG-specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
    </Register>
    <Register start="+0xB4" size="4" name="TRNG0_INT_CTRL" access="Read/Write" description="RNG Interrupt Control Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding bit of INT_STATUS cleared." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="3" size="29" name="UNUSED" description="Reserved but writeable." />
    </Register>
    <Register start="+0xB8" size="4" name="TRNG0_INT_MASK" access="Read/Write" description="RNG Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding interrupt of INT_STATUS is masked." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS is active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
    </Register>
    <Register start="+0xBC" size="4" name="TRNG0_INT_STATUS" access="Read/Write" description="RNG Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Read: Error status">
        <Enum name="0" start="0b0" description="no error" />
        <Enum name="1" start="0b1" description="error detected." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Read only: Entropy Valid">
        <Enum name="0" start="0b0" description="Busy generation entropy. Any value read is invalid." />
        <Enum name="1" start="0b1" description="TRNG can be stopped and entropy is valid if read." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Read only: Frequency Count Fail">
        <Enum name="0" start="0b0" description="No hardware nor self test frequency errors." />
        <Enum name="1" start="0b1" description="The frequency counter has detected a failure." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="TRNG0_VID1" access="ReadOnly" description="RNG Version ID Register (MS)" reset_value="0x300100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RNG_MIN_REV" description="Shows the Freescale IP's Minor revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="Minor revision number for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="RNG_MAJ_REV" description="Shows the Freescale IP's Major revision of the TRNG.">
        <Enum name="0x01" start="0b1" description="Major revision number for TRNG." />
      </BitField>
      <BitField start="16" size="16" name="RNG_IP_ID" description="Shows the Freescale IP ID." />
    </Register>
    <Register start="+0xF4" size="4" name="TRNG0_VID2" access="ReadOnly" description="RNG Version ID Register (LS)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RNG_CONFIG_OPT" description="Shows the Freescale IP's Configuaration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_CONFIG_OPT for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="RNG_ECO_REV" description="Shows the Freescale IP's ECO revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_ECO_REV for TRNG." />
      </BitField>
      <BitField start="16" size="8" name="RNG_INTG_OPT" description="Shows the Freescale integration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="INTG_OPT for TRNG." />
      </BitField>
      <BitField start="24" size="8" name="RNG_ERA" description="Shows the Freescale compile options for the TRNG.">
        <Enum name="0x00" start="0b0" description="COMPILE_OPT for TRNG." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDHC" start="0x400B1000" description="Secured Digital Host Controller">
    <Register start="+0" size="4" name="SDHC_DSADDR" access="Read/Write" description="DMA System Address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="DSADDR" description="DMA System Address" />
    </Register>
    <Register start="+0x4" size="4" name="SDHC_BLKATTR" access="Read/Write" description="Block Attributes register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="BLKSIZE" description="Transfer Block Size">
        <Enum name="0" start="0b0" description="No data transfer." />
        <Enum name="1" start="0b1" description="1 Byte" />
        <Enum name="10" start="0b10" description="2 Bytes" />
        <Enum name="11" start="0b11" description="3 Bytes" />
        <Enum name="100" start="0b100" description="4 Bytes" />
        <Enum name="111111111" start="0b111111111" description="511 Bytes" />
        <Enum name="1000000000" start="0b1000000000" description="512 Bytes" />
        <Enum name="100000000000" start="0b100000000000" description="2048 Bytes" />
        <Enum name="1000000000000" start="0b1000000000000" description="4096 Bytes" />
      </BitField>
      <BitField start="16" size="16" name="BLKCNT" description="Blocks Count For Current Transfer">
        <Enum name="0" start="0b0" description="Stop count." />
        <Enum name="1" start="0b1" description="1 block" />
        <Enum name="10" start="0b10" description="2 blocks" />
        <Enum name="1111111111111111" start="0b1111111111111111" description="65535 blocks" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SDHC_CMDARG" access="Read/Write" description="Command Argument register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command Argument" />
    </Register>
    <Register start="+0xC" size="4" name="SDHC_XFERTYP" access="Read/Write" description="Transfer Type register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="1" size="1" name="BCEN" description="Block Count Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="2" size="1" name="AC12EN" description="Auto CMD12 Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="4" size="1" name="DTDSEL" description="Data Transfer Direction Select">
        <Enum name="0" start="0b0" description="Write host to card." />
        <Enum name="1" start="0b1" description="Read card to host." />
      </BitField>
      <BitField start="5" size="1" name="MSBSEL" description="Multi/Single Block Select">
        <Enum name="0" start="0b0" description="Single block." />
        <Enum name="1" start="0b1" description="Multiple blocks." />
      </BitField>
      <BitField start="16" size="2" name="RSPTYP" description="Response Type Select">
        <Enum name="00" start="0b00" description="No response." />
        <Enum name="01" start="0b01" description="Response length 136." />
        <Enum name="10" start="0b10" description="Response length 48." />
        <Enum name="11" start="0b11" description="Response length 48, check busy after response." />
      </BitField>
      <BitField start="19" size="1" name="CCCEN" description="Command CRC Check Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="20" size="1" name="CICEN" description="Command Index Check Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="21" size="1" name="DPSEL" description="Data Present Select">
        <Enum name="0" start="0b0" description="No data present." />
        <Enum name="1" start="0b1" description="Data present." />
      </BitField>
      <BitField start="22" size="2" name="CMDTYP" description="Command Type">
        <Enum name="00" start="0b00" description="Normal other commands." />
        <Enum name="01" start="0b01" description="Suspend CMD52 for writing bus suspend in CCCR." />
        <Enum name="10" start="0b10" description="Resume CMD52 for writing function select in CCCR." />
        <Enum name="11" start="0b11" description="Abort CMD12, CMD52 for writing I/O abort in CCCR." />
      </BitField>
      <BitField start="24" size="6" name="CMDINX" description="Command Index" />
    </Register>
    <Register start="+0x10" size="4" name="SDHC_CMDRSP0" access="ReadOnly" description="Command Response 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP0" description="Command Response 0" />
    </Register>
    <Register start="+0x14" size="4" name="SDHC_CMDRSP1" access="ReadOnly" description="Command Response 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP1" description="Command Response 1" />
    </Register>
    <Register start="+0x18" size="4" name="SDHC_CMDRSP2" access="ReadOnly" description="Command Response 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP2" description="Command Response 2" />
    </Register>
    <Register start="+0x1C" size="4" name="SDHC_CMDRSP3" access="ReadOnly" description="Command Response 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP3" description="Command Response 3" />
    </Register>
    <Register start="+0x20" size="4" name="SDHC_DATPORT" access="Read/Write" description="Buffer Data Port register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATCONT" description="Data Content" />
    </Register>
    <Register start="+0x24" size="4" name="SDHC_PRSSTAT" access="ReadOnly" description="Present State register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CIHB" description="Command Inhibit (CMD)">
        <Enum name="0" start="0b0" description="Can issue command using only CMD line." />
        <Enum name="1" start="0b1" description="Cannot issue command." />
      </BitField>
      <BitField start="1" size="1" name="CDIHB" description="Command Inhibit (DAT)">
        <Enum name="0" start="0b0" description="Can issue command which uses the DAT line." />
        <Enum name="1" start="0b1" description="Cannot issue command which uses the DAT line." />
      </BitField>
      <BitField start="2" size="1" name="DLA" description="Data Line Active">
        <Enum name="0" start="0b0" description="DAT line inactive." />
        <Enum name="1" start="0b1" description="DAT line active." />
      </BitField>
      <BitField start="3" size="1" name="SDSTB" description="SD Clock Stable">
        <Enum name="0" start="0b0" description="Clock is changing frequency and not stable." />
        <Enum name="1" start="0b1" description="Clock is stable." />
      </BitField>
      <BitField start="4" size="1" name="IPGOFF" description="Bus Clock Gated Off Internally">
        <Enum name="0" start="0b0" description="Bus clock is active." />
        <Enum name="1" start="0b1" description="Bus clock is gated off." />
      </BitField>
      <BitField start="5" size="1" name="HCKOFF" description="System Clock Gated Off Internally">
        <Enum name="0" start="0b0" description="System clock is active." />
        <Enum name="1" start="0b1" description="System clock is gated off." />
      </BitField>
      <BitField start="6" size="1" name="PEROFF" description="SDHC clock Gated Off Internally">
        <Enum name="0" start="0b0" description="SDHC clock is active." />
        <Enum name="1" start="0b1" description="SDHC clock is gated off." />
      </BitField>
      <BitField start="7" size="1" name="SDOFF" description="SD Clock Gated Off Internally">
        <Enum name="0" start="0b0" description="SD clock is active." />
        <Enum name="1" start="0b1" description="SD clock is gated off." />
      </BitField>
      <BitField start="8" size="1" name="WTA" description="Write Transfer Active">
        <Enum name="0" start="0b0" description="No valid data." />
        <Enum name="1" start="0b1" description="Transferring data." />
      </BitField>
      <BitField start="9" size="1" name="RTA" description="Read Transfer Active">
        <Enum name="0" start="0b0" description="No valid data." />
        <Enum name="1" start="0b1" description="Transferring data." />
      </BitField>
      <BitField start="10" size="1" name="BWEN" description="Buffer Write Enable">
        <Enum name="0" start="0b0" description="Write disable, the buffer can hold valid data less than the write watermark level." />
        <Enum name="1" start="0b1" description="Write enable, the buffer can hold valid data greater than the write watermark level." />
      </BitField>
      <BitField start="11" size="1" name="BREN" description="Buffer Read Enable">
        <Enum name="0" start="0b0" description="Read disable, valid data less than the watermark level exist in the buffer." />
        <Enum name="1" start="0b1" description="Read enable, valid data greater than the watermark level exist in the buffer." />
      </BitField>
      <BitField start="16" size="1" name="CINS" description="Card Inserted">
        <Enum name="0" start="0b0" description="Power on reset or no card." />
        <Enum name="1" start="0b1" description="Card inserted." />
      </BitField>
      <BitField start="23" size="1" name="CLSL" description="CMD Line Signal Level" />
      <BitField start="24" size="8" name="DLSL" description="DAT Line Signal Level" />
    </Register>
    <Register start="+0x28" size="4" name="SDHC_PROCTL" access="Read/Write" description="Protocol Control register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCTL" description="LED Control">
        <Enum name="0" start="0b0" description="LED off." />
        <Enum name="1" start="0b1" description="LED on." />
      </BitField>
      <BitField start="1" size="2" name="DTW" description="Data Transfer Width">
        <Enum name="00" start="0b00" description="1-bit mode" />
        <Enum name="01" start="0b01" description="4-bit mode" />
        <Enum name="10" start="0b10" description="8-bit mode" />
      </BitField>
      <BitField start="3" size="1" name="D3CD" description="DAT3 As Card Detection Pin">
        <Enum name="0" start="0b0" description="DAT3 does not monitor card Insertion." />
        <Enum name="1" start="0b1" description="DAT3 as card detection pin." />
      </BitField>
      <BitField start="4" size="2" name="EMODE" description="Endian Mode">
        <Enum name="00" start="0b00" description="Big endian mode" />
        <Enum name="01" start="0b01" description="Half word big endian mode" />
        <Enum name="10" start="0b10" description="Little endian mode" />
      </BitField>
      <BitField start="6" size="1" name="CDTL" description="Card Detect Test Level">
        <Enum name="0" start="0b0" description="Card detect test level is 0, no card inserted." />
        <Enum name="1" start="0b1" description="Card detect test level is 1, card inserted." />
      </BitField>
      <BitField start="7" size="1" name="CDSS" description="Card Detect Signal Selection">
        <Enum name="0" start="0b0" description="Card detection level is selected for normal purpose." />
        <Enum name="1" start="0b1" description="Card detection test level is selected for test purpose." />
      </BitField>
      <BitField start="8" size="2" name="DMAS" description="DMA Select">
        <Enum name="00" start="0b00" description="No DMA or simple DMA is selected." />
        <Enum name="01" start="0b01" description="ADMA1 is selected." />
        <Enum name="10" start="0b10" description="ADMA2 is selected." />
      </BitField>
      <BitField start="16" size="1" name="SABGREQ" description="Stop At Block Gap Request">
        <Enum name="0" start="0b0" description="Transfer" />
        <Enum name="1" start="0b1" description="Stop" />
      </BitField>
      <BitField start="17" size="1" name="CREQ" description="Continue Request">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Restart" />
      </BitField>
      <BitField start="18" size="1" name="RWCTL" description="Read Wait Control">
        <Enum name="0" start="0b0" description="Disable read wait control, and stop SD clock at block gap when SABGREQ is set." />
        <Enum name="1" start="0b1" description="Enable read wait control, and assert read wait without stopping SD clock at block gap when SABGREQ bit is set." />
      </BitField>
      <BitField start="19" size="1" name="IABG" description="Interrupt At Block Gap">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="WECINT" description="Wakeup Event Enable On Card Interrupt">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="25" size="1" name="WECINS" description="Wakeup Event Enable On SD Card Insertion">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="26" size="1" name="WECRM" description="Wakeup Event Enable On SD Card Removal">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SDHC_SYSCTL" access="Read/Write" description="System Control register" reset_value="0x8008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IPGEN" description="IPG Clock Enable">
        <Enum name="0" start="0b0" description="Bus clock will be internally gated off." />
        <Enum name="1" start="0b1" description="Bus clock will not be automatically gated off." />
      </BitField>
      <BitField start="1" size="1" name="HCKEN" description="System Clock Enable">
        <Enum name="0" start="0b0" description="System clock will be internally gated off." />
        <Enum name="1" start="0b1" description="System clock will not be automatically gated off." />
      </BitField>
      <BitField start="2" size="1" name="PEREN" description="Peripheral Clock Enable">
        <Enum name="0" start="0b0" description="SDHC clock will be internally gated off." />
        <Enum name="1" start="0b1" description="SDHC clock will not be automatically gated off." />
      </BitField>
      <BitField start="3" size="1" name="SDCLKEN" description="SD Clock Enable" />
      <BitField start="4" size="4" name="DVS" description="Divisor">
        <Enum name="0" start="0b0000" description="Divisor by 1." />
        <Enum name="1" start="0b0001" description="Divisor by 2." />
        <Enum name="1110" start="0b1110" description="Divisor by 15." />
        <Enum name="1111" start="0b1111" description="Divisor by 16." />
      </BitField>
      <BitField start="8" size="8" name="SDCLKFS" description="SDCLK Frequency Select">
        <Enum name="1" start="0b1" description="Base clock divided by 2." />
        <Enum name="10" start="0b10" description="Base clock divided by 4." />
        <Enum name="100" start="0b100" description="Base clock divided by 8." />
        <Enum name="1000" start="0b1000" description="Base clock divided by 16." />
        <Enum name="10000" start="0b10000" description="Base clock divided by 32." />
        <Enum name="100000" start="0b100000" description="Base clock divided by 64." />
        <Enum name="1000000" start="0b1000000" description="Base clock divided by 128." />
        <Enum name="10000000" start="0b10000000" description="Base clock divided by 256." />
      </BitField>
      <BitField start="16" size="4" name="DTOCV" description="Data Timeout Counter Value">
        <Enum name="0000" start="0b0000" description="SDCLK x 2 13" />
        <Enum name="0001" start="0b0001" description="SDCLK x 2 14" />
        <Enum name="1110" start="0b1110" description="SDCLK x 2 27" />
      </BitField>
      <BitField start="24" size="1" name="RSTA" description="Software Reset For ALL">
        <Enum name="0" start="0b0" description="No reset." />
        <Enum name="1" start="0b1" description="Reset." />
      </BitField>
      <BitField start="25" size="1" name="RSTC" description="Software Reset For CMD Line">
        <Enum name="0" start="0b0" description="No reset." />
        <Enum name="1" start="0b1" description="Reset." />
      </BitField>
      <BitField start="26" size="1" name="RSTD" description="Software Reset For DAT Line">
        <Enum name="0" start="0b0" description="No reset." />
        <Enum name="1" start="0b1" description="Reset." />
      </BitField>
      <BitField start="27" size="1" name="INITA" description="Initialization Active" />
    </Register>
    <Register start="+0x30" size="4" name="SDHC_IRQSTAT" access="Read/Write" description="Interrupt Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC" description="Command Complete">
        <Enum name="0" start="0b0" description="Command not complete." />
        <Enum name="1" start="0b1" description="Command complete." />
      </BitField>
      <BitField start="1" size="1" name="TC" description="Transfer Complete">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
      <BitField start="2" size="1" name="BGE" description="Block Gap Event">
        <Enum name="0" start="0b0" description="No block gap event." />
        <Enum name="1" start="0b1" description="Transaction stopped at block gap." />
      </BitField>
      <BitField start="3" size="1" name="DINT" description="DMA Interrupt">
        <Enum name="0" start="0b0" description="No DMA Interrupt." />
        <Enum name="1" start="0b1" description="DMA Interrupt is generated." />
      </BitField>
      <BitField start="4" size="1" name="BWR" description="Buffer Write Ready">
        <Enum name="0" start="0b0" description="Not ready to write buffer." />
        <Enum name="1" start="0b1" description="Ready to write buffer." />
      </BitField>
      <BitField start="5" size="1" name="BRR" description="Buffer Read Ready">
        <Enum name="0" start="0b0" description="Not ready to read buffer." />
        <Enum name="1" start="0b1" description="Ready to read buffer." />
      </BitField>
      <BitField start="6" size="1" name="CINS" description="Card Insertion">
        <Enum name="0" start="0b0" description="Card state unstable or removed." />
        <Enum name="1" start="0b1" description="Card inserted." />
      </BitField>
      <BitField start="7" size="1" name="CRM" description="Card Removal">
        <Enum name="0" start="0b0" description="Card state unstable or inserted." />
        <Enum name="1" start="0b1" description="Card removed." />
      </BitField>
      <BitField start="8" size="1" name="CINT" description="Card Interrupt">
        <Enum name="0" start="0b0" description="No Card Interrupt." />
        <Enum name="1" start="0b1" description="Generate Card Interrupt." />
      </BitField>
      <BitField start="16" size="1" name="CTOE" description="Command Timeout Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Time out." />
      </BitField>
      <BitField start="17" size="1" name="CCE" description="Command CRC Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="CRC Error generated." />
      </BitField>
      <BitField start="18" size="1" name="CEBE" description="Command End Bit Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="End Bit Error generated." />
      </BitField>
      <BitField start="19" size="1" name="CIE" description="Command Index Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="20" size="1" name="DTOE" description="Data Timeout Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Time out." />
      </BitField>
      <BitField start="21" size="1" name="DCE" description="Data CRC Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="22" size="1" name="DEBE" description="Data End Bit Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="24" size="1" name="AC12E" description="Auto CMD12 Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="28" size="1" name="DMAE" description="DMA Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SDHC_IRQSTATEN" access="Read/Write" description="Interrupt Status Enable register" reset_value="0x117F013F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCSEN" description="Command Complete Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCSEN" description="Transfer Complete Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="BGESEN" description="Block Gap Event Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="DINTSEN" description="DMA Interrupt Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="BWRSEN" description="Buffer Write Ready Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="BRRSEN" description="Buffer Read Ready Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="CINSEN" description="Card Insertion Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="CRMSEN" description="Card Removal Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="CINTSEN" description="Card Interrupt Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="16" size="1" name="CTOESEN" description="Command Timeout Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="17" size="1" name="CCESEN" description="Command CRC Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="18" size="1" name="CEBESEN" description="Command End Bit Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="19" size="1" name="CIESEN" description="Command Index Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="20" size="1" name="DTOESEN" description="Data Timeout Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="21" size="1" name="DCESEN" description="Data CRC Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="22" size="1" name="DEBESEN" description="Data End Bit Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="AC12ESEN" description="Auto CMD12 Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="28" size="1" name="DMAESEN" description="DMA Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="SDHC_IRQSIGEN" access="Read/Write" description="Interrupt Signal Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCIEN" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIEN" description="Transfer Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="BGEIEN" description="Block Gap Event Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="DINTIEN" description="DMA Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="BWRIEN" description="Buffer Write Ready Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="BRRIEN" description="Buffer Read Ready Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="CINSIEN" description="Card Insertion Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="CRMIEN" description="Card Removal Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="CINTIEN" description="Card Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="16" size="1" name="CTOEIEN" description="Command Timeout Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="17" size="1" name="CCEIEN" description="Command CRC Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="18" size="1" name="CEBEIEN" description="Command End Bit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="19" size="1" name="CIEIEN" description="Command Index Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="20" size="1" name="DTOEIEN" description="Data Timeout Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="21" size="1" name="DCEIEN" description="Data CRC Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="22" size="1" name="DEBEIEN" description="Data End Bit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="AC12EIEN" description="Auto CMD12 Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="28" size="1" name="DMAEIEN" description="DMA Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="SDHC_AC12ERR" access="ReadOnly" description="Auto CMD12 Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AC12NE" description="Auto CMD12 Not Executed">
        <Enum name="0" start="0b0" description="Executed." />
        <Enum name="1" start="0b1" description="Not executed." />
      </BitField>
      <BitField start="1" size="1" name="AC12TOE" description="Auto CMD12 Timeout Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Time out." />
      </BitField>
      <BitField start="2" size="1" name="AC12EBE" description="Auto CMD12 End Bit Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="End bit error generated." />
      </BitField>
      <BitField start="3" size="1" name="AC12CE" description="Auto CMD12 CRC Error">
        <Enum name="0" start="0b0" description="No CRC error." />
        <Enum name="1" start="0b1" description="CRC error met in Auto CMD12 response." />
      </BitField>
      <BitField start="4" size="1" name="AC12IE" description="Auto CMD12 Index Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error, the CMD index in response is not CMD12." />
      </BitField>
      <BitField start="7" size="1" name="CNIBAC12E" description="Command Not Issued By Auto CMD12 Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Not issued." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="SDHC_HTCAPBLT" access="ReadOnly" description="Host Controller Capabilities" reset_value="0x7F30000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="3" name="MBL" description="Max Block Length">
        <Enum name="000" start="0b000" description="512 bytes" />
        <Enum name="001" start="0b001" description="1024 bytes" />
        <Enum name="010" start="0b010" description="2048 bytes" />
        <Enum name="011" start="0b011" description="4096 bytes" />
      </BitField>
      <BitField start="20" size="1" name="ADMAS" description="ADMA Support">
        <Enum name="0" start="0b0" description="Advanced DMA not supported." />
        <Enum name="1" start="0b1" description="Advanced DMA supported." />
      </BitField>
      <BitField start="21" size="1" name="HSS" description="High Speed Support">
        <Enum name="0" start="0b0" description="High speed not supported." />
        <Enum name="1" start="0b1" description="High speed supported." />
      </BitField>
      <BitField start="22" size="1" name="DMAS" description="DMA Support">
        <Enum name="0" start="0b0" description="DMA not supported." />
        <Enum name="1" start="0b1" description="DMA supported." />
      </BitField>
      <BitField start="23" size="1" name="SRS" description="Suspend/Resume Support">
        <Enum name="0" start="0b0" description="Not supported." />
        <Enum name="1" start="0b1" description="Supported." />
      </BitField>
      <BitField start="24" size="1" name="VS33" description="Voltage Support 3.3 V">
        <Enum name="0" start="0b0" description="3.3 V not supported." />
        <Enum name="1" start="0b1" description="3.3 V supported." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="SDHC_WML" access="Read/Write" description="Watermark Level Register" reset_value="0x100010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RDWML" description="Read Watermark Level" />
      <BitField start="16" size="8" name="WRWML" description="Write Watermark Level" />
    </Register>
    <Register start="+0x50" size="4" name="SDHC_FEVT" access="WriteOnly" description="Force Event register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AC12NE" description="Force Event Auto Command 12 Not Executed" />
      <BitField start="1" size="1" name="AC12TOE" description="Force Event Auto Command 12 Time Out Error" />
      <BitField start="2" size="1" name="AC12CE" description="Force Event Auto Command 12 CRC Error" />
      <BitField start="3" size="1" name="AC12EBE" description="Force Event Auto Command 12 End Bit Error" />
      <BitField start="4" size="1" name="AC12IE" description="Force Event Auto Command 12 Index Error" />
      <BitField start="7" size="1" name="CNIBAC12E" description="Force Event Command Not Executed By Auto Command 12 Error" />
      <BitField start="16" size="1" name="CTOE" description="Force Event Command Time Out Error" />
      <BitField start="17" size="1" name="CCE" description="Force Event Command CRC Error" />
      <BitField start="18" size="1" name="CEBE" description="Force Event Command End Bit Error" />
      <BitField start="19" size="1" name="CIE" description="Force Event Command Index Error" />
      <BitField start="20" size="1" name="DTOE" description="Force Event Data Time Out Error" />
      <BitField start="21" size="1" name="DCE" description="Force Event Data CRC Error" />
      <BitField start="22" size="1" name="DEBE" description="Force Event Data End Bit Error" />
      <BitField start="24" size="1" name="AC12E" description="Force Event Auto Command 12 Error" />
      <BitField start="28" size="1" name="DMAE" description="Force Event DMA Error" />
      <BitField start="31" size="1" name="CINT" description="Force Event Card Interrupt" />
    </Register>
    <Register start="+0x54" size="4" name="SDHC_ADMAES" access="ReadOnly" description="ADMA Error Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADMAES" description="ADMA Error State (When ADMA Error Is Occurred.)" />
      <BitField start="2" size="1" name="ADMALME" description="ADMA Length Mismatch Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="3" size="1" name="ADMADCE" description="ADMA Descriptor Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="SDHC_ADSADDR" access="Read/Write" description="ADMA System Addressregister" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="ADSADDR" description="ADMA System Address" />
    </Register>
    <Register start="+0xC0" size="4" name="SDHC_VENDOR" access="Read/Write" description="Vendor Specific register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EXBLKNU" description="Exact Block Number Block Read Enable For SDIO CMD53">
        <Enum name="0" start="0b0" description="None exact block read." />
        <Enum name="1" start="0b1" description="Exact block read for SDIO CMD53." />
      </BitField>
      <BitField start="16" size="8" name="INTSTVAL" description="Internal State Value" />
    </Register>
    <Register start="+0xC4" size="4" name="SDHC_MMCBOOT" access="Read/Write" description="MMC Boot register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DTOCVACK" description="Boot ACK Time Out Counter Value">
        <Enum name="0000" start="0b0000" description="SDCLK x 2^8" />
        <Enum name="0001" start="0b0001" description="SDCLK x 2^9" />
        <Enum name="0010" start="0b0010" description="SDCLK x 2^10" />
        <Enum name="0011" start="0b0011" description="SDCLK x 2^11" />
        <Enum name="0100" start="0b0100" description="SDCLK x 2^12" />
        <Enum name="0101" start="0b0101" description="SDCLK x 2^13" />
        <Enum name="0110" start="0b0110" description="SDCLK x 2^14" />
        <Enum name="0111" start="0b0111" description="SDCLK x 2^15" />
        <Enum name="1110" start="0b1110" description="SDCLK x 2^22" />
      </BitField>
      <BitField start="4" size="1" name="BOOTACK" description="Boot Ack Mode Select">
        <Enum name="0" start="0b0" description="No ack." />
        <Enum name="1" start="0b1" description="Ack." />
      </BitField>
      <BitField start="5" size="1" name="BOOTMODE" description="Boot Mode Select">
        <Enum name="0" start="0b0" description="Normal boot." />
        <Enum name="1" start="0b1" description="Alternative boot." />
      </BitField>
      <BitField start="6" size="1" name="BOOTEN" description="Boot Mode Enable">
        <Enum name="0" start="0b0" description="Fast boot disable." />
        <Enum name="1" start="0b1" description="Fast boot enable." />
      </BitField>
      <BitField start="7" size="1" name="AUTOSABGEN" description="When boot, enable auto stop at block gap function" />
      <BitField start="16" size="16" name="BOOTBLKCNT" description="Defines the stop at block gap value of automatic mode" />
    </Register>
    <Register start="+0xFC" size="4" name="SDHC_HOSTVER" access="ReadOnly" description="Host Controller Version" reset_value="0x1201" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SVN" description="Specification Version Number">
        <Enum name="1" start="0b1" description="SD host specification version 2.0, supports test event register and ADMA." />
      </BitField>
      <BitField start="8" size="8" name="VVN" description="Vendor Version Number">
        <Enum name="0" start="0b0" description="Freescale SDHC version 1.0" />
        <Enum name="10000" start="0b10000" description="Freescale SDHC version 2.0" />
        <Enum name="10001" start="0b10001" description="Freescale SDHC version 2.1" />
        <Enum name="10010" start="0b10010" description="Freescale SDHC version 2.2" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" start="0x400C4000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART0_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Over Sampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART0_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART0_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART0_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART0_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART0_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART0_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x22" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART0_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x400C5000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART1_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Over Sampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART1_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART1_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART1_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART1_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART1_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART1_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x22" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART1_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART2" start="0x400C6000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART2_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Over Sampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART2_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART2_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART2_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART2_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART2_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART2_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x22" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART2_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART3" start="0x400C7000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART3_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Over Sampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART3_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART3_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART3_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART3_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART3_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART3_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x22" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART3_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART4" start="0x400D6000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART4_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Over Sampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART4_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART4_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART4_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART4_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART4_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART4_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x22" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART4_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM1" start="0x400C9000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM1_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM1_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM1_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM1_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM1_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM1_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM1_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM1_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM1_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM1_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM1_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM1_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM1_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM2" start="0x400CA000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM2_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM2_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM2_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM2_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM2_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM2_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM2_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM2_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM2_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM2_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM2_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM2_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM2_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" start="0x400CC000" description="12-Bit Digital-to-Analog Converter">
    <Register start="+0+0" size="1" name="DAC0_DAT0L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+2" size="1" name="DAC0_DAT1L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+4" size="1" name="DAC0_DAT2L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+6" size="1" name="DAC0_DAT3L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+8" size="1" name="DAC0_DAT4L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+10" size="1" name="DAC0_DAT5L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+12" size="1" name="DAC0_DAT6L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+14" size="1" name="DAC0_DAT7L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+16" size="1" name="DAC0_DAT8L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+18" size="1" name="DAC0_DAT9L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+20" size="1" name="DAC0_DAT10L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+22" size="1" name="DAC0_DAT11L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+24" size="1" name="DAC0_DAT12L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+26" size="1" name="DAC0_DAT13L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+28" size="1" name="DAC0_DAT14L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+30" size="1" name="DAC0_DAT15L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0x1+0" size="1" name="DAC0_DAT0H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+2" size="1" name="DAC0_DAT1H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+4" size="1" name="DAC0_DAT2H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+6" size="1" name="DAC0_DAT3H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+8" size="1" name="DAC0_DAT4H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+10" size="1" name="DAC0_DAT5H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+12" size="1" name="DAC0_DAT6H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+14" size="1" name="DAC0_DAT7H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+16" size="1" name="DAC0_DAT8H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+18" size="1" name="DAC0_DAT9H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+20" size="1" name="DAC0_DAT10H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+22" size="1" name="DAC0_DAT11H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+24" size="1" name="DAC0_DAT12H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+26" size="1" name="DAC0_DAT13H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+28" size="1" name="DAC0_DAT14H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+30" size="1" name="DAC0_DAT15H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x20" size="1" name="DAC0_SR" access="Read/Write" description="DAC Status Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF" description="DAC Buffer Read Pointer Bottom Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to C2[DACBFUP]." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to C2[DACBFUP]." />
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF" description="DAC Buffer Read Pointer Top Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero." />
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF" description="DAC Buffer Watermark Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level." />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC0_C0" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN" description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN" description="DAC Buffer Read Pointer Top Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN" description="DAC Buffer Watermark Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="LPEN" description="DAC Low Power Control">
        <Enum name="0" start="0b0" description="High-Power mode" />
        <Enum name="1" start="0b1" description="Low-Power mode" />
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG" description="DAC Software Trigger">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid." />
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid." />
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL" description="DAC Trigger Select">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected." />
        <Enum name="1" start="0b1" description="The DAC software trigger is selected." />
      </BitField>
      <BitField start="6" size="1" name="DACRFS" description="DAC Reference Select">
        <Enum name="0" start="0b0" description="The DAC selects DACREF_1 as the reference voltage." />
        <Enum name="1" start="0b1" description="The DAC selects DACREF_2 as the reference voltage." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="The DAC system is disabled." />
        <Enum name="1" start="0b1" description="The DAC system is enabled." />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC0_C1" access="Read/Write" description="DAC Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN" description="DAC Buffer Enable">
        <Enum name="0" start="0b0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer." />
        <Enum name="1" start="0b1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer." />
      </BitField>
      <BitField start="1" size="2" name="DACBFMD" description="DAC Buffer Work Mode Select">
        <Enum name="00" start="0b00" description="Normal mode" />
        <Enum name="01" start="0b01" description="Swing mode" />
        <Enum name="10" start="0b10" description="One-Time Scan mode" />
        <Enum name="11" start="0b11" description="FIFO mode" />
      </BitField>
      <BitField start="3" size="2" name="DACBFWM" description="DAC Buffer Watermark Select">
        <Enum name="00" start="0b00" description="In normal mode, 1 word . In FIFO mode, 2 or less than 2 data remaining in FIFO will set watermark status bit." />
        <Enum name="01" start="0b01" description="In normal mode, 2 words . In FIFO mode, Max/4 or less than Max/4 data remaining in FIFO will set watermark status bit." />
        <Enum name="10" start="0b10" description="In normal mode, 3 words . In FIFO mode, Max/2 or less than Max/2 data remaining in FIFO will set watermark status bit." />
        <Enum name="11" start="0b11" description="In normal mode, 4 words . In FIFO mode, Max-2 or less than Max-2 data remaining in FIFO will set watermark status bit." />
      </BitField>
      <BitField start="7" size="1" name="DMAEN" description="DMA Enable Select">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time." />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC0_C2" access="Read/Write" description="DAC Control Register 2" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="DACBFUP" description="DAC Buffer Upper Limit" />
      <BitField start="4" size="4" name="DACBFRP" description="DAC Buffer Read Pointer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EMVSIM0" start="0x400D4000" description="EMVSIM">
    <Register start="+0" size="4" name="EMVSIM0_VER_ID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VER" description="Version ID of the module" />
    </Register>
    <Register start="+0x4" size="4" name="EMVSIM0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x1010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_FIFO_DEPTH" description="Receive FIFO Depth" />
      <BitField start="8" size="8" name="TX_FIFO_DEPTH" description="Transmit FIFO Depth" />
    </Register>
    <Register start="+0x8" size="4" name="EMVSIM0_CLKCFG" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLK_PRSC" description="Clock Prescaler Value">
        <Enum name="10" start="0b10" description="Divide by 2" />
      </BitField>
      <BitField start="8" size="2" name="GPCNT1_CLK_SEL" description="General Purpose Counter 1 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
      <BitField start="10" size="2" name="GPCNT0_CLK_SEL" description="General Purpose Counter 0 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="EMVSIM0_DIVISOR" access="Read/Write" description="Baud Rate Divisor Register" reset_value="0x174" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVISOR_VALUE" description="Divisor (F/D) Value">
        <Enum name="101110100" start="0b101110100" description="Divisor value for F = 372 and D = 1 (default)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="EMVSIM0_CTRL" access="Read/Write" description="Control Register" reset_value="0x1000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="Inverse Convention">
        <Enum name="0" start="0b0" description="Direction convention transfers enabled (default)" />
        <Enum name="1" start="0b1" description="Inverse convention transfers enabled" />
      </BitField>
      <BitField start="1" size="1" name="ICM" description="Initial Character Mode">
        <Enum name="0" start="0b0" description="Initial Character Mode disabled" />
        <Enum name="1" start="0b1" description="Initial Character Mode enabled (default)" />
      </BitField>
      <BitField start="2" size="1" name="ANACK" description="Auto NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on errors disabled" />
        <Enum name="1" start="0b1" description="NACK generation on errors enabled (default)" />
      </BitField>
      <BitField start="3" size="1" name="ONACK" description="Overrun NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on overrun is disabled (default)" />
        <Enum name="1" start="0b1" description="NACK generation on overrun is enabled" />
      </BitField>
      <BitField start="8" size="1" name="FLSH_RX" description="Flush Receiver Bit">
        <Enum name="0" start="0b0" description="EMV SIM Receiver normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver held in Reset" />
      </BitField>
      <BitField start="9" size="1" name="FLSH_TX" description="Flush Transmitter Bit">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter held in Reset" />
      </BitField>
      <BitField start="10" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="0" start="0b0" description="EMV SIM Normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM held in Reset" />
      </BitField>
      <BitField start="11" size="1" name="KILL_CLOCKS" description="Kill all internal clocks">
        <Enum name="0" start="0b0" description="EMV SIM input clock enabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM input clock is disabled" />
      </BitField>
      <BitField start="12" size="1" name="DOZE_EN" description="Doze Enable">
        <Enum name="0" start="0b0" description="DOZE instruction will gate all internal EMV SIM clocks as well as the Smart Card clock when the transmit FIFO is empty (default)" />
        <Enum name="1" start="0b1" description="DOZE instruction has no effect on EMV SIM module" />
      </BitField>
      <BitField start="13" size="1" name="STOP_EN" description="STOP Enable">
        <Enum name="0" start="0b0" description="STOP instruction shuts down all EMV SIM clocks (default)" />
        <Enum name="1" start="0b1" description="STOP instruction shuts down all clocks except for the Smart Card Clock (SCK) (clock provided to Smart Card)" />
      </BitField>
      <BitField start="16" size="1" name="RCV_EN" description="Receiver Enable">
        <Enum name="0" start="0b0" description="EMV SIM Receiver disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver enabled" />
      </BitField>
      <BitField start="17" size="1" name="XMT_EN" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter enabled" />
      </BitField>
      <BitField start="18" size="1" name="RCVR_11" description="Receiver 11 ETU Mode Enable">
        <Enum name="0" start="0b0" description="Receiver configured for 12 ETU operation mode (default)" />
        <Enum name="1" start="0b1" description="Receiver configured for 11 ETU operation mode" />
      </BitField>
      <BitField start="19" size="1" name="RX_DMA_EN" description="Receive DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Read Request asserted for Receiver (default)" />
        <Enum name="1" start="0b1" description="DMA Read Request asserted for Receiver" />
      </BitField>
      <BitField start="20" size="1" name="TX_DMA_EN" description="Transmit DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Write Request asserted for Transmitter (default)" />
        <Enum name="1" start="0b1" description="DMA Write Request asserted for Transmitter" />
      </BitField>
      <BitField start="24" size="1" name="INV_CRC_VAL" description="Invert bits in the CRC Output Value">
        <Enum name="0" start="0b0" description="Bits in CRC Output value will not be inverted." />
        <Enum name="1" start="0b1" description="Bits in CRC Output value will be inverted. (default)" />
      </BitField>
      <BitField start="25" size="1" name="CRC_OUT_FLIP" description="CRC Output Value Bit Reversal or Flip">
        <Enum name="0" start="0b0" description="Bits within the CRC output bytes will not be reversed i.e. 15:0 will remain 15:0 (default)" />
        <Enum name="1" start="0b1" description="Bits within the CRC output bytes will be reversed i.e. 15:0 will become {8:15,0:7}" />
      </BitField>
      <BitField start="26" size="1" name="CRC_IN_FLIP" description="CRC Input Byte's Bit Reversal or Flip Control">
        <Enum name="0" start="0b0" description="Bits in the input byte will not be reversed (i.e. 7:0 will remain 7:0) before the CRC calculation (default)" />
        <Enum name="1" start="0b1" description="Bits in the input byte will be reversed (i.e. 7:0 will become 0:7) before CRC calculation" />
      </BitField>
      <BitField start="27" size="1" name="CWT_EN" description="Character Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Character Wait time Counter is disabled (default)" />
        <Enum name="1" start="0b1" description="Character Wait time counter is enabled" />
      </BitField>
      <BitField start="28" size="1" name="LRC_EN" description="LRC Enable">
        <Enum name="0" start="0b0" description="8-bit Linear Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="8-bit Linear Redundancy Checking enabled" />
      </BitField>
      <BitField start="29" size="1" name="CRC_EN" description="CRC Enable">
        <Enum name="0" start="0b0" description="16-bit Cyclic Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="16-bit Cyclic Redundancy Checking enabled" />
      </BitField>
      <BitField start="30" size="1" name="XMT_CRC_LRC" description="Transmit CRC or LRC Enable">
        <Enum name="0" start="0b0" description="No CRC or LRC value is transmitted (default)" />
        <Enum name="1" start="0b1" description="Transmit LRC or CRC info when FIFO empties (whichever is enabled)" />
      </BitField>
      <BitField start="31" size="1" name="BWT_EN" description="Block Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Disable BWT, BGT Counters (default)" />
        <Enum name="1" start="0b1" description="Enable BWT, BGT Counters" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="EMVSIM0_INT_MASK" access="Read/Write" description="Interrupt Mask Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RDT_IM" description="Receive Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="RDTF interrupt masked (default)" />
      </BitField>
      <BitField start="1" size="1" name="TC_IM" description="Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="TCF interrupt enabled" />
        <Enum name="1" start="0b1" description="TCF interrupt masked (default)" />
      </BitField>
      <BitField start="2" size="1" name="RFO_IM" description="Receive FIFO Overflow Interrupt Mask">
        <Enum name="0" start="0b0" description="RFO interrupt enabled" />
        <Enum name="1" start="0b1" description="RFO interrupt masked (default)" />
      </BitField>
      <BitField start="3" size="1" name="ETC_IM" description="Early Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="ETC interrupt enabled" />
        <Enum name="1" start="0b1" description="ETC interrupt masked (default)" />
      </BitField>
      <BitField start="4" size="1" name="TFE_IM" description="Transmit FIFO Empty Interrupt Mask">
        <Enum name="0" start="0b0" description="TFE interrupt enabled" />
        <Enum name="1" start="0b1" description="TFE interrupt masked (default)" />
      </BitField>
      <BitField start="5" size="1" name="TNACK_IM" description="Transmit NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TNTE interrupt enabled" />
        <Enum name="1" start="0b1" description="TNTE interrupt masked (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF_IM" description="Transmit FIFO Full Interrupt Mask">
        <Enum name="0" start="0b0" description="TFF interrupt enabled" />
        <Enum name="1" start="0b1" description="TFF interrupt masked (default)" />
      </BitField>
      <BitField start="7" size="1" name="TDT_IM" description="Transmit Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="TDTF interrupt masked (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_IM" description="General Purpose Timer 0 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT0_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT0_TO interrupt masked (default)" />
      </BitField>
      <BitField start="9" size="1" name="CWT_ERR_IM" description="Character Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="CWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="CWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="10" size="1" name="RNACK_IM" description="Receiver NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RTE interrupt enabled" />
        <Enum name="1" start="0b1" description="RTE interrupt masked (default)" />
      </BitField>
      <BitField start="11" size="1" name="BWT_ERR_IM" description="Block Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="BWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="12" size="1" name="BGT_ERR_IM" description="Block Guard Time Error Interrupt">
        <Enum name="0" start="0b0" description="BGT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BGT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="13" size="1" name="GPCNT1_IM" description="General Purpose Counter 1 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT1_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT1_TO interrupt masked (default)" />
      </BitField>
      <BitField start="14" size="1" name="RX_DATA_IM" description="Receive Data Interrupt Mask">
        <Enum name="0" start="0b0" description="RX_DATA interrupt enabled" />
        <Enum name="1" start="0b1" description="RX_DATA interrupt masked (default)" />
      </BitField>
      <BitField start="15" size="1" name="PEF_IM" description="Parity Error Interrupt Mask">
        <Enum name="0" start="0b0" description="PEF interrupt enabled" />
        <Enum name="1" start="0b1" description="PEF interrupt masked (default)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="EMVSIM0_RX_THD" access="Read/Write" description="Receiver Threshold Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RDT" description="Receiver Data Threshold Value" />
      <BitField start="8" size="4" name="RNCK_THD" description="Receiver NACK Threshold Value">
        <Enum name="0" start="0b0000" description="Zero Threshold. RTE will not be set" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="EMVSIM0_TX_THD" access="Read/Write" description="Transmitter Threshold Register" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TDT" description="Transmitter Data Threshold Value" />
      <BitField start="8" size="4" name="TNCK_THD" description="Transmitter NACK Threshold Value">
        <Enum name="0" start="0b0000" description="TNTE will never be set; retransmission after NACK reception is disabled." />
        <Enum name="1" start="0b0001" description="TNTE will be set after 1 nack is received; 0 retransmissions occurs." />
        <Enum name="10" start="0b0010" description="TNTE will be set after 2 nacks are received; at most 1 retransmission occurs." />
        <Enum name="11" start="0b0011" description="TNTE will be set after 3 nacks are received; at most 2 retransmissions occurs." />
        <Enum name="1111" start="0b1111" description="TNTE will be set after 15 nacks are received; at most 14 retransmissions occurs." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="EMVSIM0_RX_STATUS" access="Read/Write" description="Receive Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RFO" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No overrun error has occurred (default)" />
        <Enum name="1" start="0b1" description="A byte was received when the received FIFO was already full" />
      </BitField>
      <BitField start="4" size="1" name="RX_DATA" description="Receive Data Interrupt Flag">
        <Enum name="0" start="0b0" description="No new byte is received" />
        <Enum name="1" start="0b1" description="New byte is received ans stored in Receive FIFO" />
      </BitField>
      <BitField start="5" size="1" name="RDTF" description="Receive Data Threshold Interrupt Flag">
        <Enum name="0" start="0b0" description="Number of unread bytes in receive FIFO less than the value set by RDT[3:0] (default)." />
        <Enum name="1" start="0b1" description="Number of unread bytes in receive FIFO greater or than equal to value set by RDT[3:0]." />
      </BitField>
      <BitField start="6" size="1" name="LRC_OK" description="LRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current LRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated LRC value matches the expected result (i.e. zero)." />
      </BitField>
      <BitField start="7" size="1" name="CRC_OK" description="CRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current CRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated CRC value matches the expected result." />
      </BitField>
      <BitField start="8" size="1" name="CWT_ERR" description="Character Wait Time Error Flag">
        <Enum name="0" start="0b0" description="No CWT violation has occurred (default)." />
        <Enum name="1" start="0b1" description="Time between two consecutive characters has exceeded the value in CHAR_WAIT." />
      </BitField>
      <BitField start="9" size="1" name="RTE" description="Received NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Number of NACKs generated by the receiver is less than the value programmed in RTH[3:0]" />
        <Enum name="1" start="0b1" description="Number of NACKs generated by the receiver is equal to the value programmed in RTH[3:0]" />
      </BitField>
      <BitField start="10" size="1" name="BWT_ERR" description="Block Wait Time Error Flag">
        <Enum name="0" start="0b0" description="Block wait time not exceeded" />
        <Enum name="1" start="0b1" description="Block wait time was exceeded" />
      </BitField>
      <BitField start="11" size="1" name="BGT_ERR" description="Block Guard Time Error Flag">
        <Enum name="0" start="0b0" description="Block guard time was sufficient" />
        <Enum name="1" start="0b1" description="Block guard time was too small" />
      </BitField>
      <BitField start="12" size="1" name="PEF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected" />
        <Enum name="1" start="0b1" description="Parity error detected" />
      </BitField>
      <BitField start="13" size="1" name="FEF" description="Frame Error Flag">
        <Enum name="0" start="0b0" description="No frame error detected" />
        <Enum name="1" start="0b1" description="Frame error detected" />
      </BitField>
      <BitField start="16" size="4" name="RX_WPTR" description="Receive FIFO Write Pointer Value" />
      <BitField start="24" size="5" name="RX_CNT" description="Receive FIFO Byte Count">
        <Enum name="0" start="0b00000" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="EMVSIM0_TX_STATUS" access="Read/Write" description="Transmitter Status Register" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TNTE" description="Transmit NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Transmit NACK threshold has not been reached (default)" />
        <Enum name="1" start="0b1" description="Transmit NACK threshold reached; transmitter frozen" />
      </BitField>
      <BitField start="3" size="1" name="TFE" description="Transmit FIFO Empty Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO is not empty" />
        <Enum name="1" start="0b1" description="Transmit FIFO is empty (default)" />
      </BitField>
      <BitField start="4" size="1" name="ETCF" description="Early Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="5" size="1" name="TCF" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF" description="Transmit FIFO Full Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO Full condition has not occurred (default)" />
        <Enum name="1" start="0b1" description="A Transmit FIFO Full condition has occurred" />
      </BitField>
      <BitField start="7" size="1" name="TDTF" description="Transmit Data Threshold Flag">
        <Enum name="0" start="0b0" description="Number of bytes in FIFO is greater than TDT[3:0], or bit has been cleared" />
        <Enum name="1" start="0b1" description="Number of bytes in FIFO is less than or equal to TDT[3:0] (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_TO" description="General Purpose Counter 0 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT0_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT0_VAL value" />
      </BitField>
      <BitField start="9" size="1" name="GPCNT1_TO" description="General Purpose Counter 1 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT1_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT1_VAL value" />
      </BitField>
      <BitField start="16" size="4" name="TX_RPTR" description="Transmit FIFO Read Pointer" />
      <BitField start="24" size="5" name="TX_CNT" description="Transmit FIFO Byte Count">
        <Enum name="0" start="0b00000" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="EMVSIM0_PCSR" access="Read/Write" description="Port Control and Status Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SAPD" description="Auto Power Down Enable">
        <Enum name="0" start="0b0" description="Auto power down disabled (default)" />
        <Enum name="1" start="0b1" description="Auto power down enabled" />
      </BitField>
      <BitField start="1" size="1" name="SVCC_EN" description="Vcc Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Voltage disabled (default)" />
        <Enum name="1" start="0b1" description="Smart Card Voltage enabled" />
      </BitField>
      <BitField start="2" size="1" name="VCCENP" description="VCC Enable Polarity Control">
        <Enum name="0" start="0b0" description="VCC_EN is active high. Polarity of SVCC_EN is unchanged." />
        <Enum name="1" start="0b1" description="VCC_EN is active low. Polarity of SVCC_EN is inverted." />
      </BitField>
      <BitField start="3" size="1" name="SRST" description="Reset to Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Reset is asserted (default)" />
        <Enum name="1" start="0b1" description="Smart Card Reset is de-asserted" />
      </BitField>
      <BitField start="4" size="1" name="SCEN" description="Clock Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Clock Disabled" />
        <Enum name="1" start="0b1" description="Smart Card Clock Enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCSP" description="Smart Card Clock Stop Polarity">
        <Enum name="0" start="0b0" description="Clock is logic 0 when stopped by SCEN" />
        <Enum name="1" start="0b1" description="Clock is logic 1 when stopped by SCEN" />
      </BitField>
      <BitField start="7" size="1" name="SPD" description="Auto Power Down Control">
        <Enum name="0" start="0b0" description="No effect (default)" />
        <Enum name="1" start="0b1" description="Start Auto Powerdown or Power Down is in progress" />
      </BitField>
      <BitField start="24" size="1" name="SPDIM" description="Smart Card Presence Detect Interrupt Mask">
        <Enum name="0" start="0b0" description="SIM presence detect interrupt is enabled" />
        <Enum name="1" start="0b1" description="SIM presence detect interrupt is masked (default)" />
      </BitField>
      <BitField start="25" size="1" name="SPDIF" description="Smart Card Presence Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No insertion or removal of Smart Card detected on Port (default)" />
        <Enum name="1" start="0b1" description="Insertion or removal of Smart Card detected on Port" />
      </BitField>
      <BitField start="26" size="1" name="SPDP" description="Smart Card Presence Detect Pin Status">
        <Enum name="0" start="0b0" description="SIM Presence Detect pin is logic low" />
        <Enum name="1" start="0b1" description="SIM Presence Detectpin is logic high" />
      </BitField>
      <BitField start="27" size="1" name="SPDES" description="SIM Presence Detect Edge Select">
        <Enum name="0" start="0b0" description="Falling edge on the pin (default)" />
        <Enum name="1" start="0b1" description="Rising edge on the pin" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="EMVSIM0_RX_BUF" access="ReadOnly" description="Receive Data Read Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_BYTE" description="Receive Data Byte Read" />
    </Register>
    <Register start="+0x30" size="4" name="EMVSIM0_TX_BUF" access="Read/Write" description="Transmit Data Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_BYTE" description="Transmit Data Byte" />
    </Register>
    <Register start="+0x34" size="4" name="EMVSIM0_TX_GETU" access="Read/Write" description="Transmitter Guard ETU Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GETU" description="Transmitter Guard Time Value in ETU">
        <Enum name="0" start="0b0" description="no additional ETUs inserted (default)" />
        <Enum name="1" start="0b1" description="1 additional ETU inserted" />
        <Enum name="11111110" start="0b11111110" description="254 additional ETUs inserted" />
        <Enum name="11111111" start="0b11111111" description="Subtracts one ETU by reducing the number of STOP bits from two to one" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="EMVSIM0_CWT_VAL" access="Read/Write" description="Character Wait Time Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CWT" description="Character Wait Time Value" />
    </Register>
    <Register start="+0x3C" size="4" name="EMVSIM0_BWT_VAL" access="Read/Write" description="Block Wait Time Value Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BWT" description="Block Wait Time Value" />
    </Register>
    <Register start="+0x40" size="4" name="EMVSIM0_BGT_VAL" access="Read/Write" description="Block Guard Time Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BGT" description="Block Guard Time Value" />
    </Register>
    <Register start="+0x44" size="4" name="EMVSIM0_GPCNT0_VAL" access="Read/Write" description="General Purpose Counter 0 Timeout Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT0" description="General Purpose Counter 0 Timeout Value" />
    </Register>
    <Register start="+0x48" size="4" name="EMVSIM0_GPCNT1_VAL" access="Read/Write" description="General Purpose Counter 1 Timeout Value" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT1" description="General Purpose Counter 1 Timeout Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EMVSIM1" start="0x400D5000" description="EMVSIM">
    <Register start="+0" size="4" name="EMVSIM1_VER_ID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VER" description="Version ID of the module" />
    </Register>
    <Register start="+0x4" size="4" name="EMVSIM1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x1010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_FIFO_DEPTH" description="Receive FIFO Depth" />
      <BitField start="8" size="8" name="TX_FIFO_DEPTH" description="Transmit FIFO Depth" />
    </Register>
    <Register start="+0x8" size="4" name="EMVSIM1_CLKCFG" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLK_PRSC" description="Clock Prescaler Value">
        <Enum name="10" start="0b10" description="Divide by 2" />
      </BitField>
      <BitField start="8" size="2" name="GPCNT1_CLK_SEL" description="General Purpose Counter 1 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
      <BitField start="10" size="2" name="GPCNT0_CLK_SEL" description="General Purpose Counter 0 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="EMVSIM1_DIVISOR" access="Read/Write" description="Baud Rate Divisor Register" reset_value="0x174" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVISOR_VALUE" description="Divisor (F/D) Value">
        <Enum name="101110100" start="0b101110100" description="Divisor value for F = 372 and D = 1 (default)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="EMVSIM1_CTRL" access="Read/Write" description="Control Register" reset_value="0x1000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="Inverse Convention">
        <Enum name="0" start="0b0" description="Direction convention transfers enabled (default)" />
        <Enum name="1" start="0b1" description="Inverse convention transfers enabled" />
      </BitField>
      <BitField start="1" size="1" name="ICM" description="Initial Character Mode">
        <Enum name="0" start="0b0" description="Initial Character Mode disabled" />
        <Enum name="1" start="0b1" description="Initial Character Mode enabled (default)" />
      </BitField>
      <BitField start="2" size="1" name="ANACK" description="Auto NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on errors disabled" />
        <Enum name="1" start="0b1" description="NACK generation on errors enabled (default)" />
      </BitField>
      <BitField start="3" size="1" name="ONACK" description="Overrun NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on overrun is disabled (default)" />
        <Enum name="1" start="0b1" description="NACK generation on overrun is enabled" />
      </BitField>
      <BitField start="8" size="1" name="FLSH_RX" description="Flush Receiver Bit">
        <Enum name="0" start="0b0" description="EMV SIM Receiver normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver held in Reset" />
      </BitField>
      <BitField start="9" size="1" name="FLSH_TX" description="Flush Transmitter Bit">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter held in Reset" />
      </BitField>
      <BitField start="10" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="0" start="0b0" description="EMV SIM Normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM held in Reset" />
      </BitField>
      <BitField start="11" size="1" name="KILL_CLOCKS" description="Kill all internal clocks">
        <Enum name="0" start="0b0" description="EMV SIM input clock enabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM input clock is disabled" />
      </BitField>
      <BitField start="12" size="1" name="DOZE_EN" description="Doze Enable">
        <Enum name="0" start="0b0" description="DOZE instruction will gate all internal EMV SIM clocks as well as the Smart Card clock when the transmit FIFO is empty (default)" />
        <Enum name="1" start="0b1" description="DOZE instruction has no effect on EMV SIM module" />
      </BitField>
      <BitField start="13" size="1" name="STOP_EN" description="STOP Enable">
        <Enum name="0" start="0b0" description="STOP instruction shuts down all EMV SIM clocks (default)" />
        <Enum name="1" start="0b1" description="STOP instruction shuts down all clocks except for the Smart Card Clock (SCK) (clock provided to Smart Card)" />
      </BitField>
      <BitField start="16" size="1" name="RCV_EN" description="Receiver Enable">
        <Enum name="0" start="0b0" description="EMV SIM Receiver disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver enabled" />
      </BitField>
      <BitField start="17" size="1" name="XMT_EN" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter enabled" />
      </BitField>
      <BitField start="18" size="1" name="RCVR_11" description="Receiver 11 ETU Mode Enable">
        <Enum name="0" start="0b0" description="Receiver configured for 12 ETU operation mode (default)" />
        <Enum name="1" start="0b1" description="Receiver configured for 11 ETU operation mode" />
      </BitField>
      <BitField start="19" size="1" name="RX_DMA_EN" description="Receive DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Read Request asserted for Receiver (default)" />
        <Enum name="1" start="0b1" description="DMA Read Request asserted for Receiver" />
      </BitField>
      <BitField start="20" size="1" name="TX_DMA_EN" description="Transmit DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Write Request asserted for Transmitter (default)" />
        <Enum name="1" start="0b1" description="DMA Write Request asserted for Transmitter" />
      </BitField>
      <BitField start="24" size="1" name="INV_CRC_VAL" description="Invert bits in the CRC Output Value">
        <Enum name="0" start="0b0" description="Bits in CRC Output value will not be inverted." />
        <Enum name="1" start="0b1" description="Bits in CRC Output value will be inverted. (default)" />
      </BitField>
      <BitField start="25" size="1" name="CRC_OUT_FLIP" description="CRC Output Value Bit Reversal or Flip">
        <Enum name="0" start="0b0" description="Bits within the CRC output bytes will not be reversed i.e. 15:0 will remain 15:0 (default)" />
        <Enum name="1" start="0b1" description="Bits within the CRC output bytes will be reversed i.e. 15:0 will become {8:15,0:7}" />
      </BitField>
      <BitField start="26" size="1" name="CRC_IN_FLIP" description="CRC Input Byte's Bit Reversal or Flip Control">
        <Enum name="0" start="0b0" description="Bits in the input byte will not be reversed (i.e. 7:0 will remain 7:0) before the CRC calculation (default)" />
        <Enum name="1" start="0b1" description="Bits in the input byte will be reversed (i.e. 7:0 will become 0:7) before CRC calculation" />
      </BitField>
      <BitField start="27" size="1" name="CWT_EN" description="Character Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Character Wait time Counter is disabled (default)" />
        <Enum name="1" start="0b1" description="Character Wait time counter is enabled" />
      </BitField>
      <BitField start="28" size="1" name="LRC_EN" description="LRC Enable">
        <Enum name="0" start="0b0" description="8-bit Linear Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="8-bit Linear Redundancy Checking enabled" />
      </BitField>
      <BitField start="29" size="1" name="CRC_EN" description="CRC Enable">
        <Enum name="0" start="0b0" description="16-bit Cyclic Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="16-bit Cyclic Redundancy Checking enabled" />
      </BitField>
      <BitField start="30" size="1" name="XMT_CRC_LRC" description="Transmit CRC or LRC Enable">
        <Enum name="0" start="0b0" description="No CRC or LRC value is transmitted (default)" />
        <Enum name="1" start="0b1" description="Transmit LRC or CRC info when FIFO empties (whichever is enabled)" />
      </BitField>
      <BitField start="31" size="1" name="BWT_EN" description="Block Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Disable BWT, BGT Counters (default)" />
        <Enum name="1" start="0b1" description="Enable BWT, BGT Counters" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="EMVSIM1_INT_MASK" access="Read/Write" description="Interrupt Mask Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RDT_IM" description="Receive Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="RDTF interrupt masked (default)" />
      </BitField>
      <BitField start="1" size="1" name="TC_IM" description="Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="TCF interrupt enabled" />
        <Enum name="1" start="0b1" description="TCF interrupt masked (default)" />
      </BitField>
      <BitField start="2" size="1" name="RFO_IM" description="Receive FIFO Overflow Interrupt Mask">
        <Enum name="0" start="0b0" description="RFO interrupt enabled" />
        <Enum name="1" start="0b1" description="RFO interrupt masked (default)" />
      </BitField>
      <BitField start="3" size="1" name="ETC_IM" description="Early Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="ETC interrupt enabled" />
        <Enum name="1" start="0b1" description="ETC interrupt masked (default)" />
      </BitField>
      <BitField start="4" size="1" name="TFE_IM" description="Transmit FIFO Empty Interrupt Mask">
        <Enum name="0" start="0b0" description="TFE interrupt enabled" />
        <Enum name="1" start="0b1" description="TFE interrupt masked (default)" />
      </BitField>
      <BitField start="5" size="1" name="TNACK_IM" description="Transmit NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TNTE interrupt enabled" />
        <Enum name="1" start="0b1" description="TNTE interrupt masked (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF_IM" description="Transmit FIFO Full Interrupt Mask">
        <Enum name="0" start="0b0" description="TFF interrupt enabled" />
        <Enum name="1" start="0b1" description="TFF interrupt masked (default)" />
      </BitField>
      <BitField start="7" size="1" name="TDT_IM" description="Transmit Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="TDTF interrupt masked (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_IM" description="General Purpose Timer 0 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT0_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT0_TO interrupt masked (default)" />
      </BitField>
      <BitField start="9" size="1" name="CWT_ERR_IM" description="Character Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="CWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="CWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="10" size="1" name="RNACK_IM" description="Receiver NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RTE interrupt enabled" />
        <Enum name="1" start="0b1" description="RTE interrupt masked (default)" />
      </BitField>
      <BitField start="11" size="1" name="BWT_ERR_IM" description="Block Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="BWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="12" size="1" name="BGT_ERR_IM" description="Block Guard Time Error Interrupt">
        <Enum name="0" start="0b0" description="BGT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BGT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="13" size="1" name="GPCNT1_IM" description="General Purpose Counter 1 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT1_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT1_TO interrupt masked (default)" />
      </BitField>
      <BitField start="14" size="1" name="RX_DATA_IM" description="Receive Data Interrupt Mask">
        <Enum name="0" start="0b0" description="RX_DATA interrupt enabled" />
        <Enum name="1" start="0b1" description="RX_DATA interrupt masked (default)" />
      </BitField>
      <BitField start="15" size="1" name="PEF_IM" description="Parity Error Interrupt Mask">
        <Enum name="0" start="0b0" description="PEF interrupt enabled" />
        <Enum name="1" start="0b1" description="PEF interrupt masked (default)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="EMVSIM1_RX_THD" access="Read/Write" description="Receiver Threshold Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RDT" description="Receiver Data Threshold Value" />
      <BitField start="8" size="4" name="RNCK_THD" description="Receiver NACK Threshold Value">
        <Enum name="0" start="0b0000" description="Zero Threshold. RTE will not be set" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="EMVSIM1_TX_THD" access="Read/Write" description="Transmitter Threshold Register" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TDT" description="Transmitter Data Threshold Value" />
      <BitField start="8" size="4" name="TNCK_THD" description="Transmitter NACK Threshold Value">
        <Enum name="0" start="0b0000" description="TNTE will never be set; retransmission after NACK reception is disabled." />
        <Enum name="1" start="0b0001" description="TNTE will be set after 1 nack is received; 0 retransmissions occurs." />
        <Enum name="10" start="0b0010" description="TNTE will be set after 2 nacks are received; at most 1 retransmission occurs." />
        <Enum name="11" start="0b0011" description="TNTE will be set after 3 nacks are received; at most 2 retransmissions occurs." />
        <Enum name="1111" start="0b1111" description="TNTE will be set after 15 nacks are received; at most 14 retransmissions occurs." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="EMVSIM1_RX_STATUS" access="Read/Write" description="Receive Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RFO" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No overrun error has occurred (default)" />
        <Enum name="1" start="0b1" description="A byte was received when the received FIFO was already full" />
      </BitField>
      <BitField start="4" size="1" name="RX_DATA" description="Receive Data Interrupt Flag">
        <Enum name="0" start="0b0" description="No new byte is received" />
        <Enum name="1" start="0b1" description="New byte is received ans stored in Receive FIFO" />
      </BitField>
      <BitField start="5" size="1" name="RDTF" description="Receive Data Threshold Interrupt Flag">
        <Enum name="0" start="0b0" description="Number of unread bytes in receive FIFO less than the value set by RDT[3:0] (default)." />
        <Enum name="1" start="0b1" description="Number of unread bytes in receive FIFO greater or than equal to value set by RDT[3:0]." />
      </BitField>
      <BitField start="6" size="1" name="LRC_OK" description="LRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current LRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated LRC value matches the expected result (i.e. zero)." />
      </BitField>
      <BitField start="7" size="1" name="CRC_OK" description="CRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current CRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated CRC value matches the expected result." />
      </BitField>
      <BitField start="8" size="1" name="CWT_ERR" description="Character Wait Time Error Flag">
        <Enum name="0" start="0b0" description="No CWT violation has occurred (default)." />
        <Enum name="1" start="0b1" description="Time between two consecutive characters has exceeded the value in CHAR_WAIT." />
      </BitField>
      <BitField start="9" size="1" name="RTE" description="Received NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Number of NACKs generated by the receiver is less than the value programmed in RTH[3:0]" />
        <Enum name="1" start="0b1" description="Number of NACKs generated by the receiver is equal to the value programmed in RTH[3:0]" />
      </BitField>
      <BitField start="10" size="1" name="BWT_ERR" description="Block Wait Time Error Flag">
        <Enum name="0" start="0b0" description="Block wait time not exceeded" />
        <Enum name="1" start="0b1" description="Block wait time was exceeded" />
      </BitField>
      <BitField start="11" size="1" name="BGT_ERR" description="Block Guard Time Error Flag">
        <Enum name="0" start="0b0" description="Block guard time was sufficient" />
        <Enum name="1" start="0b1" description="Block guard time was too small" />
      </BitField>
      <BitField start="12" size="1" name="PEF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected" />
        <Enum name="1" start="0b1" description="Parity error detected" />
      </BitField>
      <BitField start="13" size="1" name="FEF" description="Frame Error Flag">
        <Enum name="0" start="0b0" description="No frame error detected" />
        <Enum name="1" start="0b1" description="Frame error detected" />
      </BitField>
      <BitField start="16" size="4" name="RX_WPTR" description="Receive FIFO Write Pointer Value" />
      <BitField start="24" size="5" name="RX_CNT" description="Receive FIFO Byte Count">
        <Enum name="0" start="0b00000" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="EMVSIM1_TX_STATUS" access="Read/Write" description="Transmitter Status Register" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TNTE" description="Transmit NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Transmit NACK threshold has not been reached (default)" />
        <Enum name="1" start="0b1" description="Transmit NACK threshold reached; transmitter frozen" />
      </BitField>
      <BitField start="3" size="1" name="TFE" description="Transmit FIFO Empty Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO is not empty" />
        <Enum name="1" start="0b1" description="Transmit FIFO is empty (default)" />
      </BitField>
      <BitField start="4" size="1" name="ETCF" description="Early Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="5" size="1" name="TCF" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF" description="Transmit FIFO Full Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO Full condition has not occurred (default)" />
        <Enum name="1" start="0b1" description="A Transmit FIFO Full condition has occurred" />
      </BitField>
      <BitField start="7" size="1" name="TDTF" description="Transmit Data Threshold Flag">
        <Enum name="0" start="0b0" description="Number of bytes in FIFO is greater than TDT[3:0], or bit has been cleared" />
        <Enum name="1" start="0b1" description="Number of bytes in FIFO is less than or equal to TDT[3:0] (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_TO" description="General Purpose Counter 0 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT0_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT0_VAL value" />
      </BitField>
      <BitField start="9" size="1" name="GPCNT1_TO" description="General Purpose Counter 1 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT1_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT1_VAL value" />
      </BitField>
      <BitField start="16" size="4" name="TX_RPTR" description="Transmit FIFO Read Pointer" />
      <BitField start="24" size="5" name="TX_CNT" description="Transmit FIFO Byte Count">
        <Enum name="0" start="0b00000" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="EMVSIM1_PCSR" access="Read/Write" description="Port Control and Status Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SAPD" description="Auto Power Down Enable">
        <Enum name="0" start="0b0" description="Auto power down disabled (default)" />
        <Enum name="1" start="0b1" description="Auto power down enabled" />
      </BitField>
      <BitField start="1" size="1" name="SVCC_EN" description="Vcc Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Voltage disabled (default)" />
        <Enum name="1" start="0b1" description="Smart Card Voltage enabled" />
      </BitField>
      <BitField start="2" size="1" name="VCCENP" description="VCC Enable Polarity Control">
        <Enum name="0" start="0b0" description="VCC_EN is active high. Polarity of SVCC_EN is unchanged." />
        <Enum name="1" start="0b1" description="VCC_EN is active low. Polarity of SVCC_EN is inverted." />
      </BitField>
      <BitField start="3" size="1" name="SRST" description="Reset to Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Reset is asserted (default)" />
        <Enum name="1" start="0b1" description="Smart Card Reset is de-asserted" />
      </BitField>
      <BitField start="4" size="1" name="SCEN" description="Clock Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Clock Disabled" />
        <Enum name="1" start="0b1" description="Smart Card Clock Enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCSP" description="Smart Card Clock Stop Polarity">
        <Enum name="0" start="0b0" description="Clock is logic 0 when stopped by SCEN" />
        <Enum name="1" start="0b1" description="Clock is logic 1 when stopped by SCEN" />
      </BitField>
      <BitField start="7" size="1" name="SPD" description="Auto Power Down Control">
        <Enum name="0" start="0b0" description="No effect (default)" />
        <Enum name="1" start="0b1" description="Start Auto Powerdown or Power Down is in progress" />
      </BitField>
      <BitField start="24" size="1" name="SPDIM" description="Smart Card Presence Detect Interrupt Mask">
        <Enum name="0" start="0b0" description="SIM presence detect interrupt is enabled" />
        <Enum name="1" start="0b1" description="SIM presence detect interrupt is masked (default)" />
      </BitField>
      <BitField start="25" size="1" name="SPDIF" description="Smart Card Presence Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No insertion or removal of Smart Card detected on Port (default)" />
        <Enum name="1" start="0b1" description="Insertion or removal of Smart Card detected on Port" />
      </BitField>
      <BitField start="26" size="1" name="SPDP" description="Smart Card Presence Detect Pin Status">
        <Enum name="0" start="0b0" description="SIM Presence Detect pin is logic low" />
        <Enum name="1" start="0b1" description="SIM Presence Detectpin is logic high" />
      </BitField>
      <BitField start="27" size="1" name="SPDES" description="SIM Presence Detect Edge Select">
        <Enum name="0" start="0b0" description="Falling edge on the pin (default)" />
        <Enum name="1" start="0b1" description="Rising edge on the pin" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="EMVSIM1_RX_BUF" access="ReadOnly" description="Receive Data Read Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_BYTE" description="Receive Data Byte Read" />
    </Register>
    <Register start="+0x30" size="4" name="EMVSIM1_TX_BUF" access="Read/Write" description="Transmit Data Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_BYTE" description="Transmit Data Byte" />
    </Register>
    <Register start="+0x34" size="4" name="EMVSIM1_TX_GETU" access="Read/Write" description="Transmitter Guard ETU Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GETU" description="Transmitter Guard Time Value in ETU">
        <Enum name="0" start="0b0" description="no additional ETUs inserted (default)" />
        <Enum name="1" start="0b1" description="1 additional ETU inserted" />
        <Enum name="11111110" start="0b11111110" description="254 additional ETUs inserted" />
        <Enum name="11111111" start="0b11111111" description="Subtracts one ETU by reducing the number of STOP bits from two to one" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="EMVSIM1_CWT_VAL" access="Read/Write" description="Character Wait Time Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CWT" description="Character Wait Time Value" />
    </Register>
    <Register start="+0x3C" size="4" name="EMVSIM1_BWT_VAL" access="Read/Write" description="Block Wait Time Value Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BWT" description="Block Wait Time Value" />
    </Register>
    <Register start="+0x40" size="4" name="EMVSIM1_BGT_VAL" access="Read/Write" description="Block Guard Time Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BGT" description="Block Guard Time Value" />
    </Register>
    <Register start="+0x44" size="4" name="EMVSIM1_GPCNT0_VAL" access="Read/Write" description="General Purpose Counter 0 Timeout Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT0" description="General Purpose Counter 0 Timeout Value" />
    </Register>
    <Register start="+0x48" size="4" name="EMVSIM1_GPCNT1_VAL" access="Read/Write" description="General Purpose Counter 1 Timeout Value" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT1" description="General Purpose Counter 1 Timeout Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="QuadSPI0" start="0x400DA000" description="QuadSPI">
    <Register start="+0" size="4" name="QuadSPI0_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0xF400C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWRSTSD" description="Software reset for Serial Flash domain">
        <Enum name="0" start="0b0" description="No action" />
        <Enum name="1" start="0b1" description="Serial Flash domain flops are reset. Does not reset configuration registers. It is advisable to reset both the serial flash domain and AHB domain at the same time. Resetting only one domain might lead to side effects. The software resets need the clock to be running to propagate to the design. The MCR[MDIS] should therefore be set to 0 when the software reset bits are asserted. Also, before they can be deasserted again (by setting MCR[SWRSTSD] to 0), it is recommended to set the MCR[MDIS] bit to 1. Once the software resets have been deasserted, the normal operation can be started by setting the MCR[MDIS] bit to 0." />
      </BitField>
      <BitField start="1" size="1" name="SWRSTHD" description="Software reset for AHB domain">
        <Enum name="0" start="0b0" description="No action" />
        <Enum name="1" start="0b1" description="AHB domain flops are reset. Does not reset configuration registers. It is advisable to reset both the serial flash domain and AHB domain at the same time. Resetting only one domain might lead to side effects. The software resets need the clock to be running to propagate to the design. The MCR[MDIS] should therefore be set to 0 when the software reset bits are asserted. Also, before they can be deasserted again (by setting MCR[SWRSTHD] to 0), it is recommended to set the MCR[MDIS] bit to 1. Once the software resets have been deasserted, the normal operation can be started by setting the MCR[MDIS] bit to 0." />
      </BitField>
      <BitField start="2" size="2" name="END_CFG" description="Defines the endianness of the QSPI module.For more details refer to Byte Ordering Endianess" />
      <BitField start="5" size="1" name="DQS_LAT_EN" description="DQS Latency Enable: This field is valid when latency is included in between read access from FLash in case when QSPI_MCR[DQS_EN] is 1">
        <Enum name="0" start="0b0" description="DQS Latency disabled" />
        <Enum name="1" start="0b1" description="DQS feature with latency included enabled" />
      </BitField>
      <BitField start="6" size="1" name="DQS_EN" description="DQS enable: This field is valid for both SDR and DDR mode">
        <Enum name="0" start="0b0" description="DQS disabled." />
        <Enum name="1" start="0b1" description="DQS enabled- When enabled, the incoming data is sampled on both the edges of DQS input when QSPI_MCR[DDR_EN] is set, else, on only one edge when QSPI_MCR[DDR_EN] is 0. The QSPI_SMPR[DDR_SMP] values are ignored." />
      </BitField>
      <BitField start="7" size="1" name="DDR_EN" description="DDR mode enable:">
        <Enum name="0" start="0b0" description="2x and 4x clocks are disabled for SDR instructions only" />
        <Enum name="1" start="0b1" description="2x and 4x clocks are enabled supports both SDR and DDR instruction." />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="Clear RX FIFO. Invalidate the RX Buffer. This is a self-clearing field.">
        <Enum name="0" start="0b0" description="No action." />
        <Enum name="1" start="0b1" description="Read and write pointers of the RX Buffer are reset to 0. QSPI_RBSR[RDBFL] is reset to 0." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO/Buffer. Invalidate the TX Buffer content. This is a self-clearing field.">
        <Enum name="0" start="0b0" description="No action." />
        <Enum name="1" start="0b1" description="Read and write pointers of the TX Buffer are reset to 0. QSPI_TBSR[TRCTR] is reset to 0." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enable QuadSPI clocks." />
        <Enum name="1" start="0b1" description="Allow external logic to disable QuadSPI clocks." />
      </BitField>
      <BitField start="24" size="8" name="SCLKCFG" description="Serial Clock Configuration" />
    </Register>
    <Register start="+0x8" size="4" name="QuadSPI0_IPCR" access="Read/Write" description="IP Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDATSZ" description="IP data transfer size: Defines the data transfer size in bytes of the IP command." />
      <BitField start="16" size="1" name="PAR_EN" description="When set, a transaction to two serial flash devices is triggered in parallel mode" />
      <BitField start="24" size="4" name="SEQID" description="Points to a sequence in the Look-up-table" />
    </Register>
    <Register start="+0xC" size="4" name="QuadSPI0_FLSHCR" access="Read/Write" description="Flash Configuration Register" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TCSS" description="Serial flash CS setup time in terms of serial flash clock cycles" />
      <BitField start="8" size="4" name="TCSH" description="Serial flash CS hold time in terms of serial flash clock cycles" />
      <BitField start="16" size="2" name="TDH" description="Serial flash Data In hold time: This helps in meeting the Data In Hold time requirement of a Flash">
        <Enum name="00" start="0b00" description="Data aligned with the posedge of Internal reference clock of QuadSPI" />
        <Enum name="01" start="0b01" description="Data aligned with 2x serial flash half clock" />
        <Enum name="10" start="0b10" description="Data aligned with 4x serial flash half clock" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="QuadSPI0_BUF0CR" access="Read/Write" description="Buffer0 Configuration Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID: The ID of the AHB master associated with BUFFER0" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
      <BitField start="31" size="1" name="HP_EN" description="High Priority Enable: When set, the master associated with this buffer is assigned a priority higher than the rest of the masters" />
    </Register>
    <Register start="+0x14" size="4" name="QuadSPI0_BUF1CR" access="Read/Write" description="Buffer1 Configuration Register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID: The ID of the AHB master associated with BUFFER1" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
    </Register>
    <Register start="+0x18" size="4" name="QuadSPI0_BUF2CR" access="Read/Write" description="Buffer2 Configuration Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID: The ID of the AHB master associated with BUFFER2" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
    </Register>
    <Register start="+0x1C" size="4" name="QuadSPI0_BUF3CR" access="Read/Write" description="Buffer3 Configuration Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID: The ID of the AHB master associated with BUFFER3" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
      <BitField start="31" size="1" name="ALLMST" description="All master enable: When set, buffer3 acts as an all-master buffer" />
    </Register>
    <Register start="+0x20" size="4" name="QuadSPI0_BFGENCR" access="Read/Write" description="Buffer Generic Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="SEQID" description="Points to a sequence in the Look-up-table" />
      <BitField start="16" size="1" name="PAR_EN" description="When set, a transaction to two serial flash devices is triggered in parallel mode" />
    </Register>
    <Register start="+0x24" size="4" name="QuadSPI0_SOCCR" access="Read/Write" description="SOC Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="QSPISRC" description="QSPI clock source select">
        <Enum name="000" start="0b000" description="Core/system clock" />
        <Enum name="001" start="0b001" description="MCGFLL clock" />
        <Enum name="010" start="0b010" description="MCGPLL clock" />
        <Enum name="011" start="0b011" description="MCGPLL 2x clock (DDR mode specific)" />
        <Enum name="100" start="0b100" description="IRC48M clock" />
        <Enum name="101" start="0b101" description="OSCERCLK clock" />
        <Enum name="110" start="0b110" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="8" size="1" name="DQSLPEN" description="When this bit is set the internal generated DQS is selected and looped back to QuadSPI, without going to DQS pad. DQSPADLPEN should be cleared when this bit is set.">
        <Enum name="0" start="0b0" description="DQS loop back is disabled" />
        <Enum name="1" start="0b1" description="DQS loop back is enabled" />
      </BitField>
      <BitField start="9" size="1" name="DQSPADLPEN" description="When this bit is set the internal generated DQS will be sent to the DQS pad first and then looped back to QuadSPI. DQSLPEN should be cleared when this bit is set.">
        <Enum name="0" start="0b0" description="DQS loop back from DQS pad is disabled" />
        <Enum name="1" start="0b1" description="DQS loop back from DQS pad is enabled" />
      </BitField>
      <BitField start="10" size="2" name="DQSPHASEL" description="Select phase shift for internal DQS generation. These bits are always zero in SDR mode.">
        <Enum name="00" start="0b00" description="No phase shift" />
        <Enum name="01" start="0b01" description="Select 45 degree phase shift" />
        <Enum name="10" start="0b10" description="Select 90 degree phase shift" />
        <Enum name="11" start="0b11" description="Select 135 degree phase shift" />
      </BitField>
      <BitField start="12" size="1" name="DQSINVSEL" description="Select clock source for internal DQS generation">
        <Enum name="0" start="0b0" description="Use 1x internal reference clock for the DQS generation" />
        <Enum name="1" start="0b1" description="Use inverse 1x internal reference clock for the DQS generation" />
      </BitField>
      <BitField start="13" size="1" name="CK2EN" description="Flash CK2 clock pin enable">
        <Enum name="0" start="0b0" description="CK2 flash clock is disabled" />
        <Enum name="1" start="0b1" description="CK2 flash clock is enabled" />
      </BitField>
      <BitField start="14" size="1" name="DIFFCKEN" description="Differential flash clock pins enable">
        <Enum name="0" start="0b0" description="Differential flash clock is disabled" />
        <Enum name="1" start="0b1" description="Differential flash clock is enabled" />
      </BitField>
      <BitField start="15" size="1" name="OCTEN" description="Octal data pins enable">
        <Enum name="0" start="0b0" description="QSPI0B_DATAx pins are assigned to QSPI Port B" />
        <Enum name="1" start="0b1" description="QSPI0B_DATAx pins are assigned to QSPI Port A" />
      </BitField>
      <BitField start="16" size="6" name="DLYTAPSELA" description="Delay chain tap number selection for QSPI Port A DQS">
        <Enum name="000000" start="0b0" description="Select 1 delay chain tap" />
        <Enum name="000001" start="0b1" description="Select 2 delay chain tap" />
        <Enum name="0000010" start="0b10" description="Select 3 delay chain tap" />
        <Enum name="0000011" start="0b11" description="Select 4 delay chain tap" />
        <Enum name="00000100" start="0b100" description="Select 5 delay chain tap" />
        <Enum name="00000101" start="0b101" description="Select 6 delay chain tap" />
        <Enum name="00000110" start="0b110" description="Select 7 delay chain tap" />
        <Enum name="00000111" start="0b111" description="Select 8 delay chain tap" />
        <Enum name="000001000" start="0b1000" description="Select 9 delay chain tap" />
        <Enum name="000001001" start="0b1001" description="Select 10 delay chain tap" />
        <Enum name="000001010" start="0b1010" description="Select 11 delay chain tap" />
        <Enum name="000001011" start="0b1011" description="Select 12 delay chain tap" />
        <Enum name="000001100" start="0b1100" description="Select 13 delay chain tap" />
        <Enum name="000001101" start="0b1101" description="Select 14 delay chain tap" />
        <Enum name="000001110" start="0b1110" description="Select 15 delay chain tap" />
        <Enum name="000001111" start="0b1111" description="Select 16 delay chain tap" />
        <Enum name="0000010000" start="0b10000" description="Select 17 delay chain tap" />
        <Enum name="0000010001" start="0b10001" description="Select 18 delay chain tap" />
        <Enum name="0000010010" start="0b10010" description="Select 19 delay chain tap" />
        <Enum name="0000010011" start="0b10011" description="Select 20 delay chain tap" />
        <Enum name="0000010100" start="0b10100" description="Select 21 delay chain tap" />
        <Enum name="0000010101" start="0b10101" description="Select 22 delay chain tap" />
        <Enum name="0000010110" start="0b10110" description="Select 23 delay chain tap" />
        <Enum name="0000010111" start="0b10111" description="Select 24 delay chain tap" />
        <Enum name="0000011000" start="0b11000" description="Select 25 delay chain tap" />
        <Enum name="0000011001" start="0b11001" description="Select 26 delay chain tap" />
        <Enum name="0000011010" start="0b11010" description="Select 27 delay chain tap" />
        <Enum name="0000011011" start="0b11011" description="Select 28 delay chain tap" />
        <Enum name="0000011100" start="0b11100" description="Select 29 delay chain tap" />
        <Enum name="0000011101" start="0b11101" description="Select 30 delay chain tap" />
        <Enum name="0000011110" start="0b11110" description="Select 31 delay chain tap" />
        <Enum name="0000011111" start="0b11111" description="Select 32 delay chain tap" />
        <Enum name="00000100000" start="0b100000" description="Select 33 delay chain tap" />
        <Enum name="00000100001" start="0b100001" description="Select 34 delay chain tap" />
        <Enum name="00000100010" start="0b100010" description="Select 35 delay chain tap" />
        <Enum name="00000100011" start="0b100011" description="Select 36 delay chain tap" />
        <Enum name="00000100100" start="0b100100" description="Select 37 delay chain tap" />
        <Enum name="00000100101" start="0b100101" description="Select 38 delay chain tap" />
        <Enum name="00000100110" start="0b100110" description="Select 39 delay chain tap" />
        <Enum name="00000100111" start="0b100111" description="Select 40 delay chain tap" />
        <Enum name="00000101000" start="0b101000" description="Select 41 delay chain tap" />
        <Enum name="00000101001" start="0b101001" description="Select 42 delay chain tap" />
        <Enum name="00000101010" start="0b101010" description="Select 43 delay chain tap" />
        <Enum name="00000101011" start="0b101011" description="Select 44 delay chain tap" />
        <Enum name="00000101100" start="0b101100" description="Select 45 delay chain tap" />
        <Enum name="00000101101" start="0b101101" description="Select 46 delay chain tap" />
        <Enum name="00000101110" start="0b101110" description="Select 47 delay chain tap" />
        <Enum name="00000101111" start="0b101111" description="Select 48 delay chain tap" />
        <Enum name="00000110000" start="0b110000" description="Select 49 delay chain tap" />
        <Enum name="00000110001" start="0b110001" description="Select 50 delay chain tap" />
        <Enum name="00000110010" start="0b110010" description="Select 51 delay chain tap" />
        <Enum name="00000110011" start="0b110011" description="Select 52 delay chain tap" />
        <Enum name="00000110100" start="0b110100" description="Select 53 delay chain tap" />
        <Enum name="00000110101" start="0b110101" description="Select 54 delay chain tap" />
        <Enum name="00000110110" start="0b110110" description="Select 55 delay chain tap" />
        <Enum name="00000110111" start="0b110111" description="Select 56 delay chain tap" />
        <Enum name="00000111000" start="0b111000" description="Select 57 delay chain tap" />
        <Enum name="00000111001" start="0b111001" description="Select 58 delay chain tap" />
        <Enum name="00000111010" start="0b111010" description="Select 59 delay chain tap" />
        <Enum name="00000111011" start="0b111011" description="Select 60 delay chain tap" />
        <Enum name="00000111100" start="0b111100" description="Select 61 delay chain tap" />
        <Enum name="00000111101" start="0b111101" description="Select 62 delay chain tap" />
        <Enum name="00000111110" start="0b111110" description="Select 63 delay chain tap" />
        <Enum name="00000111111" start="0b111111" description="Select 64 delay chain tap" />
      </BitField>
      <BitField start="24" size="6" name="DLYTAPSELB" description="Delay chain tap number selection for QSPI Port B DQS">
        <Enum name="000000" start="0b0" description="Select 1 delay chain tap" />
        <Enum name="000001" start="0b1" description="Select 2 delay chain tap" />
        <Enum name="0000010" start="0b10" description="Select 3 delay chain tap" />
        <Enum name="0000011" start="0b11" description="Select 4 delay chain tap" />
        <Enum name="00000100" start="0b100" description="Select 5 delay chain tap" />
        <Enum name="00000101" start="0b101" description="Select 6 delay chain tap" />
        <Enum name="00000110" start="0b110" description="Select 7 delay chain tap" />
        <Enum name="00000111" start="0b111" description="Select 8 delay chain tap" />
        <Enum name="000001000" start="0b1000" description="Select 9 delay chain tap" />
        <Enum name="000001001" start="0b1001" description="Select 10 delay chain tap" />
        <Enum name="000001010" start="0b1010" description="Select 11 delay chain tap" />
        <Enum name="000001011" start="0b1011" description="Select 12 delay chain tap" />
        <Enum name="000001100" start="0b1100" description="Select 13 delay chain tap" />
        <Enum name="000001101" start="0b1101" description="Select 14 delay chain tap" />
        <Enum name="000001110" start="0b1110" description="Select 15 delay chain tap" />
        <Enum name="000001111" start="0b1111" description="Select 16 delay chain tap" />
        <Enum name="0000010000" start="0b10000" description="Select 17 delay chain tap" />
        <Enum name="0000010001" start="0b10001" description="Select 18 delay chain tap" />
        <Enum name="0000010010" start="0b10010" description="Select 19 delay chain tap" />
        <Enum name="0000010011" start="0b10011" description="Select 20 delay chain tap" />
        <Enum name="0000010100" start="0b10100" description="Select 21 delay chain tap" />
        <Enum name="0000010101" start="0b10101" description="Select 22 delay chain tap" />
        <Enum name="0000010110" start="0b10110" description="Select 23 delay chain tap" />
        <Enum name="0000010111" start="0b10111" description="Select 24 delay chain tap" />
        <Enum name="0000011000" start="0b11000" description="Select 25 delay chain tap" />
        <Enum name="0000011001" start="0b11001" description="Select 26 delay chain tap" />
        <Enum name="0000011010" start="0b11010" description="Select 27 delay chain tap" />
        <Enum name="0000011011" start="0b11011" description="Select 28 delay chain tap" />
        <Enum name="0000011100" start="0b11100" description="Select 29 delay chain tap" />
        <Enum name="0000011101" start="0b11101" description="Select 30 delay chain tap" />
        <Enum name="0000011110" start="0b11110" description="Select 31 delay chain tap" />
        <Enum name="0000011111" start="0b11111" description="Select 32 delay chain tap" />
        <Enum name="00000100000" start="0b100000" description="Select 33 delay chain tap" />
        <Enum name="00000100001" start="0b100001" description="Select 34 delay chain tap" />
        <Enum name="00000100010" start="0b100010" description="Select 35 delay chain tap" />
        <Enum name="00000100011" start="0b100011" description="Select 36 delay chain tap" />
        <Enum name="00000100100" start="0b100100" description="Select 37 delay chain tap" />
        <Enum name="00000100101" start="0b100101" description="Select 38 delay chain tap" />
        <Enum name="00000100110" start="0b100110" description="Select 39 delay chain tap" />
        <Enum name="00000100111" start="0b100111" description="Select 40 delay chain tap" />
        <Enum name="00000101000" start="0b101000" description="Select 41 delay chain tap" />
        <Enum name="00000101001" start="0b101001" description="Select 42 delay chain tap" />
        <Enum name="00000101010" start="0b101010" description="Select 43 delay chain tap" />
        <Enum name="00000101011" start="0b101011" description="Select 44 delay chain tap" />
        <Enum name="00000101100" start="0b101100" description="Select 45 delay chain tap" />
        <Enum name="00000101101" start="0b101101" description="Select 46 delay chain tap" />
        <Enum name="00000101110" start="0b101110" description="Select 47 delay chain tap" />
        <Enum name="00000101111" start="0b101111" description="Select 48 delay chain tap" />
        <Enum name="00000110000" start="0b110000" description="Select 49 delay chain tap" />
        <Enum name="00000110001" start="0b110001" description="Select 50 delay chain tap" />
        <Enum name="00000110010" start="0b110010" description="Select 51 delay chain tap" />
        <Enum name="00000110011" start="0b110011" description="Select 52 delay chain tap" />
        <Enum name="00000110100" start="0b110100" description="Select 53 delay chain tap" />
        <Enum name="00000110101" start="0b110101" description="Select 54 delay chain tap" />
        <Enum name="00000110110" start="0b110110" description="Select 55 delay chain tap" />
        <Enum name="00000110111" start="0b110111" description="Select 56 delay chain tap" />
        <Enum name="00000111000" start="0b111000" description="Select 57 delay chain tap" />
        <Enum name="00000111001" start="0b111001" description="Select 58 delay chain tap" />
        <Enum name="00000111010" start="0b111010" description="Select 59 delay chain tap" />
        <Enum name="00000111011" start="0b111011" description="Select 60 delay chain tap" />
        <Enum name="00000111100" start="0b111100" description="Select 61 delay chain tap" />
        <Enum name="00000111101" start="0b111101" description="Select 62 delay chain tap" />
        <Enum name="00000111110" start="0b111110" description="Select 63 delay chain tap" />
        <Enum name="00000111111" start="0b111111" description="Select 64 delay chain tap" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="QuadSPI0_BUF0IND" access="Read/Write" description="Buffer0 Top Index Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="TPINDX0" description="Top index of buffer 0." />
    </Register>
    <Register start="+0x34" size="4" name="QuadSPI0_BUF1IND" access="Read/Write" description="Buffer1 Top Index Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="TPINDX1" description="Top index of buffer 1." />
    </Register>
    <Register start="+0x38" size="4" name="QuadSPI0_BUF2IND" access="Read/Write" description="Buffer2 Top Index Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="TPINDX2" description="Top index of buffer 2." />
    </Register>
    <Register start="+0x100" size="4" name="QuadSPI0_SFAR" access="Read/Write" description="Serial Flash Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SFADR" description="Serial Flash Address. The register content is used as byte address for all following IP Commands." />
    </Register>
    <Register start="+0x104" size="4" name="QuadSPI0_SFACR" access="Read/Write" description="Serial Flash Address Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CAS" description="Column Address Space" />
      <BitField start="16" size="1" name="WA" description="Word Addressable">
        <Enum name="0" start="0b0" description="Byte addressable serial flash mode." />
        <Enum name="1" start="0b1" description="Word (2 byte) addressable serial flash mode." />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="QuadSPI0_SMPR" access="Read/Write" description="Sampling Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HSENA" description="Half Speed serial flash clock Enable">
        <Enum name="0" start="0b0" description="Disable divide by 2 of serial flash clock for half speed commands" />
        <Enum name="1" start="0b1" description="Enable divide by 2 of serial flash clock for half speed commands" />
      </BitField>
      <BitField start="1" size="1" name="HSPHS" description="Half Speed Phase selection for SDR instructions.">
        <Enum name="0" start="0b0" description="Select sampling at non-inverted clock" />
        <Enum name="1" start="0b1" description="Select sampling at inverted clock" />
      </BitField>
      <BitField start="2" size="1" name="HSDLY" description="Half Speed Delay selection for SDR instructions.">
        <Enum name="0" start="0b0" description="One clock cycle delay" />
        <Enum name="1" start="0b1" description="Two clock cycle delay" />
      </BitField>
      <BitField start="5" size="1" name="FSPHS" description="Full Speed Phase selection for SDR instructions.">
        <Enum name="0" start="0b0" description="Select sampling at non-inverted clock" />
        <Enum name="1" start="0b1" description="Select sampling at inverted clock. This bit is also used in DQS mode and ignored when using non-DQS DDR instructions." />
      </BitField>
      <BitField start="6" size="1" name="FSDLY" description="Full Speed Delay selection for SDR instructions. Select the delay with respect to the reference edge for the sample point valid for full speed commands:">
        <Enum name="0" start="0b0" description="One clock cycle delay" />
        <Enum name="1" start="0b1" description="Two clock cycles delay. This bit is also used in DQS mode and ignored when using non-DQS DDR instructions." />
      </BitField>
      <BitField start="16" size="3" name="DDRSMP" description="DDR Sampling point" />
    </Register>
    <Register start="+0x10C" size="4" name="QuadSPI0_RBSR" access="ReadOnly" description="RX Buffer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="RDBFL" description="RX Buffer Fill Level, indicates how many entries of 4 bytes are still available in the RX Buffer" />
      <BitField start="16" size="16" name="RDCTR" description="Read Counter, indicates how many entries of 4 bytes have been removed from the RX Buffer" />
    </Register>
    <Register start="+0x110" size="4" name="QuadSPI0_RBCT" access="Read/Write" description="RX Buffer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WMRK" description="RX Buffer Watermark: This field determines when the readout action of the RX Buffer is triggered" />
      <BitField start="8" size="1" name="RXBRD" description="RX Buffer Readout: This bit specifies the access scheme for the RX Buffer readout.">
        <Enum name="0" start="0b0" description="RX Buffer content is read using the AHB Bus registers QSPI_ARDB0 to QSPI_ARDB15. For details, refer to Exclusive Access to Serial Flash for AHB Commands." />
        <Enum name="1" start="0b1" description="RX Buffer content is read using the IP Bus registers QSPI_RBDR0 to QSPI_RBDR15." />
      </BitField>
    </Register>
    <Register start="+0x150" size="4" name="QuadSPI0_TBSR" access="ReadOnly" description="TX Buffer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="TRBFL" description="TX Buffer Fill Level" />
      <BitField start="16" size="16" name="TRCTR" description="Transmit Counter" />
    </Register>
    <Register start="+0x154" size="4" name="QuadSPI0_TBDR" access="Read/Write" description="TX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data On write access the data is written into the next available entry of the TX Buffer and the QPSI_TBSR[TRBFL] field is updated accordingly" />
    </Register>
    <Register start="+0x158" size="4" name="QuadSPI0_TBCT" access="Read/Write" description="Tx Buffer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WMRK" description="Determines the watermark for the TX Buffer" />
    </Register>
    <Register start="+0x15C" size="4" name="QuadSPI0_SR" access="ReadOnly" description="Status Register" reset_value="0x2003800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BUSY" description="Module Busy: Asserted when module is currently busy handling a transaction to an external flash device" />
      <BitField start="1" size="1" name="IP_ACC" description="IP Access: Asserted when transaction currently executed was initiated by IP bus." />
      <BitField start="2" size="1" name="AHB_ACC" description="AHB Access: Asserted when the transaction currently executed was initiated by AHB bus." />
      <BitField start="5" size="1" name="AHBGNT" description="AHB Command priority Granted: Asserted when another module has been granted priority of AHB Commands against IP Commands" />
      <BitField start="6" size="1" name="AHBTRN" description="AHB Access Transaction pending: Asserted when there is a pending request on the AHB interface" />
      <BitField start="7" size="1" name="AHB0NE" description="AHB 0 Buffer Not Empty: Asserted when AHB 0 buffer contains data." />
      <BitField start="8" size="1" name="AHB1NE" description="AHB 1 Buffer Not Empty: Asserted when AHB 1 buffer contains data." />
      <BitField start="9" size="1" name="AHB2NE" description="AHB 2 Buffer Not Empty: Asserted when AHB 2 buffer contains data." />
      <BitField start="10" size="1" name="AHB3NE" description="AHB 3 Buffer Not Empty: Asserted when AHB 3 buffer contains data." />
      <BitField start="11" size="1" name="AHB0FUL" description="AHB 0 Buffer Full: Asserted when AHB 0 buffer is full." />
      <BitField start="12" size="1" name="AHB1FUL" description="AHB 1 Buffer Full: Asserted when AHB 1 buffer is full." />
      <BitField start="13" size="1" name="AHB2FUL" description="AHB 2 Buffer Full: Asserted when AHB 2 buffer is full." />
      <BitField start="14" size="1" name="AHB3FUL" description="AHB 3 Buffer Full: Asserted when AHB 3 buffer is full." />
      <BitField start="16" size="1" name="RXWE" description="RX Buffer Watermark Exceeded: Asserted when the number of valid entries in the RX Buffer exceeds the number given in the QSPI_RBCT[WMRK] field" />
      <BitField start="19" size="1" name="RXFULL" description="RX Buffer Full: Asserted when the RX Buffer is full, i" />
      <BitField start="23" size="1" name="RXDMA" description="RX Buffer DMA: Asserted when RX Buffer read out via DMA is active i.e DMA is requested or running." />
      <BitField start="24" size="1" name="TXEDA" description="Tx Buffer Enough Data Available" />
      <BitField start="25" size="1" name="TXWA" description="TX Buffer watermark Available" />
      <BitField start="26" size="1" name="TXDMA" description="TXDMA" />
      <BitField start="27" size="1" name="TXFULL" description="TX Buffer Full: Asserted when no more data can be stored." />
      <BitField start="29" size="3" name="DLPSMP" description="Data learning pattern sampling point: The sampling point found by the controller with the data learning pattern" />
    </Register>
    <Register start="+0x160" size="4" name="QuadSPI0_FR" access="Read/Write" description="Flag Register" reset_value="0x8000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TFF" description="IP Command Transaction Finished Flag: Set when the QuadSPI module has finished a running IP Command" />
      <BitField start="4" size="1" name="IPGEF" description="IP Command Trigger during AHB Grant Error Flag: Set when the following condition occurs: A write access occurs to the QSPI_IPCR[SEQID] field and the QSPI_SR[AHBGNT] bit is set" />
      <BitField start="6" size="1" name="IPIEF" description="IP Command Trigger could not be executed Error Flag" />
      <BitField start="7" size="1" name="IPAEF" description="IP Command Trigger during AHB Access Error Flag" />
      <BitField start="11" size="1" name="IUEF" description="IP Command Usage Error Flag: Set when in parallel flash mode the execution of an IP Command is started with more than one pad enabled and the sequence pointed to by the sequence ID contains a WRITE or a WRITE_DDR command" />
      <BitField start="12" size="1" name="ABOF" description="AHB Buffer Overflow Flag: Set when the size of the AHB access exceeds the size of the AHB buffer" />
      <BitField start="13" size="1" name="AIBSEF" description="AHB Illegal Burst Size Error Flag: Set whenever the total burst size(size x beat) of an AHB transaction is greater than the prefetch data size" />
      <BitField start="14" size="1" name="AITEF" description="AHB Illegal transaction error flag" />
      <BitField start="15" size="1" name="ABSEF" description="AHB Sequence Error Flag: Set when the execution of an AHB Command is started with a WRITE or WRITE_DDR Command in the sequence pointed to by the QSPI_BUFxCR register" />
      <BitField start="16" size="1" name="RBDF" description="RX Buffer Drain Flag: Will be set if the QuadSPI_SR[RXWE] status bit is asserted" />
      <BitField start="17" size="1" name="RBOF" description="RX Buffer Overflow Flag: Set when not all the data read from the serial flash device could be pushed into the RX Buffer" />
      <BitField start="23" size="1" name="ILLINE" description="Illegal Instruction Error Flag: Set when an illegal instruction is encountered by the controller in any of the sequences" />
      <BitField start="26" size="1" name="TBUF" description="TX Buffer Underrun Flag: Set when the module tried to pull data although TX Buffer was emptyor the buffer contains less than 128bits of data" />
      <BitField start="27" size="1" name="TBFF" description="TX Buffer Fill Flag: Before writing to the TX buffer, this bit should be cleared" />
      <BitField start="31" size="1" name="DLPFF" description="Data Learning Pattern Failure Flag: Set when DATA_LEARN instruction was encountered in a sequence but no sampling point was found for the data learning patternin case only 8 bit data learning is requested for non DQS mode" />
    </Register>
    <Register start="+0x164" size="4" name="QuadSPI0_RSER" access="Read/Write" description="Interrupt and DMA Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TFIE" description="Transaction Finished Interrupt Enable">
        <Enum name="0" start="0b0" description="No TFF interrupt will be generated" />
        <Enum name="1" start="0b1" description="TFF interrupt will be generated" />
      </BitField>
      <BitField start="4" size="1" name="IPGEIE" description="IP Command Trigger during AHB Grant Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IPGEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IPGEF interrupt will be generated" />
      </BitField>
      <BitField start="6" size="1" name="IPIEIE" description="IP Command Trigger during IP Access Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IPIEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IPIEF interrupt will be generated" />
      </BitField>
      <BitField start="7" size="1" name="IPAEIE" description="IP Command Trigger during AHB Access Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IPAEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IPAEF interrupt will be generated" />
      </BitField>
      <BitField start="11" size="1" name="IUEIE" description="IP Command Usage Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IUEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IUEF interrupt will be generated" />
      </BitField>
      <BitField start="12" size="1" name="ABOIE" description="AHB Buffer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="No ABOF interrupt will be generated" />
        <Enum name="1" start="0b1" description="ABOF interrupt will be generated" />
      </BitField>
      <BitField start="13" size="1" name="AIBSIE" description="AHB Illegal Burst Size Interrupt Enable">
        <Enum name="0" start="0b0" description="No AIBSEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="AIBSEF interrupt will be generated" />
      </BitField>
      <BitField start="14" size="1" name="AITIE" description="AHB Illegal transaction interrupt enable.">
        <Enum name="0" start="0b0" description="No AITEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="AITEF interrupt will be generated" />
      </BitField>
      <BitField start="15" size="1" name="ABSEIE" description="AHB Sequence Error Interrupt Enable: Triggered by ABSEF flags of QSPI_FR">
        <Enum name="0" start="0b0" description="No ABSEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="ABSEF interrupt will be generated" />
      </BitField>
      <BitField start="16" size="1" name="RBDIE" description="RX Buffer Drain Interrupt Enable: Enables generation of IRQ requests for RX Buffer Drain">
        <Enum name="0" start="0b0" description="No RBDF interrupt will be generated" />
        <Enum name="1" start="0b1" description="RBDF Interrupt will be generated" />
      </BitField>
      <BitField start="17" size="1" name="RBOIE" description="RX Buffer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="No RBOF interrupt will be generated" />
        <Enum name="1" start="0b1" description="RBOF interrupt will be generated" />
      </BitField>
      <BitField start="21" size="1" name="RBDDE" description="RX Buffer Drain DMA Enable: Enables generation of DMA requests for RX Buffer Drain">
        <Enum name="0" start="0b0" description="No DMA request will be generated" />
        <Enum name="1" start="0b1" description="DMA request will be generated" />
      </BitField>
      <BitField start="23" size="1" name="ILLINIE" description="Illegal Instruction Error Interrupt Enable. Triggered by ILLINE flag in QSPI_FR">
        <Enum name="0" start="0b0" description="No ILLINE interrupt will be generated" />
        <Enum name="1" start="0b1" description="ILLINE interrupt will be generated" />
      </BitField>
      <BitField start="25" size="1" name="TBFDE" description="TX Buffer Fill DMA Enable">
        <Enum name="0" start="0b0" description="No DMA request will be generated" />
        <Enum name="1" start="0b1" description="DMA request will be generated" />
      </BitField>
      <BitField start="26" size="1" name="TBUIE" description="TX Buffer Underrun Interrupt Enable">
        <Enum name="0" start="0b0" description="No TBUF interrupt will be generated" />
        <Enum name="1" start="0b1" description="TBUF interrupt will be generated" />
      </BitField>
      <BitField start="27" size="1" name="TBFIE" description="TX Buffer Fill Interrupt Enable">
        <Enum name="0" start="0b0" description="No TBFF interrupt will be generated" />
        <Enum name="1" start="0b1" description="TBFF interrupt will be generated" />
      </BitField>
      <BitField start="31" size="1" name="DLPFIE" description="Data Learning Pattern Failure Interrupt enable . Triggered by DLPFF flag in QSPI_FR register">
        <Enum name="0" start="0b0" description="No DLPFF interrupt will be generated" />
        <Enum name="1" start="0b1" description="DLPFF interrupt will be generated" />
      </BitField>
    </Register>
    <Register start="+0x168" size="4" name="QuadSPI0_SPNDST" access="ReadOnly" description="Sequence Suspend Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUSPND" description="When set, it signifies that a sequence is in suspended state" />
      <BitField start="6" size="2" name="SPDBUF" description="Suspended Buffer: Provides the suspended buffer number. Valid only when SUSPND is set to 1'b1" />
      <BitField start="9" size="6" name="DATLFT" description="Data left: Provides information about the amount of data left to be read in the suspended sequence" />
    </Register>
    <Register start="+0x16C" size="4" name="QuadSPI0_SPTRCLR" access="Read/Write" description="Sequence Pointer Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BFPTRC" description="Buffer Pointer Clear: 1: Clears the sequence pointer for AHB accesses as defined in QuadSPI_BFGENCR" />
      <BitField start="8" size="1" name="IPPTRC" description="IP Pointer Clear: 1: Clears the sequence pointer for IP accesses as defined in QuadSPI_IPCR This is a self-clearing field" />
    </Register>
    <Register start="+0x180" size="4" name="QuadSPI0_SFA1AD" access="Read/Write" description="Serial Flash A1 Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADA1" description="Top address for Serial Flash A1. In effect, TPADxx is the first location of the next memory." />
    </Register>
    <Register start="+0x184" size="4" name="QuadSPI0_SFA2AD" access="Read/Write" description="Serial Flash A2 Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADA2" description="Top address for Serial Flash A2. In effect, TPxxAD is the first location of the next memory." />
    </Register>
    <Register start="+0x188" size="4" name="QuadSPI0_SFB1AD" access="Read/Write" description="Serial Flash B1Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADB1" description="Top address for Serial Flash B1.In effect, TPxxAD is the first location of the next memory." />
    </Register>
    <Register start="+0x18C" size="4" name="QuadSPI0_SFB2AD" access="Read/Write" description="Serial Flash B2Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADB2" description="Top address for Serial Flash B2. In effect, TPxxAD is the first location of the next memory." />
    </Register>
    <Register start="+0x190" size="4" name="QuadSPI0_DLPR" access="Read/Write" description="Data Learn Pattern Register" reset_value="0xAA553443" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DLPV" description="Data Learning Pattern Value: This value is used for data learning in DDR and DQS mode" />
    </Register>
    <Register start="+0x200+0" size="4" name="QuadSPI0_RBDR0" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+4" size="4" name="QuadSPI0_RBDR1" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+8" size="4" name="QuadSPI0_RBDR2" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+12" size="4" name="QuadSPI0_RBDR3" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+16" size="4" name="QuadSPI0_RBDR4" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+20" size="4" name="QuadSPI0_RBDR5" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+24" size="4" name="QuadSPI0_RBDR6" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+28" size="4" name="QuadSPI0_RBDR7" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+32" size="4" name="QuadSPI0_RBDR8" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+36" size="4" name="QuadSPI0_RBDR9" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+40" size="4" name="QuadSPI0_RBDR10" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+44" size="4" name="QuadSPI0_RBDR11" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+48" size="4" name="QuadSPI0_RBDR12" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+52" size="4" name="QuadSPI0_RBDR13" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+56" size="4" name="QuadSPI0_RBDR14" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+60" size="4" name="QuadSPI0_RBDR15" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x300" size="4" name="QuadSPI0_LUTKEY" access="Read/Write" description="LUT Key Register" reset_value="0x5AF05AF0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="The key to lock or unlock the LUT. The KEY is 0x5AF05AF0. The read value is always 0x5AF05AF0" />
    </Register>
    <Register start="+0x304" size="4" name="QuadSPI0_LCKCR" access="Read/Write" description="LUT Lock Configuration Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK" description="Locks the LUT when the following condition is met: This register is written just after the LUTKEYLUT Key Register The LUT key register was written with 0x5AF05AF0 key" />
      <BitField start="1" size="1" name="UNLOCK" description="Unlocks the LUT when the following two conditions are met: 1" />
    </Register>
    <Register start="+0x310+0" size="4" name="QuadSPI0_LUT0" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+4" size="4" name="QuadSPI0_LUT1" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+8" size="4" name="QuadSPI0_LUT2" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+12" size="4" name="QuadSPI0_LUT3" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+16" size="4" name="QuadSPI0_LUT4" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+20" size="4" name="QuadSPI0_LUT5" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+24" size="4" name="QuadSPI0_LUT6" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+28" size="4" name="QuadSPI0_LUT7" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+32" size="4" name="QuadSPI0_LUT8" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+36" size="4" name="QuadSPI0_LUT9" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+40" size="4" name="QuadSPI0_LUT10" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+44" size="4" name="QuadSPI0_LUT11" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+48" size="4" name="QuadSPI0_LUT12" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+52" size="4" name="QuadSPI0_LUT13" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+56" size="4" name="QuadSPI0_LUT14" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+60" size="4" name="QuadSPI0_LUT15" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+64" size="4" name="QuadSPI0_LUT16" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+68" size="4" name="QuadSPI0_LUT17" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+72" size="4" name="QuadSPI0_LUT18" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+76" size="4" name="QuadSPI0_LUT19" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+80" size="4" name="QuadSPI0_LUT20" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+84" size="4" name="QuadSPI0_LUT21" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+88" size="4" name="QuadSPI0_LUT22" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+92" size="4" name="QuadSPI0_LUT23" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+96" size="4" name="QuadSPI0_LUT24" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+100" size="4" name="QuadSPI0_LUT25" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+104" size="4" name="QuadSPI0_LUT26" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+108" size="4" name="QuadSPI0_LUT27" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+112" size="4" name="QuadSPI0_LUT28" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+116" size="4" name="QuadSPI0_LUT29" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+120" size="4" name="QuadSPI0_LUT30" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+124" size="4" name="QuadSPI0_LUT31" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+128" size="4" name="QuadSPI0_LUT32" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+132" size="4" name="QuadSPI0_LUT33" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+136" size="4" name="QuadSPI0_LUT34" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+140" size="4" name="QuadSPI0_LUT35" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+144" size="4" name="QuadSPI0_LUT36" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+148" size="4" name="QuadSPI0_LUT37" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+152" size="4" name="QuadSPI0_LUT38" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+156" size="4" name="QuadSPI0_LUT39" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+160" size="4" name="QuadSPI0_LUT40" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+164" size="4" name="QuadSPI0_LUT41" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+168" size="4" name="QuadSPI0_LUT42" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+172" size="4" name="QuadSPI0_LUT43" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+176" size="4" name="QuadSPI0_LUT44" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+180" size="4" name="QuadSPI0_LUT45" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+184" size="4" name="QuadSPI0_LUT46" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+188" size="4" name="QuadSPI0_LUT47" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+192" size="4" name="QuadSPI0_LUT48" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+196" size="4" name="QuadSPI0_LUT49" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+200" size="4" name="QuadSPI0_LUT50" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+204" size="4" name="QuadSPI0_LUT51" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+208" size="4" name="QuadSPI0_LUT52" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+212" size="4" name="QuadSPI0_LUT53" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+216" size="4" name="QuadSPI0_LUT54" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+220" size="4" name="QuadSPI0_LUT55" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+224" size="4" name="QuadSPI0_LUT56" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+228" size="4" name="QuadSPI0_LUT57" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+232" size="4" name="QuadSPI0_LUT58" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+236" size="4" name="QuadSPI0_LUT59" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+240" size="4" name="QuadSPI0_LUT60" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+244" size="4" name="QuadSPI0_LUT61" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+248" size="4" name="QuadSPI0_LUT62" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+252" size="4" name="QuadSPI0_LUT63" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXIO0" start="0x400DF000" description="The FLEXIO Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="FLEXIO0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="0" start="0b0" description="Standard features implemented." />
        <Enum name="1" start="0b1" description="Supports state, logic and parallel modes." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="FLEXIO0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x10200808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SHIFTER" description="Shifter Number" />
      <BitField start="8" size="8" name="TIMER" description="Timer Number" />
      <BitField start="16" size="8" name="PIN" description="Pin Number" />
      <BitField start="24" size="8" name="TRIGGER" description="Trigger Number" />
    </Register>
    <Register start="+0x8" size="4" name="FLEXIO0_CTRL" access="Read/Write" description="FlexIO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXEN" description="FlexIO Enable">
        <Enum name="0" start="0b0" description="FlexIO module is disabled." />
        <Enum name="1" start="0b1" description="FlexIO module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="SWRST" description="Software Reset">
        <Enum name="0" start="0b0" description="Software reset is disabled" />
        <Enum name="1" start="0b1" description="Software reset is enabled, all FlexIO registers except the Control Register are reset." />
      </BitField>
      <BitField start="2" size="1" name="FASTACC" description="Fast Access">
        <Enum name="0" start="0b0" description="Configures for normal register accesses to FlexIO" />
        <Enum name="1" start="0b1" description="Configures for fast register accesses to FlexIO" />
      </BitField>
      <BitField start="30" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="FlexIO is disabled in debug modes." />
        <Enum name="1" start="0b1" description="FlexIO is enabled in debug modes" />
      </BitField>
      <BitField start="31" size="1" name="DOZEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="FlexIO enabled in Doze modes." />
        <Enum name="1" start="0b1" description="FlexIO disabled in Doze modes." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FLEXIO0_PIN" access="ReadOnly" description="Pin State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Pin Data Input" />
    </Register>
    <Register start="+0x10" size="4" name="FLEXIO0_SHIFTSTAT" access="Read/Write" description="Shifter Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSF" description="Shifter Status Flag">
        <Enum name="0" start="0b0" description="Status flag is clear" />
        <Enum name="1" start="0b1" description="Status flag is set" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FLEXIO0_SHIFTERR" access="Read/Write" description="Shifter Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEF" description="Shifter Error Flags">
        <Enum name="0" start="0b0" description="Shifter Error Flag is clear" />
        <Enum name="1" start="0b1" description="Shifter Error Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FLEXIO0_TIMSTAT" access="Read/Write" description="Timer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSF" description="Timer Status Flags">
        <Enum name="0" start="0b0" description="Timer Status Flag is clear" />
        <Enum name="1" start="0b1" description="Timer Status Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="FLEXIO0_SHIFTSIEN" access="Read/Write" description="Shifter Status Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSIE" description="Shifter Status Interrupt Enable">
        <Enum name="0" start="0b0" description="Shifter Status Flag interrupt disabled" />
        <Enum name="1" start="0b1" description="Shifter Status Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="FLEXIO0_SHIFTEIEN" access="Read/Write" description="Shifter Error Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEIE" description="Shifter Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Shifter Error Flag interrupt disabled" />
        <Enum name="1" start="0b1" description="Shifter Error Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FLEXIO0_TIMIEN" access="Read/Write" description="Timer Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEIE" description="Timer Status Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer Status Flag interrupt is disabled" />
        <Enum name="1" start="0b1" description="Timer Status Flag interrupt is enabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="FLEXIO0_SHIFTSDEN" access="Read/Write" description="Shifter Status DMA Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSDE" description="Shifter Status DMA Enable">
        <Enum name="0" start="0b0" description="Shifter Status Flag DMA request is disabled" />
        <Enum name="1" start="0b1" description="Shifter Status Flag DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="FLEXIO0_SHIFTSTATE" access="Read/Write" description="Shifter State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="STATE" description="Current State Pointer" />
    </Register>
    <Register start="+0x80+0" size="4" name="FLEXIO0_SHIFTCTL0" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+4" size="4" name="FLEXIO0_SHIFTCTL1" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+8" size="4" name="FLEXIO0_SHIFTCTL2" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+12" size="4" name="FLEXIO0_SHIFTCTL3" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+16" size="4" name="FLEXIO0_SHIFTCTL4" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+20" size="4" name="FLEXIO0_SHIFTCTL5" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+24" size="4" name="FLEXIO0_SHIFTCTL6" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+28" size="4" name="FLEXIO0_SHIFTCTL7" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x100+0" size="4" name="FLEXIO0_SHIFTCFG0" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+4" size="4" name="FLEXIO0_SHIFTCFG1" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+8" size="4" name="FLEXIO0_SHIFTCFG2" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+12" size="4" name="FLEXIO0_SHIFTCFG3" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+16" size="4" name="FLEXIO0_SHIFTCFG4" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+20" size="4" name="FLEXIO0_SHIFTCFG5" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+24" size="4" name="FLEXIO0_SHIFTCFG6" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+28" size="4" name="FLEXIO0_SHIFTCFG7" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x200+0" size="4" name="FLEXIO0_SHIFTBUF0" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+4" size="4" name="FLEXIO0_SHIFTBUF1" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+8" size="4" name="FLEXIO0_SHIFTBUF2" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+12" size="4" name="FLEXIO0_SHIFTBUF3" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+16" size="4" name="FLEXIO0_SHIFTBUF4" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+20" size="4" name="FLEXIO0_SHIFTBUF5" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+24" size="4" name="FLEXIO0_SHIFTBUF6" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+28" size="4" name="FLEXIO0_SHIFTBUF7" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+0" size="4" name="FLEXIO0_SHIFTBUFBIS0" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+4" size="4" name="FLEXIO0_SHIFTBUFBIS1" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+8" size="4" name="FLEXIO0_SHIFTBUFBIS2" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+12" size="4" name="FLEXIO0_SHIFTBUFBIS3" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+16" size="4" name="FLEXIO0_SHIFTBUFBIS4" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+20" size="4" name="FLEXIO0_SHIFTBUFBIS5" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+24" size="4" name="FLEXIO0_SHIFTBUFBIS6" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+28" size="4" name="FLEXIO0_SHIFTBUFBIS7" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+0" size="4" name="FLEXIO0_SHIFTBUFBYS0" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+4" size="4" name="FLEXIO0_SHIFTBUFBYS1" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+8" size="4" name="FLEXIO0_SHIFTBUFBYS2" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+12" size="4" name="FLEXIO0_SHIFTBUFBYS3" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+16" size="4" name="FLEXIO0_SHIFTBUFBYS4" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+20" size="4" name="FLEXIO0_SHIFTBUFBYS5" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+24" size="4" name="FLEXIO0_SHIFTBUFBYS6" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+28" size="4" name="FLEXIO0_SHIFTBUFBYS7" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+0" size="4" name="FLEXIO0_SHIFTBUFBBS0" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+4" size="4" name="FLEXIO0_SHIFTBUFBBS1" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+8" size="4" name="FLEXIO0_SHIFTBUFBBS2" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+12" size="4" name="FLEXIO0_SHIFTBUFBBS3" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+16" size="4" name="FLEXIO0_SHIFTBUFBBS4" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+20" size="4" name="FLEXIO0_SHIFTBUFBBS5" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+24" size="4" name="FLEXIO0_SHIFTBUFBBS6" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+28" size="4" name="FLEXIO0_SHIFTBUFBBS7" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x400+0" size="4" name="FLEXIO0_TIMCTL0" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+4" size="4" name="FLEXIO0_TIMCTL1" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+8" size="4" name="FLEXIO0_TIMCTL2" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+12" size="4" name="FLEXIO0_TIMCTL3" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+16" size="4" name="FLEXIO0_TIMCTL4" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+20" size="4" name="FLEXIO0_TIMCTL5" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+24" size="4" name="FLEXIO0_TIMCTL6" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+28" size="4" name="FLEXIO0_TIMCTL7" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x480+0" size="4" name="FLEXIO0_TIMCFG0" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+4" size="4" name="FLEXIO0_TIMCFG1" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+8" size="4" name="FLEXIO0_TIMCFG2" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+12" size="4" name="FLEXIO0_TIMCFG3" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+16" size="4" name="FLEXIO0_TIMCFG4" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+20" size="4" name="FLEXIO0_TIMCFG5" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+24" size="4" name="FLEXIO0_TIMCFG6" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+28" size="4" name="FLEXIO0_TIMCFG7" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x500+0" size="4" name="FLEXIO0_TIMCMP0" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+4" size="4" name="FLEXIO0_TIMCMP1" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+8" size="4" name="FLEXIO0_TIMCMP2" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+12" size="4" name="FLEXIO0_TIMCMP3" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+16" size="4" name="FLEXIO0_TIMCMP4" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+20" size="4" name="FLEXIO0_TIMCMP5" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+24" size="4" name="FLEXIO0_TIMCMP6" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+28" size="4" name="FLEXIO0_TIMCMP7" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x680+0" size="4" name="FLEXIO0_SHIFTBUFNBS0" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+4" size="4" name="FLEXIO0_SHIFTBUFNBS1" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+8" size="4" name="FLEXIO0_SHIFTBUFNBS2" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+12" size="4" name="FLEXIO0_SHIFTBUFNBS3" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+16" size="4" name="FLEXIO0_SHIFTBUFNBS4" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+20" size="4" name="FLEXIO0_SHIFTBUFNBS5" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+24" size="4" name="FLEXIO0_SHIFTBUFNBS6" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+28" size="4" name="FLEXIO0_SHIFTBUFNBS7" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+0" size="4" name="FLEXIO0_SHIFTBUFHWS0" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+4" size="4" name="FLEXIO0_SHIFTBUFHWS1" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+8" size="4" name="FLEXIO0_SHIFTBUFHWS2" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+12" size="4" name="FLEXIO0_SHIFTBUFHWS3" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+16" size="4" name="FLEXIO0_SHIFTBUFHWS4" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+20" size="4" name="FLEXIO0_SHIFTBUFHWS5" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+24" size="4" name="FLEXIO0_SHIFTBUFHWS6" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+28" size="4" name="FLEXIO0_SHIFTBUFHWS7" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+0" size="4" name="FLEXIO0_SHIFTBUFNIS0" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+4" size="4" name="FLEXIO0_SHIFTBUFNIS1" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+8" size="4" name="FLEXIO0_SHIFTBUFNIS2" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+12" size="4" name="FLEXIO0_SHIFTBUFNIS3" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+16" size="4" name="FLEXIO0_SHIFTBUFNIS4" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+20" size="4" name="FLEXIO0_SHIFTBUFNIS5" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+24" size="4" name="FLEXIO0_SHIFTBUFNIS6" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+28" size="4" name="FLEXIO0_SHIFTBUFNIS7" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x400FF000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x400FF040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x400FF080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x400FF0C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOD_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOD_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOD_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x400FF100" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOE_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOE_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOE_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="Read/Write" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DISMCYCINT" description="Disables interruption of multi-cycle instructions." />
      <BitField start="1" size="1" name="DISDEFWBUF" description="Disables write buffer use during default memory map accesses." />
      <BitField start="2" size="1" name="DISFOLD" description="Disables folding of IT instructions." />
    </Register>
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410FC240" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Indicates patch release: 0x0 = Patch 0" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="20" size="4" name="VARIANT" description="Indicates processor revision: 0x2 = Revision 2" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="VECTACTIVE" description="Active exception number" />
      <BitField start="11" size="1" name="RETTOBASE" description="no description available">
        <Enum name="0" start="0b0" description="there are preempted active exceptions to execute" />
        <Enum name="1" start="0b1" description="there are no active exceptions, or the currently-executing exception is the only active exception" />
      </BitField>
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="no description available" />
      <BitField start="23" size="1" name="ISRPREEMPT" description="no description available">
        <Enum name="0" start="0b0" description="Will not service" />
        <Enum name="1" start="0b1" description="Will service a pending exception" />
      </BitField>
      <BitField start="25" size="1" name="PENDSTCLR" description="no description available">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="no description available">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0xFA050000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VECTRESET" description="no description available" />
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="no description available" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="no description available">
        <Enum name="0" start="0b0" description="no system reset request" />
        <Enum name="1" start="0b1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="8" size="3" name="PRIGROUP" description="Interrupt priority grouping field. This field determines the split of group priority from subpriority." />
      <BitField start="15" size="1" name="ENDIANNESS" description="no description available">
        <Enum name="0" start="0b0" description="Little-endian" />
        <Enum name="1" start="0b1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="no description available">
        <Enum name="0" start="0b0" description="o not sleep when returning to Thread mode" />
        <Enum name="1" start="0b1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="no description available">
        <Enum name="0" start="0b0" description="sleep" />
        <Enum name="1" start="0b1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="no description available">
        <Enum name="0" start="0b0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="1" start="0b1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="Read/Write" description="Configuration and Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONBASETHRDENA" description="no description available">
        <Enum name="0" start="0b0" description="processor can enter Thread mode only when no exception is active" />
        <Enum name="1" start="0b1" description="processor can enter Thread mode from any level under the control of an EXC_RETURN value" />
      </BitField>
      <BitField start="1" size="1" name="USERSETMPEND" description="Enables unprivileged software access to the STIR">
        <Enum name="0" start="0b0" description="disable" />
        <Enum name="1" start="0b1" description="enable" />
      </BitField>
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Enables unaligned access traps">
        <Enum name="0" start="0b0" description="do not trap unaligned halfword and word accesses" />
        <Enum name="1" start="0b1" description="trap unaligned halfword and word accesses" />
      </BitField>
      <BitField start="4" size="1" name="DIV_0_TRP" description="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0">
        <Enum name="0" start="0b0" description="do not trap divide by 0" />
        <Enum name="1" start="0b1" description="trap divide by 0" />
      </BitField>
      <BitField start="8" size="1" name="BFHFNMIGN" description="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions.">
        <Enum name="0" start="0b0" description="data bus faults caused by load and store instructions cause a lock-up" />
        <Enum name="1" start="0b1" description="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions" />
      </BitField>
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry">
        <Enum name="0" start="0b0" description="4-byte aligned" />
        <Enum name="1" start="0b1" description="8-byte aligned" />
      </BitField>
    </Register>
    <Register start="+0xD18" size="4" name="SCB_SHPR1" access="Read/Write" description="System Handler Priority Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRI_4" description="Priority of system handler 4, MemManage" />
      <BitField start="8" size="8" name="PRI_5" description="Priority of system handler 5, BusFault" />
      <BitField start="16" size="8" name="PRI_6" description="Priority of system handler 6, UsageFault" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="24" size="8" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEMFAULTACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="1" size="1" name="BUSFAULTACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="3" size="1" name="USGFAULTACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="7" size="1" name="SVCALLACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="8" size="1" name="MONITORACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="10" size="1" name="PENDSVACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="11" size="1" name="SYSTICKACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="12" size="1" name="USGFAULTPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="13" size="1" name="MEMFAULTPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="14" size="1" name="BUSFAULTPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="16" size="1" name="MEMFAULTENA" description="no description available">
        <Enum name="0" start="0b0" description="disable the exception" />
        <Enum name="1" start="0b1" description="enable the exception" />
      </BitField>
      <BitField start="17" size="1" name="BUSFAULTENA" description="no description available">
        <Enum name="0" start="0b0" description="disable the exception" />
        <Enum name="1" start="0b1" description="enable the exception" />
      </BitField>
      <BitField start="18" size="1" name="USGFAULTENA" description="no description available">
        <Enum name="0" start="0b0" description="disable the exception" />
        <Enum name="1" start="0b1" description="enable the exception" />
      </BitField>
    </Register>
    <Register start="+0xD28" size="4" name="SCB_CFSR" access="Read/Write" description="Configurable Fault Status Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IACCVIOL" description="no description available">
        <Enum name="0" start="0b0" description="no instruction access violation fault" />
        <Enum name="1" start="0b1" description="the processor attempted an instruction fetch from a location that does not permit execution" />
      </BitField>
      <BitField start="1" size="1" name="DACCVIOL" description="no description available">
        <Enum name="0" start="0b0" description="no data access violation fault" />
        <Enum name="1" start="0b1" description="the processor attempted a load or store at a location that does not permit the operation" />
      </BitField>
      <BitField start="3" size="1" name="MUNSTKERR" description="no description available">
        <Enum name="0" start="0b0" description="no unstacking fault" />
        <Enum name="1" start="0b1" description="unstack for an exception return has caused one or more access violations" />
      </BitField>
      <BitField start="4" size="1" name="MSTKERR" description="no description available">
        <Enum name="0" start="0b0" description="no stacking fault" />
        <Enum name="1" start="0b1" description="stacking for an exception entry has caused one or more access violations" />
      </BitField>
      <BitField start="5" size="1" name="MLSPERR" description="no description available">
        <Enum name="0" start="0b0" description="No MemManage fault occurred during floating-point lazy state preservation" />
        <Enum name="1" start="0b1" description="A MemManage fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="7" size="1" name="MMARVALID" description="no description available">
        <Enum name="0" start="0b0" description="value in MMAR is not a valid fault address" />
        <Enum name="1" start="0b1" description="MMAR holds a valid fault address" />
      </BitField>
      <BitField start="8" size="1" name="IBUSERR" description="no description available">
        <Enum name="0" start="0b0" description="no instruction bus error" />
        <Enum name="1" start="0b1" description="instruction bus error" />
      </BitField>
      <BitField start="9" size="1" name="PRECISERR" description="no description available">
        <Enum name="0" start="0b0" description="no precise data bus error" />
        <Enum name="1" start="0b1" description="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault" />
      </BitField>
      <BitField start="10" size="1" name="IMPRECISERR" description="no description available">
        <Enum name="0" start="0b0" description="no imprecise data bus error" />
        <Enum name="1" start="0b1" description="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error" />
      </BitField>
      <BitField start="11" size="1" name="UNSTKERR" description="no description available">
        <Enum name="0" start="0b0" description="no unstacking fault" />
        <Enum name="1" start="0b1" description="unstack for an exception return has caused one or more BusFaults" />
      </BitField>
      <BitField start="12" size="1" name="STKERR" description="no description available">
        <Enum name="0" start="0b0" description="no stacking fault" />
        <Enum name="1" start="0b1" description="stacking for an exception entry has caused one or more BusFaults" />
      </BitField>
      <BitField start="13" size="1" name="LSPERR" description="no description available">
        <Enum name="0" start="0b0" description="No bus fault occurred during floating-point lazy state preservation" />
        <Enum name="1" start="0b1" description="A bus fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="15" size="1" name="BFARVALID" description="no description available">
        <Enum name="0" start="0b0" description="value in BFAR is not a valid fault address" />
        <Enum name="1" start="0b1" description="BFAR holds a valid fault address" />
      </BitField>
      <BitField start="16" size="1" name="UNDEFINSTR" description="no description available">
        <Enum name="0" start="0b0" description="no undefined instruction UsageFault" />
        <Enum name="1" start="0b1" description="the processor has attempted to execute an undefined instruction" />
      </BitField>
      <BitField start="17" size="1" name="INVSTATE" description="no description available">
        <Enum name="0" start="0b0" description="no invalid state UsageFault" />
        <Enum name="1" start="0b1" description="the processor has attempted to execute an instruction that makes illegal use of the EPSR" />
      </BitField>
      <BitField start="18" size="1" name="INVPC" description="no description available">
        <Enum name="0" start="0b0" description="no invalid PC load UsageFault" />
        <Enum name="1" start="0b1" description="the processor has attempted an illegal load of EXC_RETURN to the PC" />
      </BitField>
      <BitField start="19" size="1" name="NOCP" description="no description available">
        <Enum name="0" start="0b0" description="no UsageFault caused by attempting to access a coprocessor" />
        <Enum name="1" start="0b1" description="the processor has attempted to access a coprocessor" />
      </BitField>
      <BitField start="24" size="1" name="UNALIGNED" description="no description available">
        <Enum name="0" start="0b0" description="no unaligned access fault, or unaligned access trapping not enabled" />
        <Enum name="1" start="0b1" description="the processor has made an unaligned memory access" />
      </BitField>
      <BitField start="25" size="1" name="DIVBYZERO" description="no description available">
        <Enum name="0" start="0b0" description="no divide by zero fault, or divide by zero trapping not enabled" />
        <Enum name="1" start="0b1" description="the processor has executed an SDIV or UDIV instruction with a divisor of 0" />
      </BitField>
    </Register>
    <Register start="+0xD2C" size="4" name="SCB_HFSR" access="Read/Write" description="HardFault Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTTBL" description="no description available">
        <Enum name="0" start="0b0" description="no BusFault on vector table read" />
        <Enum name="1" start="0b1" description="BusFault on vector table read" />
      </BitField>
      <BitField start="30" size="1" name="FORCED" description="no description available">
        <Enum name="0" start="0b0" description="no forced HardFault" />
        <Enum name="1" start="0b1" description="forced HardFault" />
      </BitField>
      <BitField start="31" size="1" name="DEBUGEVT" description="no description available" />
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="0" start="0b0" description="No active halt request debug event" />
        <Enum name="1" start="0b1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="0" start="0b0" description="No current breakpoint debug event" />
        <Enum name="1" start="0b1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="0" start="0b0" description="No current debug events generated by the DWT" />
        <Enum name="1" start="0b1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="0" start="0b0" description="No Vector catch triggered" />
        <Enum name="1" start="0b1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="0" start="0b0" description="No EDBGRQ debug event" />
        <Enum name="1" start="0b1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
    <Register start="+0xD34" size="4" name="SCB_MMFAR" access="Read/Write" description="MemManage Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of MemManage fault location" />
    </Register>
    <Register start="+0xD38" size="4" name="SCB_BFAR" access="Read/Write" description="BusFault Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of the BusFault location" />
    </Register>
    <Register start="+0xD3C" size="4" name="SCB_AFSR" access="Read/Write" description="Auxiliary Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AUXFAULT" description="Latched version of the AUXFAULT inputs" />
    </Register>
    <Register start="+0xD88" size="4" name="SCB_CPACR" access="Read/Write" description="Coprocessor Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="CP10" description="Access privileges for coprocessor 10.">
        <Enum name="00" start="0b00" description="Access denied. Any attempted access generates a NOCP UsageFault" />
        <Enum name="01" start="0b01" description="Privileged access only. An unprivileged access generates a NOCP fault." />
        <Enum name="10" start="0b10" description="Reserved. The result of any access is UNPREDICTABLE." />
        <Enum name="11" start="0b11" description="Full access." />
      </BitField>
      <BitField start="22" size="2" name="CP11" description="Access privileges for coprocessor 11.">
        <Enum name="00" start="0b00" description="Access denied. Any attempted access generates a NOCP UsageFault" />
        <Enum name="01" start="0b01" description="Privileged access only. An unprivileged access generates a NOCP fault." />
        <Enum name="10" start="0b10" description="Reserved. The result of any access is UNPREDICTABLE." />
        <Enum name="11" start="0b11" description="Full access." />
      </BitField>
    </Register>
    <Register start="+0xF34" size="4" name="SCB_FPCCR" access="Read/Write" description="Floating-point Context Control Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSPACT" description="Lazy state preservation.">
        <Enum name="0" start="0b0" description="Lazy state preservation is not active." />
        <Enum name="1" start="0b1" description="Lazy state preservation is active. floating-point stack frame has been allocated but saving state to it has been deferred." />
      </BitField>
      <BitField start="1" size="1" name="USER" description="Privilege level when the floating-point stack frame was allocated.">
        <Enum name="0" start="0b0" description="Privilege level was not user when the floating-point stack frame was allocated." />
        <Enum name="1" start="0b1" description="Privilege level was user when the floating-point stack frame was allocated." />
      </BitField>
      <BitField start="3" size="1" name="THREAD" description="Mode when the floating-point stack frame was allocated.">
        <Enum name="0" start="0b0" description="Mode was not Thread Mode when the floating-point stack frame was allocated." />
        <Enum name="1" start="0b1" description="Mode was Thread Mode when the floating-point stack frame was allocated." />
      </BitField>
      <BitField start="4" size="1" name="HFRDY" description="Permission to set the HardFault handler to the pending state when the floating-point stack frame was allocated.">
        <Enum name="0" start="0b0" description="Priority did not permit setting the HardFault handler to the pending state when the floating-point stack frame was allocated." />
        <Enum name="1" start="0b1" description="Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated." />
      </BitField>
      <BitField start="5" size="1" name="MMRDY" description="Permission to set the MemManage handler to the pending state when the floating-point stack frame was allocated.">
        <Enum name="0" start="0b0" description="MemManage is disabled or priority did not permit setting the MemManage handler to the pending state when the floating-point stack frame was allocated." />
        <Enum name="1" start="0b1" description="MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated." />
      </BitField>
      <BitField start="6" size="1" name="BFRDY" description="Permission to set the BusFault handler to the pending state when the floating-point stack frame was allocated.">
        <Enum name="0" start="0b0" description="BusFault is disabled or priority did not permit setting the BusFault handler to the pending state when the floating-point stack frame was allocated." />
        <Enum name="1" start="0b1" description="BusFault is disabled or priority did not permit setting the BusFault handler to the pending state when the floating-point stack frame was allocated." />
      </BitField>
      <BitField start="8" size="1" name="MONRDY" description="Permission to set the MON_PEND when the floating-point stack frame was allocated.">
        <Enum name="0" start="0b0" description="DebugMonitor is disabled or priority did not permit setting MON_PEND when the floating-point stack frame was allocated." />
        <Enum name="1" start="0b1" description="DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated." />
      </BitField>
      <BitField start="30" size="1" name="LSPEN" description="Lazy state preservation for floating-point context.">
        <Enum name="0" start="0b0" description="Disable automatic lazy state preservation for floating-point context." />
        <Enum name="1" start="0b1" description="Enable automatic lazy state preservation for floating-point context." />
      </BitField>
      <BitField start="31" size="1" name="ASPEN" description="Enables CONTROL2 setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit.">
        <Enum name="0" start="0b0" description="Disable CONTROL2 setting on execution of a floating-point instruction." />
        <Enum name="1" start="0b1" description="Enable CONTROL2 setting on execution of a floating-point instruction." />
      </BitField>
    </Register>
    <Register start="+0xF38" size="4" name="SCB_FPCAR" access="Read/Write" description="Floating-point Context Address Register" reset_value="0" reset_mask="0">
      <BitField start="3" size="29" name="ADDRESS" description="The location of the unpopulated floating-point register space allocated on an exception stack frame." />
    </Register>
    <Register start="+0xF3C" size="4" name="SCB_FPDSCR" access="Read/Write" description="Floating-point Default Status Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="22" size="2" name="RMode" description="Default value for FPSCR.RMode (Rounding Mode control field).">
        <Enum name="00" start="0b00" description="Round to Nearest (RN) mode" />
        <Enum name="01" start="0b01" description="Round towards Plus Infinity (RP) mode." />
        <Enum name="10" start="0b10" description="Round towards Minus Infinity (RM) mode." />
        <Enum name="11" start="0b11" description="Round towards Zero (RZ) mode." />
      </BitField>
      <BitField start="24" size="1" name="FZ" description="Default value for FPSCR.FZ (Flush-to-zero mode control bit).">
        <Enum name="0" start="0b0" description="Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard." />
        <Enum name="1" start="0b1" description="Flush-to-zero mode enabled." />
      </BitField>
      <BitField start="25" size="1" name="DN" description="Default value for FPSCR.DN (Default NaN mode control bit).">
        <Enum name="0" start="0b0" description="NaN operands propagate through to the output of a floating-point operation." />
        <Enum name="1" start="0b1" description="Any operation involving one or more NaNs returns the Default NaN." />
      </BitField>
      <BitField start="26" size="1" name="AHP" description="Default value for FPSCR.AHP (Alternative half-precision control bit).">
        <Enum name="0" start="0b0" description="IEEE half-precision format selected." />
        <Enum name="1" start="0b1" description="Alternative half-precision format selected." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="0" start="0b0" description="counter disabled" />
        <Enum name="1" start="0b1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="0" start="0b0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="1" start="0b1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="0" start="0b0" description="external clock" />
        <Enum name="1" start="0b1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="0" start="0b0" description="10ms calibration value is exact" />
        <Enum name="1" start="0b1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="0" start="0b0" description="The reference clock is provided" />
        <Enum name="1" start="0b1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xE0080000" description="Core Platform Miscellaneous Control Module">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0x3F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0x1F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="SRAMUAP" description="SRAM_U arbitration priority">
        <Enum name="00" start="0b00" description="Round robin" />
        <Enum name="01" start="0b01" description="Special round robin (favors SRAM backoor accesses over the processor)" />
        <Enum name="10" start="0b10" description="Fixed priority. Processor has highest, backdoor has lowest" />
        <Enum name="11" start="0b11" description="Fixed priority. Backdoor has highest, processor has lowest" />
      </BitField>
      <BitField start="26" size="1" name="SRAMUWP" description="SRAM_U write protect" />
      <BitField start="28" size="2" name="SRAMLAP" description="SRAM_L arbitration priority">
        <Enum name="00" start="0b00" description="Round robin" />
        <Enum name="01" start="0b01" description="Special round robin (favors SRAM backoor accesses over the processor)" />
        <Enum name="10" start="0b10" description="Fixed priority. Processor has highest, backdoor has lowest" />
        <Enum name="11" start="0b11" description="Fixed priority. Backdoor has highest, processor has lowest" />
      </BitField>
      <BitField start="30" size="1" name="SRAMLWP" description="SRAM_L Write Protect" />
    </Register>
    <Register start="+0x10" size="4" name="MCM_ISCR" access="Read/Write" description="Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="FIOC" description="FPU invalid operation interrupt status">
        <Enum name="0" start="0b0" description="No interrupt" />
        <Enum name="1" start="0b1" description="Interrupt occurred" />
      </BitField>
      <BitField start="9" size="1" name="FDZC" description="FPU divide-by-zero interrupt status">
        <Enum name="0" start="0b0" description="No interrupt" />
        <Enum name="1" start="0b1" description="Interrupt occurred" />
      </BitField>
      <BitField start="10" size="1" name="FOFC" description="FPU overflow interrupt status">
        <Enum name="0" start="0b0" description="No interrupt" />
        <Enum name="1" start="0b1" description="Interrupt occurred" />
      </BitField>
      <BitField start="11" size="1" name="FUFC" description="FPU underflow interrupt status">
        <Enum name="0" start="0b0" description="No interrupt" />
        <Enum name="1" start="0b1" description="Interrupt occurred" />
      </BitField>
      <BitField start="12" size="1" name="FIXC" description="FPU inexact interrupt status">
        <Enum name="0" start="0b0" description="No interrupt" />
        <Enum name="1" start="0b1" description="Interrupt occurred" />
      </BitField>
      <BitField start="15" size="1" name="FIDC" description="FPU input denormal interrupt status">
        <Enum name="0" start="0b0" description="No interrupt" />
        <Enum name="1" start="0b1" description="Interrupt occurred" />
      </BitField>
      <BitField start="24" size="1" name="FIOCE" description="FPU invalid operation interrupt enable">
        <Enum name="0" start="0b0" description="Disable interrupt" />
        <Enum name="1" start="0b1" description="Enable interrupt" />
      </BitField>
      <BitField start="25" size="1" name="FDZCE" description="FPU divide-by-zero interrupt enable">
        <Enum name="0" start="0b0" description="Disable interrupt" />
        <Enum name="1" start="0b1" description="Enable interrupt" />
      </BitField>
      <BitField start="26" size="1" name="FOFCE" description="FPU overflow interrupt enable">
        <Enum name="0" start="0b0" description="Disable interrupt" />
        <Enum name="1" start="0b1" description="Enable interrupt" />
      </BitField>
      <BitField start="27" size="1" name="FUFCE" description="FPU underflow interrupt enable">
        <Enum name="0" start="0b0" description="Disable interrupt" />
        <Enum name="1" start="0b1" description="Enable interrupt" />
      </BitField>
      <BitField start="28" size="1" name="FIXCE" description="FPU inexact interrupt enable">
        <Enum name="0" start="0b0" description="Disable interrupt" />
        <Enum name="1" start="0b1" description="Enable interrupt" />
      </BitField>
      <BitField start="31" size="1" name="FIDCE" description="FPU input denormal interrupt enable">
        <Enum name="0" start="0b0" description="Disable interrupt" />
        <Enum name="1" start="0b1" description="Enable interrupt" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MCM_FADR" access="ReadOnly" description="Fault address register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ADDRESS" description="Fault address" />
    </Register>
    <Register start="+0x24" size="4" name="MCM_FATR" access="ReadOnly" description="Fault attributes register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BEDA" description="Bus error access type">
        <Enum name="0" start="0b0" description="Instruction" />
        <Enum name="1" start="0b1" description="Data" />
      </BitField>
      <BitField start="1" size="1" name="BEMD" description="Bus error privilege level">
        <Enum name="0" start="0b0" description="User mode" />
        <Enum name="1" start="0b1" description="Supervisor/privileged mode" />
      </BitField>
      <BitField start="4" size="2" name="BESZ" description="Bus error size">
        <Enum name="00" start="0b00" description="8-bit access" />
        <Enum name="01" start="0b01" description="16-bit access" />
        <Enum name="10" start="0b10" description="32-bit access" />
      </BitField>
      <BitField start="7" size="1" name="BEWT" description="Bus error write">
        <Enum name="0" start="0b0" description="Read access" />
        <Enum name="1" start="0b1" description="Write access" />
      </BitField>
      <BitField start="8" size="4" name="BEMN" description="Bus error master number" />
      <BitField start="31" size="1" name="BEOVR" description="Bus error overrun">
        <Enum name="0" start="0b0" description="No bus error overrun" />
        <Enum name="1" start="0b1" description="Bus error overrun occurred. The FADR and FDR registers and the other FATR bits are not updated to reflect this new bus error." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCM_FDR" access="ReadOnly" description="Fault data register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DATA" description="Fault data" />
    </Register>
    <Register start="+0x30" size="4" name="MCM_PID" access="Read/Write" description="Process ID register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PID" description="M0_PID And M1_PID For MPU" />
    </Register>
    <Register start="+0x40" size="4" name="MCM_CPO" access="Read/Write" description="Compute Operation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ" description="Compute Operation request">
        <Enum name="0" start="0b0" description="Request is cleared." />
        <Enum name="1" start="0b1" description="Request Compute Operation." />
      </BitField>
      <BitField start="1" size="1" name="CPOACK" description="Compute Operation acknowledge">
        <Enum name="0" start="0b0" description="Compute operation entry has not completed or compute operation exit has completed." />
        <Enum name="1" start="0b1" description="Compute operation entry has completed or compute operation exit has not completed." />
      </BitField>
      <BitField start="2" size="1" name="CPOWOI" description="Compute Operation wakeup on interrupt">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAU" start="0xE0081000" description="Memory Mapped Cryptographic Acceleration Unit (MMCAU)">
    <Register start="+0" size="4" name="CAU_DIRECT0" access="WriteOnly" description="Direct access register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT0" description="Direct register 0" />
    </Register>
    <Register start="+0x4" size="4" name="CAU_DIRECT1" access="WriteOnly" description="Direct access register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT1" description="Direct register 1" />
    </Register>
    <Register start="+0x8" size="4" name="CAU_DIRECT2" access="WriteOnly" description="Direct access register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT2" description="Direct register 2" />
    </Register>
    <Register start="+0xC" size="4" name="CAU_DIRECT3" access="WriteOnly" description="Direct access register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT3" description="Direct register 3" />
    </Register>
    <Register start="+0x10" size="4" name="CAU_DIRECT4" access="WriteOnly" description="Direct access register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT4" description="Direct register 4" />
    </Register>
    <Register start="+0x14" size="4" name="CAU_DIRECT5" access="WriteOnly" description="Direct access register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT5" description="Direct register 5" />
    </Register>
    <Register start="+0x18" size="4" name="CAU_DIRECT6" access="WriteOnly" description="Direct access register 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT6" description="Direct register 6" />
    </Register>
    <Register start="+0x1C" size="4" name="CAU_DIRECT7" access="WriteOnly" description="Direct access register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT7" description="Direct register 7" />
    </Register>
    <Register start="+0x20" size="4" name="CAU_DIRECT8" access="WriteOnly" description="Direct access register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT8" description="Direct register 8" />
    </Register>
    <Register start="+0x24" size="4" name="CAU_DIRECT9" access="WriteOnly" description="Direct access register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT9" description="Direct register 9" />
    </Register>
    <Register start="+0x28" size="4" name="CAU_DIRECT10" access="WriteOnly" description="Direct access register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT10" description="Direct register 10" />
    </Register>
    <Register start="+0x2C" size="4" name="CAU_DIRECT11" access="WriteOnly" description="Direct access register 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT11" description="Direct register 11" />
    </Register>
    <Register start="+0x30" size="4" name="CAU_DIRECT12" access="WriteOnly" description="Direct access register 12" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT12" description="Direct register 12" />
    </Register>
    <Register start="+0x34" size="4" name="CAU_DIRECT13" access="WriteOnly" description="Direct access register 13" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT13" description="Direct register 13" />
    </Register>
    <Register start="+0x38" size="4" name="CAU_DIRECT14" access="WriteOnly" description="Direct access register 14" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT14" description="Direct register 14" />
    </Register>
    <Register start="+0x3C" size="4" name="CAU_DIRECT15" access="WriteOnly" description="Direct access register 15" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT15" description="Direct register 15" />
    </Register>
    <Register start="+0x840" size="4" name="CAU_LDR_CASR" access="WriteOnly" description="Status register - Load Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x844" size="4" name="CAU_LDR_CAA" access="WriteOnly" description="Accumulator register - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x848" size="4" name="CAU_LDR_CA0" access="WriteOnly" description="General Purpose Register 0 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x84C" size="4" name="CAU_LDR_CA1" access="WriteOnly" description="General Purpose Register 1 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x850" size="4" name="CAU_LDR_CA2" access="WriteOnly" description="General Purpose Register 2 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x854" size="4" name="CAU_LDR_CA3" access="WriteOnly" description="General Purpose Register 3 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x858" size="4" name="CAU_LDR_CA4" access="WriteOnly" description="General Purpose Register 4 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x85C" size="4" name="CAU_LDR_CA5" access="WriteOnly" description="General Purpose Register 5 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x860" size="4" name="CAU_LDR_CA6" access="WriteOnly" description="General Purpose Register 6 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x864" size="4" name="CAU_LDR_CA7" access="WriteOnly" description="General Purpose Register 7 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x868" size="4" name="CAU_LDR_CA8" access="WriteOnly" description="General Purpose Register 8 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x880" size="4" name="CAU_STR_CASR" access="ReadOnly" description="Status register - Store Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x884" size="4" name="CAU_STR_CAA" access="ReadOnly" description="Accumulator register - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x888" size="4" name="CAU_STR_CA0" access="ReadOnly" description="General Purpose Register 0 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x88C" size="4" name="CAU_STR_CA1" access="ReadOnly" description="General Purpose Register 1 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x890" size="4" name="CAU_STR_CA2" access="ReadOnly" description="General Purpose Register 2 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x894" size="4" name="CAU_STR_CA3" access="ReadOnly" description="General Purpose Register 3 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x898" size="4" name="CAU_STR_CA4" access="ReadOnly" description="General Purpose Register 4 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x89C" size="4" name="CAU_STR_CA5" access="ReadOnly" description="General Purpose Register 5 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x8A0" size="4" name="CAU_STR_CA6" access="ReadOnly" description="General Purpose Register 6 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x8A4" size="4" name="CAU_STR_CA7" access="ReadOnly" description="General Purpose Register 7 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x8A8" size="4" name="CAU_STR_CA8" access="ReadOnly" description="General Purpose Register 8 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x8C0" size="4" name="CAU_ADR_CASR" access="WriteOnly" description="Status register - Add Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x8C4" size="4" name="CAU_ADR_CAA" access="WriteOnly" description="Accumulator register - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x8C8" size="4" name="CAU_ADR_CA0" access="WriteOnly" description="General Purpose Register 0 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x8CC" size="4" name="CAU_ADR_CA1" access="WriteOnly" description="General Purpose Register 1 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x8D0" size="4" name="CAU_ADR_CA2" access="WriteOnly" description="General Purpose Register 2 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x8D4" size="4" name="CAU_ADR_CA3" access="WriteOnly" description="General Purpose Register 3 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x8D8" size="4" name="CAU_ADR_CA4" access="WriteOnly" description="General Purpose Register 4 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x8DC" size="4" name="CAU_ADR_CA5" access="WriteOnly" description="General Purpose Register 5 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x8E0" size="4" name="CAU_ADR_CA6" access="WriteOnly" description="General Purpose Register 6 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x8E4" size="4" name="CAU_ADR_CA7" access="WriteOnly" description="General Purpose Register 7 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x8E8" size="4" name="CAU_ADR_CA8" access="WriteOnly" description="General Purpose Register 8 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x900" size="4" name="CAU_RADR_CASR" access="WriteOnly" description="Status register - Reverse and Add to Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x904" size="4" name="CAU_RADR_CAA" access="WriteOnly" description="Accumulator register - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x908" size="4" name="CAU_RADR_CA0" access="WriteOnly" description="General Purpose Register 0 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x90C" size="4" name="CAU_RADR_CA1" access="WriteOnly" description="General Purpose Register 1 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x910" size="4" name="CAU_RADR_CA2" access="WriteOnly" description="General Purpose Register 2 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x914" size="4" name="CAU_RADR_CA3" access="WriteOnly" description="General Purpose Register 3 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x918" size="4" name="CAU_RADR_CA4" access="WriteOnly" description="General Purpose Register 4 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x91C" size="4" name="CAU_RADR_CA5" access="WriteOnly" description="General Purpose Register 5 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x920" size="4" name="CAU_RADR_CA6" access="WriteOnly" description="General Purpose Register 6 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x924" size="4" name="CAU_RADR_CA7" access="WriteOnly" description="General Purpose Register 7 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x928" size="4" name="CAU_RADR_CA8" access="WriteOnly" description="General Purpose Register 8 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x980" size="4" name="CAU_XOR_CASR" access="WriteOnly" description="Status register - Exclusive Or command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x984" size="4" name="CAU_XOR_CAA" access="WriteOnly" description="Accumulator register - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x988" size="4" name="CAU_XOR_CA0" access="WriteOnly" description="General Purpose Register 0 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x98C" size="4" name="CAU_XOR_CA1" access="WriteOnly" description="General Purpose Register 1 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x990" size="4" name="CAU_XOR_CA2" access="WriteOnly" description="General Purpose Register 2 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x994" size="4" name="CAU_XOR_CA3" access="WriteOnly" description="General Purpose Register 3 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x998" size="4" name="CAU_XOR_CA4" access="WriteOnly" description="General Purpose Register 4 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x99C" size="4" name="CAU_XOR_CA5" access="WriteOnly" description="General Purpose Register 5 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x9A0" size="4" name="CAU_XOR_CA6" access="WriteOnly" description="General Purpose Register 6 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x9A4" size="4" name="CAU_XOR_CA7" access="WriteOnly" description="General Purpose Register 7 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x9A8" size="4" name="CAU_XOR_CA8" access="WriteOnly" description="General Purpose Register 8 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x9C0" size="4" name="CAU_ROTL_CASR" access="WriteOnly" description="Status register - Rotate Left command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x9C4" size="4" name="CAU_ROTL_CAA" access="WriteOnly" description="Accumulator register - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x9C8" size="4" name="CAU_ROTL_CA0" access="WriteOnly" description="General Purpose Register 0 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x9CC" size="4" name="CAU_ROTL_CA1" access="WriteOnly" description="General Purpose Register 1 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x9D0" size="4" name="CAU_ROTL_CA2" access="WriteOnly" description="General Purpose Register 2 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x9D4" size="4" name="CAU_ROTL_CA3" access="WriteOnly" description="General Purpose Register 3 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x9D8" size="4" name="CAU_ROTL_CA4" access="WriteOnly" description="General Purpose Register 4 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x9DC" size="4" name="CAU_ROTL_CA5" access="WriteOnly" description="General Purpose Register 5 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x9E0" size="4" name="CAU_ROTL_CA6" access="WriteOnly" description="General Purpose Register 6 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x9E4" size="4" name="CAU_ROTL_CA7" access="WriteOnly" description="General Purpose Register 7 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x9E8" size="4" name="CAU_ROTL_CA8" access="WriteOnly" description="General Purpose Register 8 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0xB00" size="4" name="CAU_AESC_CASR" access="WriteOnly" description="Status register - AES Column Operation command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0xB04" size="4" name="CAU_AESC_CAA" access="WriteOnly" description="Accumulator register - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0xB08" size="4" name="CAU_AESC_CA0" access="WriteOnly" description="General Purpose Register 0 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0xB0C" size="4" name="CAU_AESC_CA1" access="WriteOnly" description="General Purpose Register 1 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0xB10" size="4" name="CAU_AESC_CA2" access="WriteOnly" description="General Purpose Register 2 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0xB14" size="4" name="CAU_AESC_CA3" access="WriteOnly" description="General Purpose Register 3 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0xB18" size="4" name="CAU_AESC_CA4" access="WriteOnly" description="General Purpose Register 4 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0xB1C" size="4" name="CAU_AESC_CA5" access="WriteOnly" description="General Purpose Register 5 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0xB20" size="4" name="CAU_AESC_CA6" access="WriteOnly" description="General Purpose Register 6 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0xB24" size="4" name="CAU_AESC_CA7" access="WriteOnly" description="General Purpose Register 7 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0xB28" size="4" name="CAU_AESC_CA8" access="WriteOnly" description="General Purpose Register 8 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0xB40" size="4" name="CAU_AESIC_CASR" access="WriteOnly" description="Status register - AES Inverse Column Operation command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0xB44" size="4" name="CAU_AESIC_CAA" access="WriteOnly" description="Accumulator register - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0xB48" size="4" name="CAU_AESIC_CA0" access="WriteOnly" description="General Purpose Register 0 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0xB4C" size="4" name="CAU_AESIC_CA1" access="WriteOnly" description="General Purpose Register 1 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0xB50" size="4" name="CAU_AESIC_CA2" access="WriteOnly" description="General Purpose Register 2 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0xB54" size="4" name="CAU_AESIC_CA3" access="WriteOnly" description="General Purpose Register 3 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0xB58" size="4" name="CAU_AESIC_CA4" access="WriteOnly" description="General Purpose Register 4 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0xB5C" size="4" name="CAU_AESIC_CA5" access="WriteOnly" description="General Purpose Register 5 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0xB60" size="4" name="CAU_AESIC_CA6" access="WriteOnly" description="General Purpose Register 6 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0xB64" size="4" name="CAU_AESIC_CA7" access="WriteOnly" description="General Purpose Register 7 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0xB68" size="4" name="CAU_AESIC_CA8" access="WriteOnly" description="General Purpose Register 8 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LMEM" start="0xE0082000" description="Local Memory Controller">
    <Register start="+0" size="4" name="LMEM_PCCCR" access="Read/Write" description="Cache control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENCACHE" description="Cache enable">
        <Enum name="0" start="0b0" description="Cache disabled" />
        <Enum name="1" start="0b1" description="Cache enabled" />
      </BitField>
      <BitField start="1" size="1" name="ENWRBUF" description="Enable Write Buffer">
        <Enum name="0" start="0b0" description="Write buffer disabled" />
        <Enum name="1" start="0b1" description="Write buffer enabled" />
      </BitField>
      <BitField start="2" size="1" name="PCCR2" description="Forces all cacheable spaces to write through" />
      <BitField start="3" size="1" name="PCCR3" description="Forces no allocation on cache misses (must also have PCCR2 asserted)" />
      <BitField start="24" size="1" name="INVW0" description="Invalidate Way 0">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 0." />
      </BitField>
      <BitField start="25" size="1" name="PUSHW0" description="Push Way 0">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 0" />
      </BitField>
      <BitField start="26" size="1" name="INVW1" description="Invalidate Way 1">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 1" />
      </BitField>
      <BitField start="27" size="1" name="PUSHW1" description="Push Way 1">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 1" />
      </BitField>
      <BitField start="31" size="1" name="GO" description="Initiate Cache Command">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no cache command active." />
        <Enum name="1" start="0b1" description="Write: initiate command indicated by bits 27-24. Read: cache command active." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LMEM_PCCLCR" access="Read/Write" description="Cache line control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO" description="Initiate Cache Line Command">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active." />
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits 27-24. Read: line command active." />
      </BitField>
      <BitField start="2" size="10" name="CACHEADDR" description="Cache address" />
      <BitField start="14" size="1" name="WSEL" description="Way select">
        <Enum name="0" start="0b0" description="Way 0" />
        <Enum name="1" start="0b1" description="Way 1" />
      </BitField>
      <BitField start="16" size="1" name="TDSEL" description="Tag/Data Select">
        <Enum name="0" start="0b0" description="Data" />
        <Enum name="1" start="0b1" description="Tag" />
      </BitField>
      <BitField start="20" size="1" name="LCIVB" description="Line Command Initial Valid Bit" />
      <BitField start="21" size="1" name="LCIMB" description="Line Command Initial Modified Bit" />
      <BitField start="22" size="1" name="LCWAY" description="Line Command Way" />
      <BitField start="24" size="2" name="LCMD" description="Line Command">
        <Enum name="00" start="0b00" description="Search and read or write" />
        <Enum name="01" start="0b01" description="Invalidate" />
        <Enum name="10" start="0b10" description="Push" />
        <Enum name="11" start="0b11" description="Clear" />
      </BitField>
      <BitField start="26" size="1" name="LADSEL" description="Line Address Select">
        <Enum name="0" start="0b0" description="Cache address" />
        <Enum name="1" start="0b1" description="Physical address" />
      </BitField>
      <BitField start="27" size="1" name="LACC" description="Line access type">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LMEM_PCCSAR" access="Read/Write" description="Cache search address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO" description="Initiate Cache Line Command">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active." />
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active." />
      </BitField>
      <BitField start="2" size="30" name="PHYADDR" description="Physical Address" />
    </Register>
    <Register start="+0xC" size="4" name="LMEM_PCCCVR" access="Read/Write" description="Cache read/write value register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Cache read/write Data" />
    </Register>
    <Register start="+0x20" size="4" name="LMEM_PCCRMR" access="Read/Write" description="Cache regions mode register" reset_value="0xAA0FA000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="R15" description="Region 15 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="2" size="2" name="R14" description="Region 14 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="4" size="2" name="R13" description="Region 13 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="6" size="2" name="R12" description="Region 12 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="8" size="2" name="R11" description="Region 11 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="10" size="2" name="R10" description="Region 10 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="12" size="2" name="R9" description="Region 9 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="14" size="2" name="R8" description="Region 8 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="16" size="2" name="R7" description="Region 7 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="18" size="2" name="R6" description="Region 6 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="20" size="2" name="R5" description="Region 5 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="22" size="2" name="R4" description="Region 4 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="24" size="2" name="R3" description="Region 3 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="26" size="2" name="R2" description="Region 2 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="28" size="2" name="R1" description="Region 1 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="30" size="2" name="R0" description="Region 0 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="LMEM_PSCCR" access="Read/Write" description="Cache control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENCACHE" description="Cache enable">
        <Enum name="0" start="0b0" description="Cache disabled" />
        <Enum name="1" start="0b1" description="Cache enabled" />
      </BitField>
      <BitField start="1" size="1" name="ENWRBUF" description="Enable Write Buffer">
        <Enum name="0" start="0b0" description="Write buffer disabled" />
        <Enum name="1" start="0b1" description="Write buffer enabled" />
      </BitField>
      <BitField start="24" size="1" name="INVW0" description="Invalidate Way 0">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 0." />
      </BitField>
      <BitField start="25" size="1" name="PUSHW0" description="Push Way 0">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 0" />
      </BitField>
      <BitField start="26" size="1" name="INVW1" description="Invalidate Way 1">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 1" />
      </BitField>
      <BitField start="27" size="1" name="PUSHW1" description="Push Way 1">
        <Enum name="0" start="0b0" description="No operation" />
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 1" />
      </BitField>
      <BitField start="31" size="1" name="GO" description="Initiate Cache Command">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no cache command active." />
        <Enum name="1" start="0b1" description="Write: initiate command indicated by bits 27-24. Read: cache command active." />
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="LMEM_PSCLCR" access="Read/Write" description="Cache line control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO" description="Initiate Cache Line Command">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active." />
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits 27-24. Read: line command active." />
      </BitField>
      <BitField start="2" size="10" name="CACHEADDR" description="Cache address" />
      <BitField start="14" size="1" name="WSEL" description="Way select">
        <Enum name="0" start="0b0" description="Way 0" />
        <Enum name="1" start="0b1" description="Way 1" />
      </BitField>
      <BitField start="16" size="1" name="TDSEL" description="Tag/Data Select">
        <Enum name="0" start="0b0" description="Data" />
        <Enum name="1" start="0b1" description="Tag" />
      </BitField>
      <BitField start="20" size="1" name="LCIVB" description="Line Command Initial Valid Bit" />
      <BitField start="21" size="1" name="LCIMB" description="Line Command Initial Modified Bit" />
      <BitField start="22" size="1" name="LCWAY" description="Line Command Way" />
      <BitField start="24" size="2" name="LCMD" description="Line Command">
        <Enum name="00" start="0b00" description="Search and read or write" />
        <Enum name="01" start="0b01" description="Invalidate" />
        <Enum name="10" start="0b10" description="Push" />
        <Enum name="11" start="0b11" description="Clear" />
      </BitField>
      <BitField start="26" size="1" name="LADSEL" description="Line Address Select">
        <Enum name="0" start="0b0" description="Cache address" />
        <Enum name="1" start="0b1" description="Physical address" />
      </BitField>
      <BitField start="27" size="1" name="LACC" description="Line access type">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
    </Register>
    <Register start="+0x808" size="4" name="LMEM_PSCSAR" access="Read/Write" description="Cache search address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO" description="Initiate Cache Line Command">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active." />
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active." />
      </BitField>
      <BitField start="2" size="30" name="PHYADDR" description="Physical Address" />
    </Register>
    <Register start="+0x80C" size="4" name="LMEM_PSCCVR" access="Read/Write" description="Cache read/write value register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Cache read/write Data" />
    </Register>
    <Register start="+0x820" size="4" name="LMEM_PSCRMR" access="Read/Write" description="Cache regions mode register" reset_value="0xAA0FA000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="R15" description="Region 15 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="2" size="2" name="R14" description="Region 14 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="4" size="2" name="R13" description="Region 13 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="6" size="2" name="R12" description="Region 12 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="8" size="2" name="R11" description="Region 11 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="10" size="2" name="R10" description="Region 10 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="12" size="2" name="R9" description="Region 9 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="14" size="2" name="R8" description="Region 8 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="16" size="2" name="R7" description="Region 7 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="18" size="2" name="R6" description="Region 6 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="20" size="2" name="R5" description="Region 5 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="22" size="2" name="R4" description="Region 4 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="24" size="2" name="R3" description="Region 3 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="26" size="2" name="R2" description="Region 2 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="28" size="2" name="R1" description="Region 1 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
      <BitField start="30" size="2" name="R0" description="Region 0 mode">
        <Enum name="00" start="0b00" description="Non-cacheable" />
        <Enum name="01" start="0b01" description="Non-cacheable" />
        <Enum name="10" start="0b10" description="Write-through" />
        <Enum name="11" start="0b11" description="Write-back" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0_DMA16" start="0" size="1" />
      <BitField name="DMA1_DMA17" start="1" size="1" />
      <BitField name="DMA2_DMA18" start="2" size="1" />
      <BitField name="DMA3_DMA19" start="3" size="1" />
      <BitField name="DMA4_DMA20" start="4" size="1" />
      <BitField name="DMA5_DMA21" start="5" size="1" />
      <BitField name="DMA6_DMA22" start="6" size="1" />
      <BitField name="DMA7_DMA23" start="7" size="1" />
      <BitField name="DMA8_DMA24" start="8" size="1" />
      <BitField name="DMA9_DMA25" start="9" size="1" />
      <BitField name="DMA10_DMA26" start="10" size="1" />
      <BitField name="DMA11_DMA27" start="11" size="1" />
      <BitField name="DMA12_DMA28" start="12" size="1" />
      <BitField name="DMA13_DMA29" start="13" size="1" />
      <BitField name="DMA14_DMA30" start="14" size="1" />
      <BitField name="DMA15_DMA31" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFA" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="TRNG0" start="23" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="I2S0_Tx" start="28" size="1" />
      <BitField name="I2S0_Rx" start="29" size="1" />
      <BitField name="LPUART0" start="30" size="1" />
      <BitField name="LPUART1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="LPUART2" start="0" size="1" />
      <BitField name="LPUART3" start="1" size="1" />
      <BitField name="LPUART4" start="2" size="1" />
      <BitField name="EMVSIM0" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="ADC0" start="7" size="1" />
      <BitField name="CMP0" start="8" size="1" />
      <BitField name="CMP1" start="9" size="1" />
      <BitField name="FTM0" start="10" size="1" />
      <BitField name="FTM1" start="11" size="1" />
      <BitField name="FTM2" start="12" size="1" />
      <BitField name="CMT" start="13" size="1" />
      <BitField name="RTC" start="14" size="1" />
      <BitField name="RTC_Seconds" start="15" size="1" />
      <BitField name="PIT0CH0" start="16" size="1" />
      <BitField name="PIT0CH1" start="17" size="1" />
      <BitField name="PIT0CH2" start="18" size="1" />
      <BitField name="PIT0CH3" start="19" size="1" />
      <BitField name="PDB0" start="20" size="1" />
      <BitField name="USB0" start="21" size="1" />
      <BitField name="USBDCD" start="22" size="1" />
      <BitField name="DAC0" start="24" size="1" />
      <BitField name="MCG" start="25" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="26" size="1" />
      <BitField name="PORTA" start="27" size="1" />
      <BitField name="PORTB" start="28" size="1" />
      <BitField name="PORTC" start="29" size="1" />
      <BitField name="PORTD" start="30" size="1" />
      <BitField name="PORTE" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER2" description="Interrupt Set-Enable Register 2" start="0xE000E108">
      <BitField name="SPI2" start="1" size="1" />
      <BitField name="FLEXIO0" start="6" size="1" />
      <BitField name="FTM3" start="7" size="1" />
      <BitField name="I2C2" start="10" size="1" />
      <BitField name="SDHC" start="17" size="1" />
      <BitField name="TSI0" start="23" size="1" />
      <BitField name="TPM1" start="24" size="1" />
      <BitField name="TPM2" start="25" size="1" />
      <BitField name="I2C3" start="27" size="1" />
    </Register>
    <Register name="NVIC_ISER3" description="Interrupt Set-Enable Register 3" start="0xE000E10C">
      <BitField name="QuadSPI0" start="4" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0_DMA16" start="0" size="1" />
      <BitField name="DMA1_DMA17" start="1" size="1" />
      <BitField name="DMA2_DMA18" start="2" size="1" />
      <BitField name="DMA3_DMA19" start="3" size="1" />
      <BitField name="DMA4_DMA20" start="4" size="1" />
      <BitField name="DMA5_DMA21" start="5" size="1" />
      <BitField name="DMA6_DMA22" start="6" size="1" />
      <BitField name="DMA7_DMA23" start="7" size="1" />
      <BitField name="DMA8_DMA24" start="8" size="1" />
      <BitField name="DMA9_DMA25" start="9" size="1" />
      <BitField name="DMA10_DMA26" start="10" size="1" />
      <BitField name="DMA11_DMA27" start="11" size="1" />
      <BitField name="DMA12_DMA28" start="12" size="1" />
      <BitField name="DMA13_DMA29" start="13" size="1" />
      <BitField name="DMA14_DMA30" start="14" size="1" />
      <BitField name="DMA15_DMA31" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFA" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="TRNG0" start="23" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="I2S0_Tx" start="28" size="1" />
      <BitField name="I2S0_Rx" start="29" size="1" />
      <BitField name="LPUART0" start="30" size="1" />
      <BitField name="LPUART1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="LPUART2" start="0" size="1" />
      <BitField name="LPUART3" start="1" size="1" />
      <BitField name="LPUART4" start="2" size="1" />
      <BitField name="EMVSIM0" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="ADC0" start="7" size="1" />
      <BitField name="CMP0" start="8" size="1" />
      <BitField name="CMP1" start="9" size="1" />
      <BitField name="FTM0" start="10" size="1" />
      <BitField name="FTM1" start="11" size="1" />
      <BitField name="FTM2" start="12" size="1" />
      <BitField name="CMT" start="13" size="1" />
      <BitField name="RTC" start="14" size="1" />
      <BitField name="RTC_Seconds" start="15" size="1" />
      <BitField name="PIT0CH0" start="16" size="1" />
      <BitField name="PIT0CH1" start="17" size="1" />
      <BitField name="PIT0CH2" start="18" size="1" />
      <BitField name="PIT0CH3" start="19" size="1" />
      <BitField name="PDB0" start="20" size="1" />
      <BitField name="USB0" start="21" size="1" />
      <BitField name="USBDCD" start="22" size="1" />
      <BitField name="DAC0" start="24" size="1" />
      <BitField name="MCG" start="25" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="26" size="1" />
      <BitField name="PORTA" start="27" size="1" />
      <BitField name="PORTB" start="28" size="1" />
      <BitField name="PORTC" start="29" size="1" />
      <BitField name="PORTD" start="30" size="1" />
      <BitField name="PORTE" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER2" description="Interrupt Clear-Enable Register 2" start="0xE000E188">
      <BitField name="SPI2" start="1" size="1" />
      <BitField name="FLEXIO0" start="6" size="1" />
      <BitField name="FTM3" start="7" size="1" />
      <BitField name="I2C2" start="10" size="1" />
      <BitField name="SDHC" start="17" size="1" />
      <BitField name="TSI0" start="23" size="1" />
      <BitField name="TPM1" start="24" size="1" />
      <BitField name="TPM2" start="25" size="1" />
      <BitField name="I2C3" start="27" size="1" />
    </Register>
    <Register name="NVIC_ICER3" description="Interrupt Clear-Enable Register 3" start="0xE000E18C">
      <BitField name="QuadSPI0" start="4" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0_DMA16" start="0" size="1" />
      <BitField name="DMA1_DMA17" start="1" size="1" />
      <BitField name="DMA2_DMA18" start="2" size="1" />
      <BitField name="DMA3_DMA19" start="3" size="1" />
      <BitField name="DMA4_DMA20" start="4" size="1" />
      <BitField name="DMA5_DMA21" start="5" size="1" />
      <BitField name="DMA6_DMA22" start="6" size="1" />
      <BitField name="DMA7_DMA23" start="7" size="1" />
      <BitField name="DMA8_DMA24" start="8" size="1" />
      <BitField name="DMA9_DMA25" start="9" size="1" />
      <BitField name="DMA10_DMA26" start="10" size="1" />
      <BitField name="DMA11_DMA27" start="11" size="1" />
      <BitField name="DMA12_DMA28" start="12" size="1" />
      <BitField name="DMA13_DMA29" start="13" size="1" />
      <BitField name="DMA14_DMA30" start="14" size="1" />
      <BitField name="DMA15_DMA31" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFA" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="TRNG0" start="23" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="I2S0_Tx" start="28" size="1" />
      <BitField name="I2S0_Rx" start="29" size="1" />
      <BitField name="LPUART0" start="30" size="1" />
      <BitField name="LPUART1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="LPUART2" start="0" size="1" />
      <BitField name="LPUART3" start="1" size="1" />
      <BitField name="LPUART4" start="2" size="1" />
      <BitField name="EMVSIM0" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="ADC0" start="7" size="1" />
      <BitField name="CMP0" start="8" size="1" />
      <BitField name="CMP1" start="9" size="1" />
      <BitField name="FTM0" start="10" size="1" />
      <BitField name="FTM1" start="11" size="1" />
      <BitField name="FTM2" start="12" size="1" />
      <BitField name="CMT" start="13" size="1" />
      <BitField name="RTC" start="14" size="1" />
      <BitField name="RTC_Seconds" start="15" size="1" />
      <BitField name="PIT0CH0" start="16" size="1" />
      <BitField name="PIT0CH1" start="17" size="1" />
      <BitField name="PIT0CH2" start="18" size="1" />
      <BitField name="PIT0CH3" start="19" size="1" />
      <BitField name="PDB0" start="20" size="1" />
      <BitField name="USB0" start="21" size="1" />
      <BitField name="USBDCD" start="22" size="1" />
      <BitField name="DAC0" start="24" size="1" />
      <BitField name="MCG" start="25" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="26" size="1" />
      <BitField name="PORTA" start="27" size="1" />
      <BitField name="PORTB" start="28" size="1" />
      <BitField name="PORTC" start="29" size="1" />
      <BitField name="PORTD" start="30" size="1" />
      <BitField name="PORTE" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR2" description="Interrupt Set-Pending Register 2" start="0xE000E208">
      <BitField name="SPI2" start="1" size="1" />
      <BitField name="FLEXIO0" start="6" size="1" />
      <BitField name="FTM3" start="7" size="1" />
      <BitField name="I2C2" start="10" size="1" />
      <BitField name="SDHC" start="17" size="1" />
      <BitField name="TSI0" start="23" size="1" />
      <BitField name="TPM1" start="24" size="1" />
      <BitField name="TPM2" start="25" size="1" />
      <BitField name="I2C3" start="27" size="1" />
    </Register>
    <Register name="NVIC_ISPR3" description="Interrupt Set-Pending Register 3" start="0xE000E20C">
      <BitField name="QuadSPI0" start="4" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0_DMA16" start="0" size="1" />
      <BitField name="DMA1_DMA17" start="1" size="1" />
      <BitField name="DMA2_DMA18" start="2" size="1" />
      <BitField name="DMA3_DMA19" start="3" size="1" />
      <BitField name="DMA4_DMA20" start="4" size="1" />
      <BitField name="DMA5_DMA21" start="5" size="1" />
      <BitField name="DMA6_DMA22" start="6" size="1" />
      <BitField name="DMA7_DMA23" start="7" size="1" />
      <BitField name="DMA8_DMA24" start="8" size="1" />
      <BitField name="DMA9_DMA25" start="9" size="1" />
      <BitField name="DMA10_DMA26" start="10" size="1" />
      <BitField name="DMA11_DMA27" start="11" size="1" />
      <BitField name="DMA12_DMA28" start="12" size="1" />
      <BitField name="DMA13_DMA29" start="13" size="1" />
      <BitField name="DMA14_DMA30" start="14" size="1" />
      <BitField name="DMA15_DMA31" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFA" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="TRNG0" start="23" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="I2S0_Tx" start="28" size="1" />
      <BitField name="I2S0_Rx" start="29" size="1" />
      <BitField name="LPUART0" start="30" size="1" />
      <BitField name="LPUART1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="LPUART2" start="0" size="1" />
      <BitField name="LPUART3" start="1" size="1" />
      <BitField name="LPUART4" start="2" size="1" />
      <BitField name="EMVSIM0" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="ADC0" start="7" size="1" />
      <BitField name="CMP0" start="8" size="1" />
      <BitField name="CMP1" start="9" size="1" />
      <BitField name="FTM0" start="10" size="1" />
      <BitField name="FTM1" start="11" size="1" />
      <BitField name="FTM2" start="12" size="1" />
      <BitField name="CMT" start="13" size="1" />
      <BitField name="RTC" start="14" size="1" />
      <BitField name="RTC_Seconds" start="15" size="1" />
      <BitField name="PIT0CH0" start="16" size="1" />
      <BitField name="PIT0CH1" start="17" size="1" />
      <BitField name="PIT0CH2" start="18" size="1" />
      <BitField name="PIT0CH3" start="19" size="1" />
      <BitField name="PDB0" start="20" size="1" />
      <BitField name="USB0" start="21" size="1" />
      <BitField name="USBDCD" start="22" size="1" />
      <BitField name="DAC0" start="24" size="1" />
      <BitField name="MCG" start="25" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="26" size="1" />
      <BitField name="PORTA" start="27" size="1" />
      <BitField name="PORTB" start="28" size="1" />
      <BitField name="PORTC" start="29" size="1" />
      <BitField name="PORTD" start="30" size="1" />
      <BitField name="PORTE" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR2" description="Interrupt Clear-Pending Register 2" start="0xE000E288">
      <BitField name="SPI2" start="1" size="1" />
      <BitField name="FLEXIO0" start="6" size="1" />
      <BitField name="FTM3" start="7" size="1" />
      <BitField name="I2C2" start="10" size="1" />
      <BitField name="SDHC" start="17" size="1" />
      <BitField name="TSI0" start="23" size="1" />
      <BitField name="TPM1" start="24" size="1" />
      <BitField name="TPM2" start="25" size="1" />
      <BitField name="I2C3" start="27" size="1" />
    </Register>
    <Register name="NVIC_ICPR3" description="Interrupt Clear-Pending Register 3" start="0xE000E28C">
      <BitField name="QuadSPI0" start="4" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0_DMA16" start="0" size="1" />
      <BitField name="DMA1_DMA17" start="1" size="1" />
      <BitField name="DMA2_DMA18" start="2" size="1" />
      <BitField name="DMA3_DMA19" start="3" size="1" />
      <BitField name="DMA4_DMA20" start="4" size="1" />
      <BitField name="DMA5_DMA21" start="5" size="1" />
      <BitField name="DMA6_DMA22" start="6" size="1" />
      <BitField name="DMA7_DMA23" start="7" size="1" />
      <BitField name="DMA8_DMA24" start="8" size="1" />
      <BitField name="DMA9_DMA25" start="9" size="1" />
      <BitField name="DMA10_DMA26" start="10" size="1" />
      <BitField name="DMA11_DMA27" start="11" size="1" />
      <BitField name="DMA12_DMA28" start="12" size="1" />
      <BitField name="DMA13_DMA29" start="13" size="1" />
      <BitField name="DMA14_DMA30" start="14" size="1" />
      <BitField name="DMA15_DMA31" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFA" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="TRNG0" start="23" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="I2S0_Tx" start="28" size="1" />
      <BitField name="I2S0_Rx" start="29" size="1" />
      <BitField name="LPUART0" start="30" size="1" />
      <BitField name="LPUART1" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="LPUART2" start="0" size="1" />
      <BitField name="LPUART3" start="1" size="1" />
      <BitField name="LPUART4" start="2" size="1" />
      <BitField name="EMVSIM0" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="ADC0" start="7" size="1" />
      <BitField name="CMP0" start="8" size="1" />
      <BitField name="CMP1" start="9" size="1" />
      <BitField name="FTM0" start="10" size="1" />
      <BitField name="FTM1" start="11" size="1" />
      <BitField name="FTM2" start="12" size="1" />
      <BitField name="CMT" start="13" size="1" />
      <BitField name="RTC" start="14" size="1" />
      <BitField name="RTC_Seconds" start="15" size="1" />
      <BitField name="PIT0CH0" start="16" size="1" />
      <BitField name="PIT0CH1" start="17" size="1" />
      <BitField name="PIT0CH2" start="18" size="1" />
      <BitField name="PIT0CH3" start="19" size="1" />
      <BitField name="PDB0" start="20" size="1" />
      <BitField name="USB0" start="21" size="1" />
      <BitField name="USBDCD" start="22" size="1" />
      <BitField name="DAC0" start="24" size="1" />
      <BitField name="MCG" start="25" size="1" />
      <BitField name="LPTMR0_LPTMR1" start="26" size="1" />
      <BitField name="PORTA" start="27" size="1" />
      <BitField name="PORTB" start="28" size="1" />
      <BitField name="PORTC" start="29" size="1" />
      <BitField name="PORTD" start="30" size="1" />
      <BitField name="PORTE" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR2" description="Interrupt Active Bit Register 2" start="0xE000E308" access="ReadOnly">
      <BitField name="SPI2" start="1" size="1" />
      <BitField name="FLEXIO0" start="6" size="1" />
      <BitField name="FTM3" start="7" size="1" />
      <BitField name="I2C2" start="10" size="1" />
      <BitField name="SDHC" start="17" size="1" />
      <BitField name="TSI0" start="23" size="1" />
      <BitField name="TPM1" start="24" size="1" />
      <BitField name="TPM2" start="25" size="1" />
      <BitField name="I2C3" start="27" size="1" />
    </Register>
    <Register name="NVIC_IABR3" description="Interrupt Active Bit Register 3" start="0xE000E30C" access="ReadOnly">
      <BitField name="QuadSPI0" start="4" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0_DMA16" start="4" size="4" />
      <BitField name="DMA1_DMA17" start="12" size="4" />
      <BitField name="DMA2_DMA18" start="20" size="4" />
      <BitField name="DMA3_DMA19" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="DMA4_DMA20" start="4" size="4" />
      <BitField name="DMA5_DMA21" start="12" size="4" />
      <BitField name="DMA6_DMA22" start="20" size="4" />
      <BitField name="DMA7_DMA23" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="DMA8_DMA24" start="4" size="4" />
      <BitField name="DMA9_DMA25" start="12" size="4" />
      <BitField name="DMA10_DMA26" start="20" size="4" />
      <BitField name="DMA11_DMA27" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="DMA12_DMA28" start="4" size="4" />
      <BitField name="DMA13_DMA29" start="12" size="4" />
      <BitField name="DMA14_DMA30" start="20" size="4" />
      <BitField name="DMA15_DMA31" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="DMA_Error" start="4" size="4" />
      <BitField name="MCM" start="12" size="4" />
      <BitField name="FTFA" start="20" size="4" />
      <BitField name="Read_Collision" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="LVD_LVW" start="4" size="4" />
      <BitField name="LLWU" start="12" size="4" />
      <BitField name="WDOG_EWM" start="20" size="4" />
      <BitField name="TRNG0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="I2C0" start="4" size="4" />
      <BitField name="I2C1" start="12" size="4" />
      <BitField name="SPI0" start="20" size="4" />
      <BitField name="SPI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="I2S0_Tx" start="4" size="4" />
      <BitField name="I2S0_Rx" start="12" size="4" />
      <BitField name="LPUART0" start="20" size="4" />
      <BitField name="LPUART1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="LPUART2" start="4" size="4" />
      <BitField name="LPUART3" start="12" size="4" />
      <BitField name="LPUART4" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="EMVSIM0" start="12" size="4" />
      <BitField name="EMVSIM1" start="20" size="4" />
      <BitField name="ADC0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="CMP0" start="4" size="4" />
      <BitField name="CMP1" start="12" size="4" />
      <BitField name="FTM0" start="20" size="4" />
      <BitField name="FTM1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="FTM2" start="4" size="4" />
      <BitField name="CMT" start="12" size="4" />
      <BitField name="RTC" start="20" size="4" />
      <BitField name="RTC_Seconds" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="PIT0CH0" start="4" size="4" />
      <BitField name="PIT0CH1" start="12" size="4" />
      <BitField name="PIT0CH2" start="20" size="4" />
      <BitField name="PIT0CH3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="PDB0" start="4" size="4" />
      <BitField name="USB0" start="12" size="4" />
      <BitField name="USBDCD" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="DAC0" start="4" size="4" />
      <BitField name="MCG" start="12" size="4" />
      <BitField name="LPTMR0_LPTMR1" start="20" size="4" />
      <BitField name="PORTA" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR15" description="Interrupt Priority Register 15" start="0xE000E43C">
      <BitField name="PORTB" start="4" size="4" />
      <BitField name="PORTC" start="12" size="4" />
      <BitField name="PORTD" start="20" size="4" />
      <BitField name="PORTE" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR16" description="Interrupt Priority Register 16" start="0xE000E440">
      <BitField name="SPI2" start="12" size="4" />
    </Register>
    <Register name="NVIC_IPR17" description="Interrupt Priority Register 17" start="0xE000E444">
      <BitField name="FLEXIO0" start="20" size="4" />
      <BitField name="FTM3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR18" description="Interrupt Priority Register 18" start="0xE000E448">
      <BitField name="I2C2" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR19" description="Interrupt Priority Register 19" start="0xE000E44C" />
    <Register name="NVIC_IPR20" description="Interrupt Priority Register 20" start="0xE000E450">
      <BitField name="SDHC" start="12" size="4" />
    </Register>
    <Register name="NVIC_IPR21" description="Interrupt Priority Register 21" start="0xE000E454">
      <BitField name="TSI0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR22" description="Interrupt Priority Register 22" start="0xE000E458">
      <BitField name="TPM1" start="4" size="4" />
      <BitField name="TPM2" start="12" size="4" />
      <BitField name="I2C3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR23" description="Interrupt Priority Register 23" start="0xE000E45C" />
    <Register name="NVIC_IPR24" description="Interrupt Priority Register 24" start="0xE000E460" />
    <Register name="NVIC_IPR25" description="Interrupt Priority Register 25" start="0xE000E464">
      <BitField name="QuadSPI0" start="4" size="4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="ICTR" start="0xe000e004" description="Interrupt Controller Type Register">
      <BitField name="INTLINESNUM" start="0" size="4" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xe000e008" description="Auxiliary Control Register">
      <BitField name="DISOOFP" start="9" size="1" description="Disables floating pointinstructions completing outof order with respect to integer instructions" />
      <BitField name="DISFPCA" start="8" size="1" description="When set to 1, disables IT folding" />
      <BitField name="DISFOLD" start="2" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISDEFWBUF" start="1" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISMCYCINT" start="0" size="1" description="When set to 1, disables interruption of load multiple and store multiple instructions" />
    </Register>
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xe000ed18" description="System Handler Priority Register 1">
      <BitField name="PRI_6(UsageFault)" start="20" size="4" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5(BusFault)" start="12" size="4" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4(MemManage)" start="4" size="4" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="28" size="4" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="28" size="4" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="20" size="4" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xe000ed24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pending Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pending Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pending Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMFSR" start="0xe000ed28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xe000ed29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xe000ed2a" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xe000ed2c" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xe000ed30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xe000ed34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xe000ed38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xe000ed3c" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xe000ed40" access="ReadOnly" description="Processor Feature Register 0" />
    <Register name="ID_PFR1" start="0xe000ed44" access="ReadOnly" description="Processor Feature Register 1" />
    <Register name="ID_DFR0" start="0xe000ed48" access="ReadOnly" description="Debug Feature Register 0" />
    <Register name="ID_AFR0" start="0xe000ed4c" access="ReadOnly" description="Auxilliary Feature Register 0" />
    <Register name="ID_MMFR0" start="0xe000ed50" access="ReadOnly" description="Memory Model Feature Register 0" />
    <Register name="ID_MMFR1" start="0xe000ed54" access="ReadOnly" description="Memory Model Feature Register 1" />
    <Register name="ID_MMFR2" start="0xe000ed58" access="ReadOnly" description="Memory Model Feature Register 2" />
    <Register name="ID_MMFR3" start="0xe000ed5c" access="ReadOnly" description="Memory Model Feature Register 3" />
    <Register name="ID_ISAR0" start="0xe000ed60" access="ReadOnly" description="Instruction Set Attribute Register 0" />
    <Register name="ID_ISAR1" start="0xe000ed64" access="ReadOnly" description="Instruction Set Attribute Register 1" />
    <Register name="ID_ISAR2" start="0xe000ed68" access="ReadOnly" description="Instruction Set Attribute Register 2" />
    <Register name="ID_ISAR3" start="0xe000ed6c" access="ReadOnly" description="Instruction Set Attribute Register 3" />
    <Register name="ID_ISAR4" start="0xe000ed70" access="ReadOnly" description="Instruction Set Attribute Register 4" />
    <Register name="ID_ISAR5" start="0xe000ed74" access="ReadOnly" description="Instruction Set Attribute Register 5" />
    <Register name="CPACR" start="0xe000ed88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" start="0xe000ef34" description="Floating Point Unit">
    <Register name="FPCCR" start="0xe000ef34" description="Floating-point Context Control Register">
      <BitField name="ASPEN" start="31" size="1" description="Automatic state preservation enable" />
      <BitField name="LSPEN" start="30" size="1" description="Lazy state preservation enable" />
      <BitField name="MONRDY" start="8" size="1" description="DebugMonitor ready" />
      <BitField name="BFRDY" start="6" size="1" description="BusFault ready" />
      <BitField name="MMRDY" start="5" size="1" description="MemManage ready" />
      <BitField name="HFRDY" start="4" size="1" description="HardFault ready" />
      <BitField name="THREAD" start="3" size="1" description="Thread Mode" />
      <BitField name="USER" start="1" size="1" description="User privilege" />
      <BitField name="LSPACT" start="0" size="1" description="Lazy state preservation active" />
    </Register>
    <Register name="FPCAR" start="0xe000ef38" description="Floating-point Context Address Register">
      <BitField name="ADDRESSS" start="3" size="29" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xe000ef3c" description="Floating-point Default Status Control Register">
      <BitField name="AHP" start="26" size="1" description="Alternative half-precision control bit" />
      <BitField name="DN" start="25" size="1" description="Default NaN mode control bit" />
      <BitField name="FZ" start="24" size="1" description="Flush-to-zero mode control bit" />
      <BitField name="RMode" start="22" size="2" description="Rounding Mode control field" />
    </Register>
  </RegisterGroup>
</Processor>
