ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB329:
  28              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32g4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32g4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32g4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32g4xx_hal_msp.c ****   *
  18:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32g4xx_hal_msp.c ****   */
  20:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32g4xx_hal_msp.c **** 
  22:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g4xx_hal_msp.c **** 
  26:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32g4xx_hal_msp.c **** 
  29:Core/Src/stm32g4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  30:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32g4xx_hal_msp.c **** 
  34:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32g4xx_hal_msp.c **** 
  36:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32g4xx_hal_msp.c **** 
  39:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32g4xx_hal_msp.c **** 
  41:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32g4xx_hal_msp.c **** 
  44:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32g4xx_hal_msp.c **** 
  46:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32g4xx_hal_msp.c **** 
  49:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32g4xx_hal_msp.c **** 
  51:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32g4xx_hal_msp.c **** 
  54:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32g4xx_hal_msp.c **** 
  56:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32g4xx_hal_msp.c **** 
  59:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32g4xx_hal_msp.c **** 
  61:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32g4xx_hal_msp.c **** 
  63:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32g4xx_hal_msp.c **** 
  65:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  66:Core/Src/stm32g4xx_hal_msp.c ****                                         /**
  67:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  68:Core/Src/stm32g4xx_hal_msp.c ****   */
  69:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  70:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  71:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  72:Core/Src/stm32g4xx_hal_msp.c **** 
  73:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  74:Core/Src/stm32g4xx_hal_msp.c **** 
  75:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 75 3 view .LVU1
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 3


  41              	.LBB2:
  42              		.loc 1 75 3 view .LVU2
  43              		.loc 1 75 3 view .LVU3
  44 0004 0E4B     		ldr	r3, .L3
  45 0006 1A6E     		ldr	r2, [r3, #96]
  46 0008 42F00102 		orr	r2, r2, #1
  47 000c 1A66     		str	r2, [r3, #96]
  48              		.loc 1 75 3 view .LVU4
  49 000e 1A6E     		ldr	r2, [r3, #96]
  50 0010 02F00102 		and	r2, r2, #1
  51 0014 0092     		str	r2, [sp]
  52              		.loc 1 75 3 view .LVU5
  53 0016 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 75 3 view .LVU6
  76:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 76 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 76 3 view .LVU8
  59              		.loc 1 76 3 view .LVU9
  60 0018 9A6D     		ldr	r2, [r3, #88]
  61 001a 42F08052 		orr	r2, r2, #268435456
  62 001e 9A65     		str	r2, [r3, #88]
  63              		.loc 1 76 3 view .LVU10
  64 0020 9B6D     		ldr	r3, [r3, #88]
  65 0022 03F08053 		and	r3, r3, #268435456
  66 0026 0193     		str	r3, [sp, #4]
  67              		.loc 1 76 3 view .LVU11
  68 0028 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 76 3 view .LVU12
  77:Core/Src/stm32g4xx_hal_msp.c **** 
  78:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32g4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  80:Core/Src/stm32g4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  71              		.loc 1 80 3 view .LVU13
  72 002a 0022     		movs	r2, #0
  73 002c 0F21     		movs	r1, #15
  74 002e 6FF00100 		mvn	r0, #1
  75 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  81:Core/Src/stm32g4xx_hal_msp.c **** 
  82:Core/Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  83:Core/Src/stm32g4xx_hal_msp.c ****   */
  84:Core/Src/stm32g4xx_hal_msp.c ****   HAL_PWREx_DisableUCPDDeadBattery();
  77              		.loc 1 84 3 view .LVU14
  78 0036 FFF7FEFF 		bl	HAL_PWREx_DisableUCPDDeadBattery
  79              	.LVL1:
  85:Core/Src/stm32g4xx_hal_msp.c **** 
  86:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  87:Core/Src/stm32g4xx_hal_msp.c **** 
  88:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  89:Core/Src/stm32g4xx_hal_msp.c **** }
  80              		.loc 1 89 1 is_stmt 0 view .LVU15
  81 003a 03B0     		add	sp, sp, #12
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 4


  84              		@ sp needed
  85 003c 5DF804FB 		ldr	pc, [sp], #4
  86              	.L4:
  87              		.align	2
  88              	.L3:
  89 0040 00100240 		.word	1073876992
  90              		.cfi_endproc
  91              	.LFE329:
  93              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_ADC_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	HAL_ADC_MspInit:
 101              	.LVL2:
 102              	.LFB330:
  90:Core/Src/stm32g4xx_hal_msp.c **** 
  91:Core/Src/stm32g4xx_hal_msp.c **** /**
  92:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP Initialization
  93:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  94:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  95:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  96:Core/Src/stm32g4xx_hal_msp.c **** */
  97:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  98:Core/Src/stm32g4xx_hal_msp.c **** {
 103              		.loc 1 98 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 112
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 98 1 is_stmt 0 view .LVU17
 108 0000 30B5     		push	{r4, r5, lr}
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 12
 111              		.cfi_offset 4, -12
 112              		.cfi_offset 5, -8
 113              		.cfi_offset 14, -4
 114 0002 9DB0     		sub	sp, sp, #116
 115              	.LCFI4:
 116              		.cfi_def_cfa_offset 128
 117 0004 0446     		mov	r4, r0
  99:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 99 3 is_stmt 1 view .LVU18
 119              		.loc 1 99 20 is_stmt 0 view .LVU19
 120 0006 0021     		movs	r1, #0
 121 0008 1791     		str	r1, [sp, #92]
 122 000a 1891     		str	r1, [sp, #96]
 123 000c 1991     		str	r1, [sp, #100]
 124 000e 1A91     		str	r1, [sp, #104]
 125 0010 1B91     		str	r1, [sp, #108]
 100:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 126              		.loc 1 100 3 is_stmt 1 view .LVU20
 127              		.loc 1 100 28 is_stmt 0 view .LVU21
 128 0012 5422     		movs	r2, #84
 129 0014 02A8     		add	r0, sp, #8
 130              	.LVL3:
 131              		.loc 1 100 28 view .LVU22
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 5


 132 0016 FFF7FEFF 		bl	memset
 133              	.LVL4:
 101:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 134              		.loc 1 101 3 is_stmt 1 view .LVU23
 135              		.loc 1 101 10 is_stmt 0 view .LVU24
 136 001a 2368     		ldr	r3, [r4]
 137              		.loc 1 101 5 view .LVU25
 138 001c B3F1A04F 		cmp	r3, #1342177280
 139 0020 01D0     		beq	.L10
 140              	.L5:
 102:Core/Src/stm32g4xx_hal_msp.c ****   {
 103:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 104:Core/Src/stm32g4xx_hal_msp.c **** 
 105:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 106:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 107:Core/Src/stm32g4xx_hal_msp.c ****   */
 108:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 109:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 110:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 111:Core/Src/stm32g4xx_hal_msp.c ****     {
 112:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 113:Core/Src/stm32g4xx_hal_msp.c ****     }
 114:Core/Src/stm32g4xx_hal_msp.c **** 
 115:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 116:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 117:Core/Src/stm32g4xx_hal_msp.c **** 
 118:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 119:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 120:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> ADC1_IN3
 121:Core/Src/stm32g4xx_hal_msp.c ****     */
 122:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 123:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 124:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 126:Core/Src/stm32g4xx_hal_msp.c **** 
 127:Core/Src/stm32g4xx_hal_msp.c ****     /* ADC1 DMA Init */
 128:Core/Src/stm32g4xx_hal_msp.c ****     /* ADC1 Init */
 129:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel2;
 130:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 131:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 132:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 133:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 134:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 135:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 136:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 137:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 138:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 139:Core/Src/stm32g4xx_hal_msp.c ****     {
 140:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 141:Core/Src/stm32g4xx_hal_msp.c ****     }
 142:Core/Src/stm32g4xx_hal_msp.c **** 
 143:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 144:Core/Src/stm32g4xx_hal_msp.c **** 
 145:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 147:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 148:Core/Src/stm32g4xx_hal_msp.c ****   }
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 6


 149:Core/Src/stm32g4xx_hal_msp.c **** 
 150:Core/Src/stm32g4xx_hal_msp.c **** }
 141              		.loc 1 150 1 view .LVU26
 142 0022 1DB0     		add	sp, sp, #116
 143              	.LCFI5:
 144              		.cfi_remember_state
 145              		.cfi_def_cfa_offset 12
 146              		@ sp needed
 147 0024 30BD     		pop	{r4, r5, pc}
 148              	.LVL5:
 149              	.L10:
 150              	.LCFI6:
 151              		.cfi_restore_state
 108:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 152              		.loc 1 108 5 is_stmt 1 view .LVU27
 108:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 153              		.loc 1 108 40 is_stmt 0 view .LVU28
 154 0026 4FF40043 		mov	r3, #32768
 155 002a 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 156              		.loc 1 109 5 is_stmt 1 view .LVU29
 109:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 157              		.loc 1 109 39 is_stmt 0 view .LVU30
 158 002c 4FF00053 		mov	r3, #536870912
 159 0030 1393     		str	r3, [sp, #76]
 110:Core/Src/stm32g4xx_hal_msp.c ****     {
 160              		.loc 1 110 5 is_stmt 1 view .LVU31
 110:Core/Src/stm32g4xx_hal_msp.c ****     {
 161              		.loc 1 110 9 is_stmt 0 view .LVU32
 162 0032 02A8     		add	r0, sp, #8
 163 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 164              	.LVL6:
 110:Core/Src/stm32g4xx_hal_msp.c ****     {
 165              		.loc 1 110 8 view .LVU33
 166 0038 0028     		cmp	r0, #0
 167 003a 36D1     		bne	.L11
 168              	.L7:
 116:Core/Src/stm32g4xx_hal_msp.c **** 
 169              		.loc 1 116 5 is_stmt 1 view .LVU34
 170              	.LBB4:
 116:Core/Src/stm32g4xx_hal_msp.c **** 
 171              		.loc 1 116 5 view .LVU35
 116:Core/Src/stm32g4xx_hal_msp.c **** 
 172              		.loc 1 116 5 view .LVU36
 173 003c 1E4B     		ldr	r3, .L13
 174 003e DA6C     		ldr	r2, [r3, #76]
 175 0040 42F40052 		orr	r2, r2, #8192
 176 0044 DA64     		str	r2, [r3, #76]
 116:Core/Src/stm32g4xx_hal_msp.c **** 
 177              		.loc 1 116 5 view .LVU37
 178 0046 DA6C     		ldr	r2, [r3, #76]
 179 0048 02F40052 		and	r2, r2, #8192
 180 004c 0092     		str	r2, [sp]
 116:Core/Src/stm32g4xx_hal_msp.c **** 
 181              		.loc 1 116 5 view .LVU38
 182 004e 009A     		ldr	r2, [sp]
 183              	.LBE4:
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 7


 116:Core/Src/stm32g4xx_hal_msp.c **** 
 184              		.loc 1 116 5 view .LVU39
 118:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 185              		.loc 1 118 5 view .LVU40
 186              	.LBB5:
 118:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 187              		.loc 1 118 5 view .LVU41
 118:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 118 5 view .LVU42
 189 0050 DA6C     		ldr	r2, [r3, #76]
 190 0052 42F00102 		orr	r2, r2, #1
 191 0056 DA64     		str	r2, [r3, #76]
 118:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 192              		.loc 1 118 5 view .LVU43
 193 0058 DB6C     		ldr	r3, [r3, #76]
 194 005a 03F00103 		and	r3, r3, #1
 195 005e 0193     		str	r3, [sp, #4]
 118:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 196              		.loc 1 118 5 view .LVU44
 197 0060 019B     		ldr	r3, [sp, #4]
 198              	.LBE5:
 118:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 199              		.loc 1 118 5 view .LVU45
 122:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 200              		.loc 1 122 5 view .LVU46
 122:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 201              		.loc 1 122 25 is_stmt 0 view .LVU47
 202 0062 0423     		movs	r3, #4
 203 0064 1793     		str	r3, [sp, #92]
 123:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 123 5 is_stmt 1 view .LVU48
 123:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 123 26 is_stmt 0 view .LVU49
 206 0066 0323     		movs	r3, #3
 207 0068 1893     		str	r3, [sp, #96]
 124:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 208              		.loc 1 124 5 is_stmt 1 view .LVU50
 124:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 124 26 is_stmt 0 view .LVU51
 210 006a 0025     		movs	r5, #0
 211 006c 1995     		str	r5, [sp, #100]
 125:Core/Src/stm32g4xx_hal_msp.c **** 
 212              		.loc 1 125 5 is_stmt 1 view .LVU52
 213 006e 17A9     		add	r1, sp, #92
 214 0070 4FF09040 		mov	r0, #1207959552
 215 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL7:
 129:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 217              		.loc 1 129 5 view .LVU53
 129:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 218              		.loc 1 129 24 is_stmt 0 view .LVU54
 219 0078 1048     		ldr	r0, .L13+4
 220 007a 114B     		ldr	r3, .L13+8
 221 007c 0360     		str	r3, [r0]
 130:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 222              		.loc 1 130 5 is_stmt 1 view .LVU55
 130:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 8


 223              		.loc 1 130 28 is_stmt 0 view .LVU56
 224 007e 0523     		movs	r3, #5
 225 0080 4360     		str	r3, [r0, #4]
 131:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 226              		.loc 1 131 5 is_stmt 1 view .LVU57
 131:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 227              		.loc 1 131 30 is_stmt 0 view .LVU58
 228 0082 8560     		str	r5, [r0, #8]
 132:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 229              		.loc 1 132 5 is_stmt 1 view .LVU59
 132:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 230              		.loc 1 132 30 is_stmt 0 view .LVU60
 231 0084 C560     		str	r5, [r0, #12]
 133:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 232              		.loc 1 133 5 is_stmt 1 view .LVU61
 133:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 233              		.loc 1 133 27 is_stmt 0 view .LVU62
 234 0086 8023     		movs	r3, #128
 235 0088 0361     		str	r3, [r0, #16]
 134:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 236              		.loc 1 134 5 is_stmt 1 view .LVU63
 134:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 237              		.loc 1 134 40 is_stmt 0 view .LVU64
 238 008a 4FF48073 		mov	r3, #256
 239 008e 4361     		str	r3, [r0, #20]
 135:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 240              		.loc 1 135 5 is_stmt 1 view .LVU65
 135:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 241              		.loc 1 135 37 is_stmt 0 view .LVU66
 242 0090 4FF48063 		mov	r3, #1024
 243 0094 8361     		str	r3, [r0, #24]
 136:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 244              		.loc 1 136 5 is_stmt 1 view .LVU67
 136:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 245              		.loc 1 136 25 is_stmt 0 view .LVU68
 246 0096 2023     		movs	r3, #32
 247 0098 C361     		str	r3, [r0, #28]
 137:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 248              		.loc 1 137 5 is_stmt 1 view .LVU69
 137:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 249              		.loc 1 137 29 is_stmt 0 view .LVU70
 250 009a 0562     		str	r5, [r0, #32]
 138:Core/Src/stm32g4xx_hal_msp.c ****     {
 251              		.loc 1 138 5 is_stmt 1 view .LVU71
 138:Core/Src/stm32g4xx_hal_msp.c ****     {
 252              		.loc 1 138 9 is_stmt 0 view .LVU72
 253 009c FFF7FEFF 		bl	HAL_DMA_Init
 254              	.LVL8:
 138:Core/Src/stm32g4xx_hal_msp.c ****     {
 255              		.loc 1 138 8 view .LVU73
 256 00a0 30B9     		cbnz	r0, .L12
 257              	.L8:
 143:Core/Src/stm32g4xx_hal_msp.c **** 
 258              		.loc 1 143 5 is_stmt 1 view .LVU74
 143:Core/Src/stm32g4xx_hal_msp.c **** 
 259              		.loc 1 143 5 view .LVU75
 260 00a2 064B     		ldr	r3, .L13+4
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 9


 261 00a4 6365     		str	r3, [r4, #84]
 143:Core/Src/stm32g4xx_hal_msp.c **** 
 262              		.loc 1 143 5 view .LVU76
 263 00a6 9C62     		str	r4, [r3, #40]
 143:Core/Src/stm32g4xx_hal_msp.c **** 
 264              		.loc 1 143 5 view .LVU77
 265              		.loc 1 150 1 is_stmt 0 view .LVU78
 266 00a8 BBE7     		b	.L5
 267              	.L11:
 112:Core/Src/stm32g4xx_hal_msp.c ****     }
 268              		.loc 1 112 7 is_stmt 1 view .LVU79
 269 00aa FFF7FEFF 		bl	Error_Handler
 270              	.LVL9:
 271 00ae C5E7     		b	.L7
 272              	.L12:
 140:Core/Src/stm32g4xx_hal_msp.c ****     }
 273              		.loc 1 140 7 view .LVU80
 274 00b0 FFF7FEFF 		bl	Error_Handler
 275              	.LVL10:
 276 00b4 F5E7     		b	.L8
 277              	.L14:
 278 00b6 00BF     		.align	2
 279              	.L13:
 280 00b8 00100240 		.word	1073876992
 281 00bc 00000000 		.word	hdma_adc1
 282 00c0 1C000240 		.word	1073872924
 283              		.cfi_endproc
 284              	.LFE330:
 286              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_ADC_MspDeInit
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	HAL_ADC_MspDeInit:
 294              	.LVL11:
 295              	.LFB331:
 151:Core/Src/stm32g4xx_hal_msp.c **** 
 152:Core/Src/stm32g4xx_hal_msp.c **** /**
 153:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 154:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 155:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 156:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32g4xx_hal_msp.c **** */
 158:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 159:Core/Src/stm32g4xx_hal_msp.c **** {
 296              		.loc 1 159 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 300              		.loc 1 160 3 view .LVU82
 301              		.loc 1 160 10 is_stmt 0 view .LVU83
 302 0000 0368     		ldr	r3, [r0]
 303              		.loc 1 160 5 view .LVU84
 304 0002 B3F1A04F 		cmp	r3, #1342177280
 305 0006 00D0     		beq	.L21
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 10


 306 0008 7047     		bx	lr
 307              	.L21:
 159:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 308              		.loc 1 159 1 view .LVU85
 309 000a 10B5     		push	{r4, lr}
 310              	.LCFI7:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 4, -8
 313              		.cfi_offset 14, -4
 314 000c 0446     		mov	r4, r0
 161:Core/Src/stm32g4xx_hal_msp.c ****   {
 162:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 163:Core/Src/stm32g4xx_hal_msp.c **** 
 164:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 165:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 166:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 315              		.loc 1 166 5 is_stmt 1 view .LVU86
 316 000e 074A     		ldr	r2, .L22
 317 0010 D36C     		ldr	r3, [r2, #76]
 318 0012 23F40053 		bic	r3, r3, #8192
 319 0016 D364     		str	r3, [r2, #76]
 167:Core/Src/stm32g4xx_hal_msp.c **** 
 168:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> ADC1_IN3
 170:Core/Src/stm32g4xx_hal_msp.c ****     */
 171:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
 320              		.loc 1 171 5 view .LVU87
 321 0018 0421     		movs	r1, #4
 322 001a 4FF09040 		mov	r0, #1207959552
 323              	.LVL12:
 324              		.loc 1 171 5 is_stmt 0 view .LVU88
 325 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 326              	.LVL13:
 172:Core/Src/stm32g4xx_hal_msp.c **** 
 173:Core/Src/stm32g4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 174:Core/Src/stm32g4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 327              		.loc 1 174 5 is_stmt 1 view .LVU89
 328 0022 606D     		ldr	r0, [r4, #84]
 329 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 330              	.LVL14:
 175:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 176:Core/Src/stm32g4xx_hal_msp.c **** 
 177:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 178:Core/Src/stm32g4xx_hal_msp.c ****   }
 179:Core/Src/stm32g4xx_hal_msp.c **** 
 180:Core/Src/stm32g4xx_hal_msp.c **** }
 331              		.loc 1 180 1 is_stmt 0 view .LVU90
 332 0028 10BD     		pop	{r4, pc}
 333              	.LVL15:
 334              	.L23:
 335              		.loc 1 180 1 view .LVU91
 336 002a 00BF     		.align	2
 337              	.L22:
 338 002c 00100240 		.word	1073876992
 339              		.cfi_endproc
 340              	.LFE331:
 342              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 11


 343              		.align	1
 344              		.global	HAL_TIM_PWM_MspInit
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	HAL_TIM_PWM_MspInit:
 350              	.LVL16:
 351              	.LFB332:
 181:Core/Src/stm32g4xx_hal_msp.c **** 
 182:Core/Src/stm32g4xx_hal_msp.c **** /**
 183:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 184:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 185:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 186:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 187:Core/Src/stm32g4xx_hal_msp.c **** */
 188:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 189:Core/Src/stm32g4xx_hal_msp.c **** {
 352              		.loc 1 189 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 8
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		@ link register save eliminated.
 357              		.loc 1 189 1 is_stmt 0 view .LVU93
 358 0000 82B0     		sub	sp, sp, #8
 359              	.LCFI8:
 360              		.cfi_def_cfa_offset 8
 190:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 361              		.loc 1 190 3 is_stmt 1 view .LVU94
 362              		.loc 1 190 14 is_stmt 0 view .LVU95
 363 0002 0368     		ldr	r3, [r0]
 364              		.loc 1 190 5 view .LVU96
 365 0004 0F4A     		ldr	r2, .L30
 366 0006 9342     		cmp	r3, r2
 367 0008 04D0     		beq	.L28
 191:Core/Src/stm32g4xx_hal_msp.c ****   {
 192:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 193:Core/Src/stm32g4xx_hal_msp.c **** 
 194:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 195:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 196:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 197:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 198:Core/Src/stm32g4xx_hal_msp.c **** 
 199:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 200:Core/Src/stm32g4xx_hal_msp.c ****   }
 201:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 368              		.loc 1 201 8 is_stmt 1 view .LVU97
 369              		.loc 1 201 10 is_stmt 0 view .LVU98
 370 000a B3F1804F 		cmp	r3, #1073741824
 371 000e 0CD0     		beq	.L29
 372              	.L24:
 202:Core/Src/stm32g4xx_hal_msp.c ****   {
 203:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 204:Core/Src/stm32g4xx_hal_msp.c **** 
 205:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 206:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 207:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 208:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 12


 209:Core/Src/stm32g4xx_hal_msp.c **** 
 210:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 211:Core/Src/stm32g4xx_hal_msp.c ****   }
 212:Core/Src/stm32g4xx_hal_msp.c **** 
 213:Core/Src/stm32g4xx_hal_msp.c **** }
 373              		.loc 1 213 1 view .LVU99
 374 0010 02B0     		add	sp, sp, #8
 375              	.LCFI9:
 376              		.cfi_remember_state
 377              		.cfi_def_cfa_offset 0
 378              		@ sp needed
 379 0012 7047     		bx	lr
 380              	.L28:
 381              	.LCFI10:
 382              		.cfi_restore_state
 196:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 383              		.loc 1 196 5 is_stmt 1 view .LVU100
 384              	.LBB6:
 196:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 385              		.loc 1 196 5 view .LVU101
 196:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 386              		.loc 1 196 5 view .LVU102
 387 0014 0C4B     		ldr	r3, .L30+4
 388 0016 1A6E     		ldr	r2, [r3, #96]
 389 0018 42F40062 		orr	r2, r2, #2048
 390 001c 1A66     		str	r2, [r3, #96]
 196:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 391              		.loc 1 196 5 view .LVU103
 392 001e 1B6E     		ldr	r3, [r3, #96]
 393 0020 03F40063 		and	r3, r3, #2048
 394 0024 0093     		str	r3, [sp]
 196:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 395              		.loc 1 196 5 view .LVU104
 396 0026 009B     		ldr	r3, [sp]
 397              	.LBE6:
 196:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 398              		.loc 1 196 5 view .LVU105
 399 0028 F2E7     		b	.L24
 400              	.L29:
 207:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 401              		.loc 1 207 5 view .LVU106
 402              	.LBB7:
 207:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 403              		.loc 1 207 5 view .LVU107
 207:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 404              		.loc 1 207 5 view .LVU108
 405 002a 03F50433 		add	r3, r3, #135168
 406 002e 9A6D     		ldr	r2, [r3, #88]
 407 0030 42F00102 		orr	r2, r2, #1
 408 0034 9A65     		str	r2, [r3, #88]
 207:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 409              		.loc 1 207 5 view .LVU109
 410 0036 9B6D     		ldr	r3, [r3, #88]
 411 0038 03F00103 		and	r3, r3, #1
 412 003c 0193     		str	r3, [sp, #4]
 207:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 413              		.loc 1 207 5 view .LVU110
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 13


 414 003e 019B     		ldr	r3, [sp, #4]
 415              	.LBE7:
 207:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 416              		.loc 1 207 5 view .LVU111
 417              		.loc 1 213 1 is_stmt 0 view .LVU112
 418 0040 E6E7     		b	.L24
 419              	.L31:
 420 0042 00BF     		.align	2
 421              	.L30:
 422 0044 002C0140 		.word	1073818624
 423 0048 00100240 		.word	1073876992
 424              		.cfi_endproc
 425              	.LFE332:
 427              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 428              		.align	1
 429              		.global	HAL_TIM_MspPostInit
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	HAL_TIM_MspPostInit:
 435              	.LVL17:
 436              	.LFB333:
 214:Core/Src/stm32g4xx_hal_msp.c **** 
 215:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 216:Core/Src/stm32g4xx_hal_msp.c **** {
 437              		.loc 1 216 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 32
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		.loc 1 216 1 is_stmt 0 view .LVU114
 442 0000 00B5     		push	{lr}
 443              	.LCFI11:
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 14, -4
 446 0002 89B0     		sub	sp, sp, #36
 447              	.LCFI12:
 448              		.cfi_def_cfa_offset 40
 217:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 449              		.loc 1 217 3 is_stmt 1 view .LVU115
 450              		.loc 1 217 20 is_stmt 0 view .LVU116
 451 0004 0023     		movs	r3, #0
 452 0006 0393     		str	r3, [sp, #12]
 453 0008 0493     		str	r3, [sp, #16]
 454 000a 0593     		str	r3, [sp, #20]
 455 000c 0693     		str	r3, [sp, #24]
 456 000e 0793     		str	r3, [sp, #28]
 218:Core/Src/stm32g4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 457              		.loc 1 218 3 is_stmt 1 view .LVU117
 458              		.loc 1 218 10 is_stmt 0 view .LVU118
 459 0010 0368     		ldr	r3, [r0]
 460              		.loc 1 218 5 view .LVU119
 461 0012 1A4A     		ldr	r2, .L38
 462 0014 9342     		cmp	r3, r2
 463 0016 05D0     		beq	.L36
 219:Core/Src/stm32g4xx_hal_msp.c ****   {
 220:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 221:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 14


 222:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 223:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 224:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 225:Core/Src/stm32g4xx_hal_msp.c ****     PC0     ------> TIM1_CH1
 226:Core/Src/stm32g4xx_hal_msp.c ****     PC1     ------> TIM1_CH2
 227:Core/Src/stm32g4xx_hal_msp.c ****     PC2     ------> TIM1_CH3
 228:Core/Src/stm32g4xx_hal_msp.c ****     */
 229:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 230:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 231:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 234:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 235:Core/Src/stm32g4xx_hal_msp.c **** 
 236:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 237:Core/Src/stm32g4xx_hal_msp.c **** 
 238:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 239:Core/Src/stm32g4xx_hal_msp.c ****   }
 240:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim->Instance==TIM2)
 464              		.loc 1 240 8 is_stmt 1 view .LVU120
 465              		.loc 1 240 10 is_stmt 0 view .LVU121
 466 0018 B3F1804F 		cmp	r3, #1073741824
 467 001c 16D0     		beq	.L37
 468              	.LVL18:
 469              	.L32:
 241:Core/Src/stm32g4xx_hal_msp.c ****   {
 242:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 243:Core/Src/stm32g4xx_hal_msp.c **** 
 244:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 245:Core/Src/stm32g4xx_hal_msp.c **** 
 246:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 247:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 248:Core/Src/stm32g4xx_hal_msp.c ****     PA0     ------> TIM2_CH1
 249:Core/Src/stm32g4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 250:Core/Src/stm32g4xx_hal_msp.c ****     */
 251:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 252:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 254:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 256:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257:Core/Src/stm32g4xx_hal_msp.c **** 
 258:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 259:Core/Src/stm32g4xx_hal_msp.c **** 
 260:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 261:Core/Src/stm32g4xx_hal_msp.c ****   }
 262:Core/Src/stm32g4xx_hal_msp.c **** 
 263:Core/Src/stm32g4xx_hal_msp.c **** }
 470              		.loc 1 263 1 view .LVU122
 471 001e 09B0     		add	sp, sp, #36
 472              	.LCFI13:
 473              		.cfi_remember_state
 474              		.cfi_def_cfa_offset 4
 475              		@ sp needed
 476 0020 5DF804FB 		ldr	pc, [sp], #4
 477              	.LVL19:
 478              	.L36:
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 15


 479              	.LCFI14:
 480              		.cfi_restore_state
 223:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 481              		.loc 1 223 5 is_stmt 1 view .LVU123
 482              	.LBB8:
 223:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 483              		.loc 1 223 5 view .LVU124
 223:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 484              		.loc 1 223 5 view .LVU125
 485 0024 164B     		ldr	r3, .L38+4
 486 0026 DA6C     		ldr	r2, [r3, #76]
 487 0028 42F00402 		orr	r2, r2, #4
 488 002c DA64     		str	r2, [r3, #76]
 223:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 489              		.loc 1 223 5 view .LVU126
 490 002e DB6C     		ldr	r3, [r3, #76]
 491 0030 03F00403 		and	r3, r3, #4
 492 0034 0193     		str	r3, [sp, #4]
 223:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 493              		.loc 1 223 5 view .LVU127
 494 0036 019B     		ldr	r3, [sp, #4]
 495              	.LBE8:
 223:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 496              		.loc 1 223 5 view .LVU128
 229:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497              		.loc 1 229 5 view .LVU129
 229:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 498              		.loc 1 229 25 is_stmt 0 view .LVU130
 499 0038 0723     		movs	r3, #7
 500 003a 0393     		str	r3, [sp, #12]
 230:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501              		.loc 1 230 5 is_stmt 1 view .LVU131
 230:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 502              		.loc 1 230 26 is_stmt 0 view .LVU132
 503 003c 0223     		movs	r3, #2
 504 003e 0493     		str	r3, [sp, #16]
 231:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 505              		.loc 1 231 5 is_stmt 1 view .LVU133
 232:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 506              		.loc 1 232 5 view .LVU134
 233:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 507              		.loc 1 233 5 view .LVU135
 233:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 508              		.loc 1 233 31 is_stmt 0 view .LVU136
 509 0040 0793     		str	r3, [sp, #28]
 234:Core/Src/stm32g4xx_hal_msp.c **** 
 510              		.loc 1 234 5 is_stmt 1 view .LVU137
 511 0042 03A9     		add	r1, sp, #12
 512 0044 0F48     		ldr	r0, .L38+8
 513              	.LVL20:
 234:Core/Src/stm32g4xx_hal_msp.c **** 
 514              		.loc 1 234 5 is_stmt 0 view .LVU138
 515 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 516              	.LVL21:
 517 004a E8E7     		b	.L32
 518              	.LVL22:
 519              	.L37:
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 16


 246:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 520              		.loc 1 246 5 is_stmt 1 view .LVU139
 521              	.LBB9:
 246:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 522              		.loc 1 246 5 view .LVU140
 246:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 523              		.loc 1 246 5 view .LVU141
 524 004c 03F50433 		add	r3, r3, #135168
 525 0050 DA6C     		ldr	r2, [r3, #76]
 526 0052 42F00102 		orr	r2, r2, #1
 527 0056 DA64     		str	r2, [r3, #76]
 246:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 528              		.loc 1 246 5 view .LVU142
 529 0058 DB6C     		ldr	r3, [r3, #76]
 530 005a 03F00103 		and	r3, r3, #1
 531 005e 0293     		str	r3, [sp, #8]
 246:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 532              		.loc 1 246 5 view .LVU143
 533 0060 029B     		ldr	r3, [sp, #8]
 534              	.LBE9:
 246:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 535              		.loc 1 246 5 view .LVU144
 251:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 536              		.loc 1 251 5 view .LVU145
 251:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 537              		.loc 1 251 25 is_stmt 0 view .LVU146
 538 0062 0323     		movs	r3, #3
 539 0064 0393     		str	r3, [sp, #12]
 252:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 252 5 is_stmt 1 view .LVU147
 252:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 541              		.loc 1 252 26 is_stmt 0 view .LVU148
 542 0066 0223     		movs	r3, #2
 543 0068 0493     		str	r3, [sp, #16]
 253:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 544              		.loc 1 253 5 is_stmt 1 view .LVU149
 254:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 545              		.loc 1 254 5 view .LVU150
 255:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 546              		.loc 1 255 5 view .LVU151
 255:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 547              		.loc 1 255 31 is_stmt 0 view .LVU152
 548 006a 0123     		movs	r3, #1
 549 006c 0793     		str	r3, [sp, #28]
 256:Core/Src/stm32g4xx_hal_msp.c **** 
 550              		.loc 1 256 5 is_stmt 1 view .LVU153
 551 006e 03A9     		add	r1, sp, #12
 552 0070 4FF09040 		mov	r0, #1207959552
 553              	.LVL23:
 256:Core/Src/stm32g4xx_hal_msp.c **** 
 554              		.loc 1 256 5 is_stmt 0 view .LVU154
 555 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 556              	.LVL24:
 557              		.loc 1 263 1 view .LVU155
 558 0078 D1E7     		b	.L32
 559              	.L39:
 560 007a 00BF     		.align	2
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 17


 561              	.L38:
 562 007c 002C0140 		.word	1073818624
 563 0080 00100240 		.word	1073876992
 564 0084 00080048 		.word	1207961600
 565              		.cfi_endproc
 566              	.LFE333:
 568              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 569              		.align	1
 570              		.global	HAL_TIM_PWM_MspDeInit
 571              		.syntax unified
 572              		.thumb
 573              		.thumb_func
 575              	HAL_TIM_PWM_MspDeInit:
 576              	.LVL25:
 577              	.LFB334:
 264:Core/Src/stm32g4xx_hal_msp.c **** /**
 265:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 266:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 267:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 268:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 269:Core/Src/stm32g4xx_hal_msp.c **** */
 270:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 271:Core/Src/stm32g4xx_hal_msp.c **** {
 578              		.loc 1 271 1 is_stmt 1 view -0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		@ link register save eliminated.
 272:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 583              		.loc 1 272 3 view .LVU157
 584              		.loc 1 272 14 is_stmt 0 view .LVU158
 585 0000 0368     		ldr	r3, [r0]
 586              		.loc 1 272 5 view .LVU159
 587 0002 0A4A     		ldr	r2, .L45
 588 0004 9342     		cmp	r3, r2
 589 0006 03D0     		beq	.L43
 273:Core/Src/stm32g4xx_hal_msp.c ****   {
 274:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 275:Core/Src/stm32g4xx_hal_msp.c **** 
 276:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 277:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 278:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 279:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 280:Core/Src/stm32g4xx_hal_msp.c **** 
 281:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 282:Core/Src/stm32g4xx_hal_msp.c ****   }
 283:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 590              		.loc 1 283 8 is_stmt 1 view .LVU160
 591              		.loc 1 283 10 is_stmt 0 view .LVU161
 592 0008 B3F1804F 		cmp	r3, #1073741824
 593 000c 07D0     		beq	.L44
 594              	.L40:
 284:Core/Src/stm32g4xx_hal_msp.c ****   {
 285:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 286:Core/Src/stm32g4xx_hal_msp.c **** 
 287:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 288:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 18


 289:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 290:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 291:Core/Src/stm32g4xx_hal_msp.c **** 
 292:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 293:Core/Src/stm32g4xx_hal_msp.c ****   }
 294:Core/Src/stm32g4xx_hal_msp.c **** 
 295:Core/Src/stm32g4xx_hal_msp.c **** }
 595              		.loc 1 295 1 view .LVU162
 596 000e 7047     		bx	lr
 597              	.L43:
 278:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 598              		.loc 1 278 5 is_stmt 1 view .LVU163
 599 0010 02F56442 		add	r2, r2, #58368
 600 0014 136E     		ldr	r3, [r2, #96]
 601 0016 23F40063 		bic	r3, r3, #2048
 602 001a 1366     		str	r3, [r2, #96]
 603 001c 7047     		bx	lr
 604              	.L44:
 289:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 605              		.loc 1 289 5 view .LVU164
 606 001e 044A     		ldr	r2, .L45+4
 607 0020 936D     		ldr	r3, [r2, #88]
 608 0022 23F00103 		bic	r3, r3, #1
 609 0026 9365     		str	r3, [r2, #88]
 610              		.loc 1 295 1 is_stmt 0 view .LVU165
 611 0028 F1E7     		b	.L40
 612              	.L46:
 613 002a 00BF     		.align	2
 614              	.L45:
 615 002c 002C0140 		.word	1073818624
 616 0030 00100240 		.word	1073876992
 617              		.cfi_endproc
 618              	.LFE334:
 620              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 621              		.align	1
 622              		.global	HAL_UART_MspInit
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 627              	HAL_UART_MspInit:
 628              	.LVL26:
 629              	.LFB335:
 296:Core/Src/stm32g4xx_hal_msp.c **** 
 297:Core/Src/stm32g4xx_hal_msp.c **** /**
 298:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP Initialization
 299:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 300:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 301:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 302:Core/Src/stm32g4xx_hal_msp.c **** */
 303:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 304:Core/Src/stm32g4xx_hal_msp.c **** {
 630              		.loc 1 304 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 112
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		.loc 1 304 1 is_stmt 0 view .LVU167
 635 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 19


 636              	.LCFI15:
 637              		.cfi_def_cfa_offset 28
 638              		.cfi_offset 4, -28
 639              		.cfi_offset 5, -24
 640              		.cfi_offset 6, -20
 641              		.cfi_offset 7, -16
 642              		.cfi_offset 8, -12
 643              		.cfi_offset 9, -8
 644              		.cfi_offset 14, -4
 645 0004 9DB0     		sub	sp, sp, #116
 646              	.LCFI16:
 647              		.cfi_def_cfa_offset 144
 648 0006 0446     		mov	r4, r0
 305:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 649              		.loc 1 305 3 is_stmt 1 view .LVU168
 650              		.loc 1 305 20 is_stmt 0 view .LVU169
 651 0008 0021     		movs	r1, #0
 652 000a 1791     		str	r1, [sp, #92]
 653 000c 1891     		str	r1, [sp, #96]
 654 000e 1991     		str	r1, [sp, #100]
 655 0010 1A91     		str	r1, [sp, #104]
 656 0012 1B91     		str	r1, [sp, #108]
 306:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 657              		.loc 1 306 3 is_stmt 1 view .LVU170
 658              		.loc 1 306 28 is_stmt 0 view .LVU171
 659 0014 5422     		movs	r2, #84
 660 0016 02A8     		add	r0, sp, #8
 661              	.LVL27:
 662              		.loc 1 306 28 view .LVU172
 663 0018 FFF7FEFF 		bl	memset
 664              	.LVL28:
 307:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART1)
 665              		.loc 1 307 3 is_stmt 1 view .LVU173
 666              		.loc 1 307 11 is_stmt 0 view .LVU174
 667 001c 2268     		ldr	r2, [r4]
 668              		.loc 1 307 5 view .LVU175
 669 001e 2B4B     		ldr	r3, .L55
 670 0020 9A42     		cmp	r2, r3
 671 0022 02D0     		beq	.L52
 672              	.L47:
 308:Core/Src/stm32g4xx_hal_msp.c ****   {
 309:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 310:Core/Src/stm32g4xx_hal_msp.c **** 
 311:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 312:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 313:Core/Src/stm32g4xx_hal_msp.c ****   */
 314:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 315:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 316:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 317:Core/Src/stm32g4xx_hal_msp.c ****     {
 318:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 319:Core/Src/stm32g4xx_hal_msp.c ****     }
 320:Core/Src/stm32g4xx_hal_msp.c **** 
 321:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 322:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 323:Core/Src/stm32g4xx_hal_msp.c **** 
 324:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 20


 325:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 326:Core/Src/stm32g4xx_hal_msp.c ****     PC4     ------> USART1_TX
 327:Core/Src/stm32g4xx_hal_msp.c ****     PC5     ------> USART1_RX
 328:Core/Src/stm32g4xx_hal_msp.c ****     */
 329:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 330:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 333:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 334:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 335:Core/Src/stm32g4xx_hal_msp.c **** 
 336:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 337:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 338:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 339:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 340:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 341:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 342:Core/Src/stm32g4xx_hal_msp.c **** 
 343:Core/Src/stm32g4xx_hal_msp.c ****     /* USART1 DMA Init */
 344:Core/Src/stm32g4xx_hal_msp.c ****     /* USART1_RX Init */
 345:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel3;
 346:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 347:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 348:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 349:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 350:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 351:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 352:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 353:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 354:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 355:Core/Src/stm32g4xx_hal_msp.c ****     {
 356:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 357:Core/Src/stm32g4xx_hal_msp.c ****     }
 358:Core/Src/stm32g4xx_hal_msp.c **** 
 359:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 360:Core/Src/stm32g4xx_hal_msp.c **** 
 361:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 362:Core/Src/stm32g4xx_hal_msp.c **** 
 363:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 364:Core/Src/stm32g4xx_hal_msp.c ****   }
 365:Core/Src/stm32g4xx_hal_msp.c **** 
 366:Core/Src/stm32g4xx_hal_msp.c **** }
 673              		.loc 1 366 1 view .LVU176
 674 0024 1DB0     		add	sp, sp, #116
 675              	.LCFI17:
 676              		.cfi_remember_state
 677              		.cfi_def_cfa_offset 28
 678              		@ sp needed
 679 0026 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 680              	.LVL29:
 681              	.L52:
 682              	.LCFI18:
 683              		.cfi_restore_state
 314:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 684              		.loc 1 314 5 is_stmt 1 view .LVU177
 314:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 685              		.loc 1 314 40 is_stmt 0 view .LVU178
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 21


 686 002a 0123     		movs	r3, #1
 687 002c 0293     		str	r3, [sp, #8]
 315:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 688              		.loc 1 315 5 is_stmt 1 view .LVU179
 316:Core/Src/stm32g4xx_hal_msp.c ****     {
 689              		.loc 1 316 5 view .LVU180
 316:Core/Src/stm32g4xx_hal_msp.c ****     {
 690              		.loc 1 316 9 is_stmt 0 view .LVU181
 691 002e 02A8     		add	r0, sp, #8
 692 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 693              	.LVL30:
 316:Core/Src/stm32g4xx_hal_msp.c ****     {
 694              		.loc 1 316 8 view .LVU182
 695 0034 0028     		cmp	r0, #0
 696 0036 43D1     		bne	.L53
 697              	.L49:
 322:Core/Src/stm32g4xx_hal_msp.c **** 
 698              		.loc 1 322 5 is_stmt 1 view .LVU183
 699              	.LBB10:
 322:Core/Src/stm32g4xx_hal_msp.c **** 
 700              		.loc 1 322 5 view .LVU184
 322:Core/Src/stm32g4xx_hal_msp.c **** 
 701              		.loc 1 322 5 view .LVU185
 702 0038 254B     		ldr	r3, .L55+4
 703 003a 1A6E     		ldr	r2, [r3, #96]
 704 003c 42F48042 		orr	r2, r2, #16384
 705 0040 1A66     		str	r2, [r3, #96]
 322:Core/Src/stm32g4xx_hal_msp.c **** 
 706              		.loc 1 322 5 view .LVU186
 707 0042 1A6E     		ldr	r2, [r3, #96]
 708 0044 02F48042 		and	r2, r2, #16384
 709 0048 0092     		str	r2, [sp]
 322:Core/Src/stm32g4xx_hal_msp.c **** 
 710              		.loc 1 322 5 view .LVU187
 711 004a 009A     		ldr	r2, [sp]
 712              	.LBE10:
 322:Core/Src/stm32g4xx_hal_msp.c **** 
 713              		.loc 1 322 5 view .LVU188
 324:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 714              		.loc 1 324 5 view .LVU189
 715              	.LBB11:
 324:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 716              		.loc 1 324 5 view .LVU190
 324:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 717              		.loc 1 324 5 view .LVU191
 718 004c DA6C     		ldr	r2, [r3, #76]
 719 004e 42F00402 		orr	r2, r2, #4
 720 0052 DA64     		str	r2, [r3, #76]
 324:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 721              		.loc 1 324 5 view .LVU192
 722 0054 DB6C     		ldr	r3, [r3, #76]
 723 0056 03F00403 		and	r3, r3, #4
 724 005a 0193     		str	r3, [sp, #4]
 324:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 725              		.loc 1 324 5 view .LVU193
 726 005c 019B     		ldr	r3, [sp, #4]
 727              	.LBE11:
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 22


 324:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 728              		.loc 1 324 5 view .LVU194
 329:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 729              		.loc 1 329 5 view .LVU195
 329:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 730              		.loc 1 329 25 is_stmt 0 view .LVU196
 731 005e 1023     		movs	r3, #16
 732 0060 1793     		str	r3, [sp, #92]
 330:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 733              		.loc 1 330 5 is_stmt 1 view .LVU197
 330:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 734              		.loc 1 330 26 is_stmt 0 view .LVU198
 735 0062 0226     		movs	r6, #2
 736 0064 1896     		str	r6, [sp, #96]
 331:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 737              		.loc 1 331 5 is_stmt 1 view .LVU199
 331:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 738              		.loc 1 331 26 is_stmt 0 view .LVU200
 739 0066 0025     		movs	r5, #0
 740 0068 1995     		str	r5, [sp, #100]
 332:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 741              		.loc 1 332 5 is_stmt 1 view .LVU201
 332:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 742              		.loc 1 332 27 is_stmt 0 view .LVU202
 743 006a 1A96     		str	r6, [sp, #104]
 333:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 744              		.loc 1 333 5 is_stmt 1 view .LVU203
 333:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 745              		.loc 1 333 31 is_stmt 0 view .LVU204
 746 006c 4FF00709 		mov	r9, #7
 747 0070 CDF86C90 		str	r9, [sp, #108]
 334:Core/Src/stm32g4xx_hal_msp.c **** 
 748              		.loc 1 334 5 is_stmt 1 view .LVU205
 749 0074 DFF86480 		ldr	r8, .L55+16
 750 0078 17A9     		add	r1, sp, #92
 751 007a 4046     		mov	r0, r8
 752 007c FFF7FEFF 		bl	HAL_GPIO_Init
 753              	.LVL31:
 336:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 754              		.loc 1 336 5 view .LVU206
 336:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 755              		.loc 1 336 25 is_stmt 0 view .LVU207
 756 0080 2027     		movs	r7, #32
 757 0082 1797     		str	r7, [sp, #92]
 337:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 758              		.loc 1 337 5 is_stmt 1 view .LVU208
 337:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 759              		.loc 1 337 26 is_stmt 0 view .LVU209
 760 0084 1896     		str	r6, [sp, #96]
 338:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 761              		.loc 1 338 5 is_stmt 1 view .LVU210
 338:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 762              		.loc 1 338 26 is_stmt 0 view .LVU211
 763 0086 0123     		movs	r3, #1
 764 0088 1993     		str	r3, [sp, #100]
 339:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 765              		.loc 1 339 5 is_stmt 1 view .LVU212
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 23


 339:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 766              		.loc 1 339 27 is_stmt 0 view .LVU213
 767 008a 1A96     		str	r6, [sp, #104]
 340:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 768              		.loc 1 340 5 is_stmt 1 view .LVU214
 340:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 769              		.loc 1 340 31 is_stmt 0 view .LVU215
 770 008c CDF86C90 		str	r9, [sp, #108]
 341:Core/Src/stm32g4xx_hal_msp.c **** 
 771              		.loc 1 341 5 is_stmt 1 view .LVU216
 772 0090 17A9     		add	r1, sp, #92
 773 0092 4046     		mov	r0, r8
 774 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 775              	.LVL32:
 345:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 776              		.loc 1 345 5 view .LVU217
 345:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 777              		.loc 1 345 29 is_stmt 0 view .LVU218
 778 0098 0E48     		ldr	r0, .L55+8
 779 009a 0F4B     		ldr	r3, .L55+12
 780 009c 0360     		str	r3, [r0]
 346:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 781              		.loc 1 346 5 is_stmt 1 view .LVU219
 346:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 782              		.loc 1 346 33 is_stmt 0 view .LVU220
 783 009e 1823     		movs	r3, #24
 784 00a0 4360     		str	r3, [r0, #4]
 347:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 785              		.loc 1 347 5 is_stmt 1 view .LVU221
 347:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 786              		.loc 1 347 35 is_stmt 0 view .LVU222
 787 00a2 8560     		str	r5, [r0, #8]
 348:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 788              		.loc 1 348 5 is_stmt 1 view .LVU223
 348:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 789              		.loc 1 348 35 is_stmt 0 view .LVU224
 790 00a4 C560     		str	r5, [r0, #12]
 349:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 791              		.loc 1 349 5 is_stmt 1 view .LVU225
 349:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 792              		.loc 1 349 32 is_stmt 0 view .LVU226
 793 00a6 8023     		movs	r3, #128
 794 00a8 0361     		str	r3, [r0, #16]
 350:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 795              		.loc 1 350 5 is_stmt 1 view .LVU227
 350:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 796              		.loc 1 350 45 is_stmt 0 view .LVU228
 797 00aa 4561     		str	r5, [r0, #20]
 351:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 798              		.loc 1 351 5 is_stmt 1 view .LVU229
 351:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 799              		.loc 1 351 42 is_stmt 0 view .LVU230
 800 00ac 8561     		str	r5, [r0, #24]
 352:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 801              		.loc 1 352 5 is_stmt 1 view .LVU231
 352:Core/Src/stm32g4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 802              		.loc 1 352 30 is_stmt 0 view .LVU232
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 24


 803 00ae C761     		str	r7, [r0, #28]
 353:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 804              		.loc 1 353 5 is_stmt 1 view .LVU233
 353:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 805              		.loc 1 353 34 is_stmt 0 view .LVU234
 806 00b0 0562     		str	r5, [r0, #32]
 354:Core/Src/stm32g4xx_hal_msp.c ****     {
 807              		.loc 1 354 5 is_stmt 1 view .LVU235
 354:Core/Src/stm32g4xx_hal_msp.c ****     {
 808              		.loc 1 354 9 is_stmt 0 view .LVU236
 809 00b2 FFF7FEFF 		bl	HAL_DMA_Init
 810              	.LVL33:
 354:Core/Src/stm32g4xx_hal_msp.c ****     {
 811              		.loc 1 354 8 view .LVU237
 812 00b6 30B9     		cbnz	r0, .L54
 813              	.L50:
 359:Core/Src/stm32g4xx_hal_msp.c **** 
 814              		.loc 1 359 5 is_stmt 1 view .LVU238
 359:Core/Src/stm32g4xx_hal_msp.c **** 
 815              		.loc 1 359 5 view .LVU239
 816 00b8 064B     		ldr	r3, .L55+8
 817 00ba E367     		str	r3, [r4, #124]
 359:Core/Src/stm32g4xx_hal_msp.c **** 
 818              		.loc 1 359 5 view .LVU240
 819 00bc 9C62     		str	r4, [r3, #40]
 359:Core/Src/stm32g4xx_hal_msp.c **** 
 820              		.loc 1 359 5 view .LVU241
 821              		.loc 1 366 1 is_stmt 0 view .LVU242
 822 00be B1E7     		b	.L47
 823              	.L53:
 318:Core/Src/stm32g4xx_hal_msp.c ****     }
 824              		.loc 1 318 7 is_stmt 1 view .LVU243
 825 00c0 FFF7FEFF 		bl	Error_Handler
 826              	.LVL34:
 827 00c4 B8E7     		b	.L49
 828              	.L54:
 356:Core/Src/stm32g4xx_hal_msp.c ****     }
 829              		.loc 1 356 7 view .LVU244
 830 00c6 FFF7FEFF 		bl	Error_Handler
 831              	.LVL35:
 832 00ca F5E7     		b	.L50
 833              	.L56:
 834              		.align	2
 835              	.L55:
 836 00cc 00380140 		.word	1073821696
 837 00d0 00100240 		.word	1073876992
 838 00d4 00000000 		.word	hdma_usart1_rx
 839 00d8 30000240 		.word	1073872944
 840 00dc 00080048 		.word	1207961600
 841              		.cfi_endproc
 842              	.LFE335:
 844              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 845              		.align	1
 846              		.global	HAL_UART_MspDeInit
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 25


 851              	HAL_UART_MspDeInit:
 852              	.LVL36:
 853              	.LFB336:
 367:Core/Src/stm32g4xx_hal_msp.c **** 
 368:Core/Src/stm32g4xx_hal_msp.c **** /**
 369:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 370:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 371:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 372:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 373:Core/Src/stm32g4xx_hal_msp.c **** */
 374:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 375:Core/Src/stm32g4xx_hal_msp.c **** {
 854              		.loc 1 375 1 view -0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 376:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART1)
 858              		.loc 1 376 3 view .LVU246
 859              		.loc 1 376 11 is_stmt 0 view .LVU247
 860 0000 0268     		ldr	r2, [r0]
 861              		.loc 1 376 5 view .LVU248
 862 0002 0B4B     		ldr	r3, .L64
 863 0004 9A42     		cmp	r2, r3
 864 0006 00D0     		beq	.L63
 865 0008 7047     		bx	lr
 866              	.L63:
 375:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART1)
 867              		.loc 1 375 1 view .LVU249
 868 000a 10B5     		push	{r4, lr}
 869              	.LCFI19:
 870              		.cfi_def_cfa_offset 8
 871              		.cfi_offset 4, -8
 872              		.cfi_offset 14, -4
 873 000c 0446     		mov	r4, r0
 377:Core/Src/stm32g4xx_hal_msp.c ****   {
 378:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 379:Core/Src/stm32g4xx_hal_msp.c **** 
 380:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 381:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 382:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 874              		.loc 1 382 5 is_stmt 1 view .LVU250
 875 000e 094A     		ldr	r2, .L64+4
 876 0010 136E     		ldr	r3, [r2, #96]
 877 0012 23F48043 		bic	r3, r3, #16384
 878 0016 1366     		str	r3, [r2, #96]
 383:Core/Src/stm32g4xx_hal_msp.c **** 
 384:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 385:Core/Src/stm32g4xx_hal_msp.c ****     PC4     ------> USART1_TX
 386:Core/Src/stm32g4xx_hal_msp.c ****     PC5     ------> USART1_RX
 387:Core/Src/stm32g4xx_hal_msp.c ****     */
 388:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
 879              		.loc 1 388 5 view .LVU251
 880 0018 3021     		movs	r1, #48
 881 001a 0748     		ldr	r0, .L64+8
 882              	.LVL37:
 883              		.loc 1 388 5 is_stmt 0 view .LVU252
 884 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 26


 885              	.LVL38:
 389:Core/Src/stm32g4xx_hal_msp.c **** 
 390:Core/Src/stm32g4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 391:Core/Src/stm32g4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 886              		.loc 1 391 5 is_stmt 1 view .LVU253
 887 0020 E06F     		ldr	r0, [r4, #124]
 888 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 889              	.LVL39:
 392:Core/Src/stm32g4xx_hal_msp.c **** 
 393:Core/Src/stm32g4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 394:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 890              		.loc 1 394 5 view .LVU254
 891 0026 2520     		movs	r0, #37
 892 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 893              	.LVL40:
 395:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 396:Core/Src/stm32g4xx_hal_msp.c **** 
 397:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 398:Core/Src/stm32g4xx_hal_msp.c ****   }
 399:Core/Src/stm32g4xx_hal_msp.c **** 
 400:Core/Src/stm32g4xx_hal_msp.c **** }
 894              		.loc 1 400 1 is_stmt 0 view .LVU255
 895 002c 10BD     		pop	{r4, pc}
 896              	.LVL41:
 897              	.L65:
 898              		.loc 1 400 1 view .LVU256
 899 002e 00BF     		.align	2
 900              	.L64:
 901 0030 00380140 		.word	1073821696
 902 0034 00100240 		.word	1073876992
 903 0038 00080048 		.word	1207961600
 904              		.cfi_endproc
 905              	.LFE336:
 907              		.text
 908              	.Letext0:
 909              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 910              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 911              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 912              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 913              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 914              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 915              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 916              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 917              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 918              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 919              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 920              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 921              		.file 14 "Core/Inc/main.h"
 922              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 923              		.file 16 "<built-in>"
ARM GAS  /var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:20     .text.HAL_MspInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:89     .text.HAL_MspInit:0000000000000040 $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:94     .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:100    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:280    .text.HAL_ADC_MspInit:00000000000000b8 $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:287    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:293    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:338    .text.HAL_ADC_MspDeInit:000000000000002c $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:343    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:349    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:422    .text.HAL_TIM_PWM_MspInit:0000000000000044 $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:428    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:434    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:562    .text.HAL_TIM_MspPostInit:000000000000007c $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:569    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:575    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:615    .text.HAL_TIM_PWM_MspDeInit:000000000000002c $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:621    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:627    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:836    .text.HAL_UART_MspInit:00000000000000cc $d
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:845    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:851    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/kk/4ptrdscs56z2zksmnr2snnnm0000gn/T//ccmayE3H.s:901    .text.HAL_UART_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_PWREx_DisableUCPDDeadBattery
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
hdma_usart1_rx
HAL_NVIC_DisableIRQ
