#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f2eb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f09160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1f21860 .functor NOT 1, L_0x1f57630, C4<0>, C4<0>, C4<0>;
L_0x1f56e00 .functor XOR 5, L_0x1f57260, L_0x1f57390, C4<00000>, C4<00000>;
L_0x1f57520 .functor XOR 5, L_0x1f56e00, L_0x1f57480, C4<00000>, C4<00000>;
v0x1f536d0_0 .net *"_ivl_10", 4 0, L_0x1f57480;  1 drivers
v0x1f537d0_0 .net *"_ivl_12", 4 0, L_0x1f57520;  1 drivers
v0x1f538b0_0 .net *"_ivl_2", 4 0, L_0x1f571c0;  1 drivers
v0x1f53970_0 .net *"_ivl_4", 4 0, L_0x1f57260;  1 drivers
v0x1f53a50_0 .net *"_ivl_6", 4 0, L_0x1f57390;  1 drivers
v0x1f53b80_0 .net *"_ivl_8", 4 0, L_0x1f56e00;  1 drivers
v0x1f53c60_0 .var "clk", 0 0;
v0x1f53d00_0 .var/2u "stats1", 159 0;
v0x1f53dc0_0 .var/2u "strobe", 0 0;
v0x1f53f10_0 .net "sum_dut", 4 0, L_0x1f56e70;  1 drivers
v0x1f53fd0_0 .net "sum_ref", 4 0, L_0x1f546e0;  1 drivers
v0x1f54070_0 .net "tb_match", 0 0, L_0x1f57630;  1 drivers
v0x1f54110_0 .net "tb_mismatch", 0 0, L_0x1f21860;  1 drivers
v0x1f541d0_0 .net "x", 3 0, v0x1f4fc00_0;  1 drivers
v0x1f54290_0 .net "y", 3 0, v0x1f4fcc0_0;  1 drivers
L_0x1f571c0 .concat [ 5 0 0 0], L_0x1f546e0;
L_0x1f57260 .concat [ 5 0 0 0], L_0x1f546e0;
L_0x1f57390 .concat [ 5 0 0 0], L_0x1f56e70;
L_0x1f57480 .concat [ 5 0 0 0], L_0x1f546e0;
L_0x1f57630 .cmp/eeq 5, L_0x1f571c0, L_0x1f57520;
S_0x1f2cb20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1f09160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f134a0_0 .net *"_ivl_0", 4 0, L_0x1f543d0;  1 drivers
L_0x7f3e639ec018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f2a240_0 .net *"_ivl_3", 0 0, L_0x7f3e639ec018;  1 drivers
v0x1f167d0_0 .net *"_ivl_4", 4 0, L_0x1f54560;  1 drivers
L_0x7f3e639ec060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f137f0_0 .net *"_ivl_7", 0 0, L_0x7f3e639ec060;  1 drivers
v0x1f4f590_0 .net "sum", 4 0, L_0x1f546e0;  alias, 1 drivers
v0x1f4f6c0_0 .net "x", 3 0, v0x1f4fc00_0;  alias, 1 drivers
v0x1f4f7a0_0 .net "y", 3 0, v0x1f4fcc0_0;  alias, 1 drivers
L_0x1f543d0 .concat [ 4 1 0 0], v0x1f4fc00_0, L_0x7f3e639ec018;
L_0x1f54560 .concat [ 4 1 0 0], v0x1f4fcc0_0, L_0x7f3e639ec060;
L_0x1f546e0 .arith/sum 5, L_0x1f543d0, L_0x1f54560;
S_0x1f4f900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1f09160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1f4fb20_0 .net "clk", 0 0, v0x1f53c60_0;  1 drivers
v0x1f4fc00_0 .var "x", 3 0;
v0x1f4fcc0_0 .var "y", 3 0;
E_0x1f1cc30/0 .event negedge, v0x1f4fb20_0;
E_0x1f1cc30/1 .event posedge, v0x1f4fb20_0;
E_0x1f1cc30 .event/or E_0x1f1cc30/0, E_0x1f1cc30/1;
S_0x1f4fda0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1f09160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f52f90_0 .net *"_ivl_45", 0 0, L_0x1f57050;  1 drivers
v0x1f53090_0 .net "carry", 3 0, L_0x1f56cd0;  1 drivers
v0x1f53170_0 .net "sum", 4 0, L_0x1f56e70;  alias, 1 drivers
v0x1f53230_0 .net "x", 3 0, v0x1f4fc00_0;  alias, 1 drivers
v0x1f532f0_0 .net "y", 3 0, v0x1f4fcc0_0;  alias, 1 drivers
L_0x1f54de0 .part v0x1f4fc00_0, 0, 1;
L_0x1f54f10 .part v0x1f4fcc0_0, 0, 1;
L_0x1f55640 .part v0x1f4fc00_0, 1, 1;
L_0x1f55770 .part v0x1f4fcc0_0, 1, 1;
L_0x1f558d0 .part L_0x1f56cd0, 0, 1;
L_0x1f55f70 .part v0x1f4fc00_0, 2, 1;
L_0x1f560e0 .part v0x1f4fcc0_0, 2, 1;
L_0x1f56210 .part L_0x1f56cd0, 1, 1;
L_0x1f568f0 .part v0x1f4fc00_0, 3, 1;
L_0x1f56a20 .part v0x1f4fcc0_0, 3, 1;
L_0x1f56c30 .part L_0x1f56cd0, 2, 1;
L_0x1f56cd0 .concat8 [ 1 1 1 1], L_0x1f54cd0, L_0x1f55530, L_0x1f55e60, L_0x1f567e0;
LS_0x1f56e70_0_0 .concat8 [ 1 1 1 1], L_0x1f54820, L_0x1f55140, L_0x1f55a70, L_0x1f56400;
LS_0x1f56e70_0_4 .concat8 [ 1 0 0 0], L_0x1f57050;
L_0x1f56e70 .concat8 [ 4 1 0 0], LS_0x1f56e70_0_0, LS_0x1f56e70_0_4;
L_0x1f57050 .part L_0x1f56cd0, 3, 1;
S_0x1f4ff80 .scope module, "FA0" "full_adder" 4 10, 4 18 0, S_0x1f4fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f30530 .functor XOR 1, L_0x1f54de0, L_0x1f54f10, C4<0>, C4<0>;
L_0x7f3e639ec0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1f54820 .functor XOR 1, L_0x1f30530, L_0x7f3e639ec0a8, C4<0>, C4<0>;
L_0x1f548e0 .functor AND 1, L_0x1f54de0, L_0x1f54f10, C4<1>, C4<1>;
L_0x1f54a20 .functor AND 1, L_0x1f54de0, L_0x7f3e639ec0a8, C4<1>, C4<1>;
L_0x1f54b10 .functor OR 1, L_0x1f548e0, L_0x1f54a20, C4<0>, C4<0>;
L_0x1f54c20 .functor AND 1, L_0x1f54f10, L_0x7f3e639ec0a8, C4<1>, C4<1>;
L_0x1f54cd0 .functor OR 1, L_0x1f54b10, L_0x1f54c20, C4<0>, C4<0>;
v0x1f50210_0 .net *"_ivl_0", 0 0, L_0x1f30530;  1 drivers
v0x1f50310_0 .net *"_ivl_10", 0 0, L_0x1f54c20;  1 drivers
v0x1f503f0_0 .net *"_ivl_4", 0 0, L_0x1f548e0;  1 drivers
v0x1f504e0_0 .net *"_ivl_6", 0 0, L_0x1f54a20;  1 drivers
v0x1f505c0_0 .net *"_ivl_8", 0 0, L_0x1f54b10;  1 drivers
v0x1f506f0_0 .net "a", 0 0, L_0x1f54de0;  1 drivers
v0x1f507b0_0 .net "b", 0 0, L_0x1f54f10;  1 drivers
v0x1f50870_0 .net "cin", 0 0, L_0x7f3e639ec0a8;  1 drivers
v0x1f50930_0 .net "cout", 0 0, L_0x1f54cd0;  1 drivers
v0x1f509f0_0 .net "sum", 0 0, L_0x1f54820;  1 drivers
S_0x1f50b50 .scope module, "FA1" "full_adder" 4 11, 4 18 0, S_0x1f4fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f550d0 .functor XOR 1, L_0x1f55640, L_0x1f55770, C4<0>, C4<0>;
L_0x1f55140 .functor XOR 1, L_0x1f550d0, L_0x1f558d0, C4<0>, C4<0>;
L_0x1f551e0 .functor AND 1, L_0x1f55640, L_0x1f55770, C4<1>, C4<1>;
L_0x1f55280 .functor AND 1, L_0x1f55640, L_0x1f558d0, C4<1>, C4<1>;
L_0x1f55370 .functor OR 1, L_0x1f551e0, L_0x1f55280, C4<0>, C4<0>;
L_0x1f55480 .functor AND 1, L_0x1f55770, L_0x1f558d0, C4<1>, C4<1>;
L_0x1f55530 .functor OR 1, L_0x1f55370, L_0x1f55480, C4<0>, C4<0>;
v0x1f50db0_0 .net *"_ivl_0", 0 0, L_0x1f550d0;  1 drivers
v0x1f50e90_0 .net *"_ivl_10", 0 0, L_0x1f55480;  1 drivers
v0x1f50f70_0 .net *"_ivl_4", 0 0, L_0x1f551e0;  1 drivers
v0x1f51060_0 .net *"_ivl_6", 0 0, L_0x1f55280;  1 drivers
v0x1f51140_0 .net *"_ivl_8", 0 0, L_0x1f55370;  1 drivers
v0x1f51270_0 .net "a", 0 0, L_0x1f55640;  1 drivers
v0x1f51330_0 .net "b", 0 0, L_0x1f55770;  1 drivers
v0x1f513f0_0 .net "cin", 0 0, L_0x1f558d0;  1 drivers
v0x1f514b0_0 .net "cout", 0 0, L_0x1f55530;  1 drivers
v0x1f51600_0 .net "sum", 0 0, L_0x1f55140;  1 drivers
S_0x1f51760 .scope module, "FA2" "full_adder" 4 12, 4 18 0, S_0x1f4fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f55a00 .functor XOR 1, L_0x1f55f70, L_0x1f560e0, C4<0>, C4<0>;
L_0x1f55a70 .functor XOR 1, L_0x1f55a00, L_0x1f56210, C4<0>, C4<0>;
L_0x1f55b10 .functor AND 1, L_0x1f55f70, L_0x1f560e0, C4<1>, C4<1>;
L_0x1f55bb0 .functor AND 1, L_0x1f55f70, L_0x1f56210, C4<1>, C4<1>;
L_0x1f55ca0 .functor OR 1, L_0x1f55b10, L_0x1f55bb0, C4<0>, C4<0>;
L_0x1f55db0 .functor AND 1, L_0x1f560e0, L_0x1f56210, C4<1>, C4<1>;
L_0x1f55e60 .functor OR 1, L_0x1f55ca0, L_0x1f55db0, C4<0>, C4<0>;
v0x1f519d0_0 .net *"_ivl_0", 0 0, L_0x1f55a00;  1 drivers
v0x1f51ab0_0 .net *"_ivl_10", 0 0, L_0x1f55db0;  1 drivers
v0x1f51b90_0 .net *"_ivl_4", 0 0, L_0x1f55b10;  1 drivers
v0x1f51c80_0 .net *"_ivl_6", 0 0, L_0x1f55bb0;  1 drivers
v0x1f51d60_0 .net *"_ivl_8", 0 0, L_0x1f55ca0;  1 drivers
v0x1f51e90_0 .net "a", 0 0, L_0x1f55f70;  1 drivers
v0x1f51f50_0 .net "b", 0 0, L_0x1f560e0;  1 drivers
v0x1f52010_0 .net "cin", 0 0, L_0x1f56210;  1 drivers
v0x1f520d0_0 .net "cout", 0 0, L_0x1f55e60;  1 drivers
v0x1f52220_0 .net "sum", 0 0, L_0x1f55a70;  1 drivers
S_0x1f52380 .scope module, "FA3" "full_adder" 4 13, 4 18 0, S_0x1f4fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f56390 .functor XOR 1, L_0x1f568f0, L_0x1f56a20, C4<0>, C4<0>;
L_0x1f56400 .functor XOR 1, L_0x1f56390, L_0x1f56c30, C4<0>, C4<0>;
L_0x1f56470 .functor AND 1, L_0x1f568f0, L_0x1f56a20, C4<1>, C4<1>;
L_0x1f56530 .functor AND 1, L_0x1f568f0, L_0x1f56c30, C4<1>, C4<1>;
L_0x1f56620 .functor OR 1, L_0x1f56470, L_0x1f56530, C4<0>, C4<0>;
L_0x1f56730 .functor AND 1, L_0x1f56a20, L_0x1f56c30, C4<1>, C4<1>;
L_0x1f567e0 .functor OR 1, L_0x1f56620, L_0x1f56730, C4<0>, C4<0>;
v0x1f525c0_0 .net *"_ivl_0", 0 0, L_0x1f56390;  1 drivers
v0x1f526c0_0 .net *"_ivl_10", 0 0, L_0x1f56730;  1 drivers
v0x1f527a0_0 .net *"_ivl_4", 0 0, L_0x1f56470;  1 drivers
v0x1f52890_0 .net *"_ivl_6", 0 0, L_0x1f56530;  1 drivers
v0x1f52970_0 .net *"_ivl_8", 0 0, L_0x1f56620;  1 drivers
v0x1f52aa0_0 .net "a", 0 0, L_0x1f568f0;  1 drivers
v0x1f52b60_0 .net "b", 0 0, L_0x1f56a20;  1 drivers
v0x1f52c20_0 .net "cin", 0 0, L_0x1f56c30;  1 drivers
v0x1f52ce0_0 .net "cout", 0 0, L_0x1f567e0;  1 drivers
v0x1f52e30_0 .net "sum", 0 0, L_0x1f56400;  1 drivers
S_0x1f534d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1f09160;
 .timescale -12 -12;
E_0x1f1d0e0 .event anyedge, v0x1f53dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f53dc0_0;
    %nor/r;
    %assign/vec4 v0x1f53dc0_0, 0;
    %wait E_0x1f1d0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f4f900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1cc30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1f4fcc0_0, 0;
    %assign/vec4 v0x1f4fc00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f09160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f53c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f53dc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f09160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f53c60_0;
    %inv;
    %store/vec4 v0x1f53c60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f09160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f4fb20_0, v0x1f54110_0, v0x1f541d0_0, v0x1f54290_0, v0x1f53fd0_0, v0x1f53f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f09160;
T_5 ;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f09160;
T_6 ;
    %wait E_0x1f1cc30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f53d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f53d00_0, 4, 32;
    %load/vec4 v0x1f54070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f53d00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f53d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f53d00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f53fd0_0;
    %load/vec4 v0x1f53fd0_0;
    %load/vec4 v0x1f53f10_0;
    %xor;
    %load/vec4 v0x1f53fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f53d00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f53d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f53d00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response28/top_module.sv";
