
---------- Begin Simulation Statistics ----------
final_tick                                19143787000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94245                       # Simulator instruction rate (inst/s)
host_mem_usage                                 965872                       # Number of bytes of host memory used
host_op_rate                                   181815                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   106.11                       # Real time elapsed on the host
host_tick_rate                              180419787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19291845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019144                       # Number of seconds simulated
sim_ticks                                 19143787000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4699523                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             128007                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            657079                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5364592                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1282665                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4699523                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          3416858                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5364592                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  498311                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       462471                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12963253                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8504829                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            658395                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2279172                       # Number of branches committed
system.cpu.commit.bw_lim_events                850667                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1325                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        15886160                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19291845                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     15322921                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.259019                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.220537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9847279     64.27%     64.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1498493      9.78%     74.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       648792      4.23%     78.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1229823      8.03%     86.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       685093      4.47%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       262681      1.71%     92.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       153465      1.00%     93.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       146628      0.96%     94.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       850667      5.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15322921                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      26028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               199524                       # Number of function calls committed.
system.cpu.commit.int_insts                  19203499                       # Number of committed integer instructions.
system.cpu.commit.loads                       2668046                       # Number of loads committed
system.cpu.commit.membars                         320                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        73387      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15080066     78.17%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           70703      0.37%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           146573      0.76%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            751      0.00%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.01%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.01%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.01%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3494      0.02%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          182      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           64      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2663045     13.80%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1233031      6.39%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5001      0.03%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        11050      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19291845                       # Class of committed instruction
system.cpu.commit.refs                        3912127                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19291845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.914379                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.914379                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      3636687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3636687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73315.367469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73315.367469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66862.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66862.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      3544271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3544271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6775513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6775513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        92416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        57856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2310768000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2310768000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34560                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1244612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1244612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105786.598864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105786.598864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104795.874991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104795.874991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1230001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1230001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1545647996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1545647996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        14611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1488834996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1488834996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14207                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.049485                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.500000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        21849                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          871                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4881299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4881299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77748.241061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77748.241061                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77913.404474                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77913.404474                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4774272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4774272                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   8321160996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8321160996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021926                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       107027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107027                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        58260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3799602996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3799602996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        48767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4881299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4881299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77748.241061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77748.241061                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77913.404474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77913.404474                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4774272                       # number of overall hits
system.cpu.dcache.overall_hits::total         4774272                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   8321160996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8321160996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021926                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       107027                       # number of overall misses
system.cpu.dcache.overall_misses::total        107027                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        58260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3799602996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3799602996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009991                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009991                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48767                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  47325                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          675                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             99.757492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9810947                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.945235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             48349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9810947                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1018.945235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4823175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        25856                       # number of writebacks
system.cpu.dcache.writebacks::total             25856                       # number of writebacks
system.cpu.decode.BlockedCycles               3211524                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               41848224                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7840469                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5605170                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 658868                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                523698                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3948712                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         78057                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1649338                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          8801                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5364592                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3093725                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8464710                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                323141                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          229                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       22907839                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 1619                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          213                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         11115                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1317736                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.280226                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8702974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1780976                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.196620                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17839729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.518298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.461551                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10891603     61.05%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   392559      2.20%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   311410      1.75%     65.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   392113      2.20%     67.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   419829      2.35%     69.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   447000      2.51%     72.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   357422      2.00%     74.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   347157      1.95%     76.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4280636     23.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17839729                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     36353                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    16691                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      3093721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3093721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27209.045014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27209.045014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26469.639547                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26469.639547                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2647841                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2647841                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12131968991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12131968991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       445880                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        445880                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        50217                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        50217                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10473056992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10473056992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127892                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127892                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       395663                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       395663                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.417367                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               357                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         3362                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3093721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3093721                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27209.045014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27209.045014                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26469.639547                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26469.639547                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2647841                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2647841                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  12131968991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12131968991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144124                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144124                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       445880                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         445880                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        50217                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        50217                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10473056992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10473056992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127892                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127892                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       395663                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       395663                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3093721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3093721                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27209.045014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27209.045014                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26469.639547                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26469.639547                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2647841                       # number of overall hits
system.cpu.icache.overall_hits::total         2647841                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  12131968991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12131968991                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144124                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144124                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       445880                       # number of overall misses
system.cpu.icache.overall_misses::total        445880                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        50217                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        50217                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10473056992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10473056992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127892                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127892                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       395663                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       395663                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 395206                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              7.692162                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6583105                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.650580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            395663                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6583105                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.650580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3043504                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       395206                       # number of writebacks
system.cpu.icache.writebacks::total            395206                       # number of writebacks
system.cpu.idleCycles                         1304059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               838288                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2937036                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.469896                       # Inst execution rate
system.cpu.iew.exec_refs                      5594930                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1648438                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2201110                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               5222431                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12989                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             41204                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2170445                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35176859                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3946492                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1328573                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28139382                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5305                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 79658                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 658868                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 87757                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           425                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           238452                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5348                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          805                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          606                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2554365                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       926364                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            805                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       640912                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         197376                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  32084355                       # num instructions consuming a value
system.cpu.iew.wb_count                      27483907                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616689                       # average fanout of values written-back
system.cpu.iew.wb_producers                  19786083                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.435657                       # insts written-back per cycle
system.cpu.iew.wb_sent                       27794267                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 41124302                       # number of integer regfile reads
system.cpu.int_regfile_writes                23274482                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.522363                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.522363                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            258316      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              22912783     77.75%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                76940      0.26%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                167350      0.57%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 805      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1654      0.01%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2563      0.01%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1943      0.01%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5078      0.02%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 39      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              12      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1283      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            490      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              2      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4234781     14.37%     93.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1785864      6.06%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6655      0.02%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          11340      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               29467962                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   33779                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               66861                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31646                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              51768                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      501587                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017021                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  466531     93.01%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    185      0.04%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21495      4.29%     97.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12702      2.53%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               441      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              219      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               29677454                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           77372470                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27452261                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          51010654                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35139736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  29467962                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               37123                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15884913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            162098                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          35798                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     23690649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17839729                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.651817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.323038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10055273     56.36%     56.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1320757      7.40%     63.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1272436      7.13%     70.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1196889      6.71%     77.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1144227      6.41%     84.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              963687      5.40%     89.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              881231      4.94%     94.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              712895      4.00%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              292334      1.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17839729                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.539296                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     3095760                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         35803                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             64174                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            81527                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              5222431                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2170445                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12144927                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                         19143788                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     19143787000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2522877                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22778958                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               31                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 278956                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  8177209                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  36691                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 23845                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              99756174                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               39691221                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            44839514                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5724069                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 356061                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 658868                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                742286                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 22060406                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             52330                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         61901620                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14420                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1048                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1057204                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1006                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     49650259                       # The number of ROB reads
system.cpu.rob.rob_writes                    72922460                       # The number of ROB writes
system.cpu.timesIdled                          150180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          894                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           894                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66033.366154                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66033.366154                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21460844                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21460844                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            325                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       394992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         394992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112983.671233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112983.671233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93036.521167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93036.521167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         385867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             385867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1030976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1030976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.023102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         9125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    848307000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    848307000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.023084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         9118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9118                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         13811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 120639.923425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120639.923425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 100639.923425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100639.923425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2319                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1386394000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1386394000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.832090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           11492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11492                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1156554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1156554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.832090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.832090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        11492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11492                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        34538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115931.094608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115931.094608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95974.216478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95974.216478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1795193000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1795193000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.448347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        15485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1485201000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1485201000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.448057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15475                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29763.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29763.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              342                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  342                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_rate::.cpu.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data             76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 76                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      2262000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2262000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            76                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       389484                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       389484                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       389484                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           389484                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        25856                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25856                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        25856                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25856                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           394992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443341                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112983.671233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117937.020425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116685.031300                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93036.521167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 97962.509734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96717.805182                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               385867                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                21372                       # number of demand (read+write) hits
system.l2.demand_hits::total                   407239                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   1030976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3181587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4212563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.023102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.557964                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081432                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               9125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26977                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36102                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    848307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2641755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3490062000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.023084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.557757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          9118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36085                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          394992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443341                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112983.671233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117937.020425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116685.031300                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93036.521167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 97962.509734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66033.366154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96443.912222                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              385867                       # number of overall hits
system.l2.overall_hits::.cpu.data               21372                       # number of overall hits
system.l2.overall_hits::total                  407239                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   1030976000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3181587000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4212563000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.023102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.557964                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081432                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              9125                       # number of overall misses
system.l2.overall_misses::.cpu.data             26977                       # number of overall misses
system.l2.overall_misses::total                 36102                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    848307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2641755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21460844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3511522844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.023084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.557757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         9118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36410                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              417                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 420                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    10                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          34265                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.l2.tags.avg_refs                     22.929694                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  7080505                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     138.825944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1011.564838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2887.179337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.002375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.033893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.246964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.704878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     38361                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   7080505                       # Number of tag accesses
system.l2.tags.tagsinuse                  4048.572495                       # Cycle average of tags in use
system.l2.tags.total_refs                      879606                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        65                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               12526                       # number of writebacks
system.l2.writebacks::total                     12526                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     391155.00                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45345.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     12526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      9117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26595.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       121.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        41.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     30482579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30482579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          30482579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          90153949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1086514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121723043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41875936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         30482579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         90153949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1086514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163598979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41875936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41875936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        14227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.787165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.010498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.838199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6112     42.96%     42.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3875     27.24%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1528     10.74%     80.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          927      6.52%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          629      4.42%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          344      2.42%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          202      1.42%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          118      0.83%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          492      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14227                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2327168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2330240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  799936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               801664                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       583552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        583552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         583552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1725888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2330240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       801664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          801664                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         9118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41662.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46631.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35195.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       583488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1722880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 30479235.900399435312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 89996822.467780277133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1086514.387148164678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    379879000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1257521750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11438496                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        12526                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  36004253.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       799936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 41785671.769122801721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 450989276750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               87689                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11979                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          733                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            9118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12526                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12526                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    70.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              813                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001030104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.552524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.298323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.856162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           704     96.04%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      3.14%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.68%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   29169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     36410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36410                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       36410                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 71.48                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    25993                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  181810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   19141561000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1648839246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    967051746                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.051842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.017247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              366     49.93%     49.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      1.77%     51.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              306     41.75%     93.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      6.28%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12526                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12526                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                68.96                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    8638                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            926598840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 49323120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3674080920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            475.497997                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    124603750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     493480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4244532250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4635816750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1588362499                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8056991751                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             66333120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 26215860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1780144800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               133203840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1166586720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1246020540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             9102832380                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          16933855751                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               33648120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            928339050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 52279080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3750056220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            475.853635                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    117720250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     497900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4126455250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4588664250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1589244500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8223802750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             64197120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 27775605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1762028640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               126420840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1177035600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1189058760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9109640625                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          16936751500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               31596660                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       105151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       105151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 105151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3131904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3131904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3131904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           118851993                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          193464004                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             36486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   36486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               36486                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        32337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         68741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              24918                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12526                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19729                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               76                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11492                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1185861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       144859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     50572672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4749120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               55321792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19143787000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1729085999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1187113875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         145692772                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    844608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           479179                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.140982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 469541     97.99%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9611      2.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     27      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             479179                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         6597                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           27                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       442779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2985                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       886961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3012                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           35420                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            430201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       395206                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43208                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              484                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             418                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        395663                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34538                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
