Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Feb  3 21:31:42 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                   Instance                                   |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                 |                                                                           (top) |      22774 |      22021 |      96 |  657 | 24340 |     31 |      9 |    0 |         16 |
|   bd_0_i                                                                     |                                                                            bd_0 |      22774 |      22021 |      96 |  657 | 24340 |     31 |      9 |    0 |         16 |
|     hls_inst                                                                 |                                                                 bd_0_hls_inst_0 |      22774 |      22021 |      96 |  657 | 24340 |     31 |      9 |    0 |         16 |
|       inst                                                                   |                                                      bd_0_hls_inst_0_top_kernel |      22774 |      22021 |      96 |  657 | 24340 |     31 |      9 |    0 |         16 |
|         (inst)                                                               |                                                      bd_0_hls_inst_0_top_kernel |         41 |         38 |       0 |    3 |  1933 |      0 |      0 |    0 |          0 |
|         A_1_U                                                                |                                    bd_0_hls_inst_0_top_kernel_A_1_RAM_AUTO_1R1W |         72 |         72 |       0 |    0 |     0 |     11 |      0 |    0 |          0 |
|         A_m_axi_U                                                            |                                              bd_0_hls_inst_0_top_kernel_A_m_axi |        491 |        458 |       0 |   33 |   741 |      0 |      1 |    0 |          0 |
|           bus_read                                                           |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_read |        389 |        389 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                  |                              bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter |        312 |        312 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                         |                    bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 |         39 |         39 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                        |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_load |        103 |         70 |       0 |   33 |   180 |      0 |      1 |    0 |          0 |
|             (load_unit_0)                                                    |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                       |                         bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0 |         50 |         50 |       0 |    0 |    37 |      0 |      1 |    0 |          0 |
|             fifo_rreq                                                        |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_fifo |         53 |         20 |       0 |   33 |    77 |      0 |      0 |    0 |          0 |
|         C_m_axi_U                                                            |                                              bd_0_hls_inst_0_top_kernel_C_m_axi |        676 |        577 |       0 |   99 |   998 |      0 |      0 |    0 |          0 |
|           bus_write                                                          |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_write |        489 |        456 |       0 |   33 |   750 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                  |                              bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter |        311 |        311 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                    |                                     bd_0_hls_inst_0_top_kernel_C_m_axi_throttle |        152 |        120 |       0 |   32 |   268 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                       |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_store |        189 |        123 |       0 |   66 |   248 |      0 |      0 |    0 |          0 |
|             (store_unit_0)                                                   |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                       |                         bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1 |         61 |         33 |       0 |   28 |    48 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                        |                         bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 |         48 |         15 |       0 |   33 |    74 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                      |                                        bd_0_hls_inst_0_top_kernel_control_s_axi |        159 |        159 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878                       |                  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_48_5 |         75 |         75 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |            bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init_40 |         50 |         50 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025                      |                  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6 |      20078 |      19556 |       0 |  522 | 18915 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025)                  |                  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6 |        600 |        590 |       0 |   10 |   442 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U12                                          |                                bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       2687 |       2623 |       0 |   64 |  2364 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U12)                                      |                                bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       1315 |       1315 |       0 |    0 |    87 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_39 |       1373 |       1309 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U13                                          |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_26 |       2398 |       2334 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U13)                                      |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_26 |       1186 |       1186 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_38 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U14                                          |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_27 |       2398 |       2334 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U14)                                      |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_27 |       1186 |       1186 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_37 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U15                                          |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_28 |       2398 |       2334 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U15)                                      |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_28 |       1186 |       1186 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_36 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U16                                          |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_29 |       2398 |       2334 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U16)                                      |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_29 |       1186 |       1186 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_35 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U17                                          |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_30 |       2398 |       2334 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U17)                                      |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_30 |       1186 |       1186 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_34 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U18                                          |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_31 |       2398 |       2334 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U18)                                      |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_31 |       1186 |       1186 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_33 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U19                                          |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_32 |       2398 |       2334 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U19)                                      |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_32 |       1186 |       1186 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                        bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893                       |                  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_8 |        775 |        775 |       0 |    0 |  1097 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893)                   |                  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_8 |        272 |        272 |       0 |    0 |  1095 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |            bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init_24 |        503 |        503 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10 |        287 |        287 |       0 |    0 |   243 |      0 |      0 |    0 |         16 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10 |         10 |         10 |       0 |    0 |   241 |      0 |      0 |    0 |          0 |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


