/RAID2/COURSE/iclab/iclab131/Lab02/Exercise/03_GATE/BB_SYN.v
/RAID2/COURSE/iclab/iclab131/Lab02/Exercise/03_GATE/PATTERN.v
/RAID2/COURSE/iclab/iclab131/Lab02/Exercise/03_GATE/TESTBED.v
/RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v
