Model {
  Name			  "wave_5"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.201"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "load gauss_fir;  % pulse shaping coefficients"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  InitFcn		  "\nTs=2e-4;    % set this to control simulation speed, mainly for wave visualization\nLine_Length=0.05; %"
  " meters\n"
  Created		  "Mon Apr 02 07:39:12 2012"
  Creator		  "Dick"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Dick"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sat Apr 07 15:18:44 2012"
  RTWModifiedTimeStamp	  255712722
  ModelVersionFormat	  "1.%<AutoIncrement:201>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  ".5"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Robust"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Diagnostics"
      ConfigPrmDlgPosition    " [ 419, 183, 1299, 813 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Clock
      DisplayTime	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      DiscreteFir
      CoefSource	      "Dialog parameters"
      enableDSPFilters	      off
      FirFiltStruct	      "Direct form"
      SlFirFiltStruct	      "Direct form"
      NumCoeffs		      "[0.5 0.5]"
      IC		      "0"
      SampleTime	      "-1"
      CoefMin		      "[]"
      CoefMax		      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      TapSumDataTypeStr	      "Inherit: Same as input"
      CoefDataTypeStr	      "Inherit: Same word length as input"
      ProductDataTypeStr      "Inherit: Inherit via internal rule"
      AccumDataTypeStr	      "Inherit: Same as product output"
      StateDataTypeStr	      "Inherit: Same as accumulator"
      OutDataTypeStr	      "Inherit: Same as accumulator"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "wave_5"
    Location		    [36, 85, 1231, 519]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    1667
    Block {
      BlockType		      Reference
      Name		      "0.05"
      SID		      1209
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1062, 265, 1088, 325]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "0.05"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "0.5"
      SID		      1208
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1007, 265, 1033, 325]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "0.5"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "5"
      SID		      1210
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1107, 265, 1133, 325]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "5"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Gaussian Pulse"
      SID		      1645
      Ports		      [0, 1]
      Position		      [55, 91, 110, 139]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Gaussian Pulse"
	Location		[46, 551, 434, 677]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Discrete \nImpulse"
	  SID			  1646
	  Ports			  [0, 1]
	  Position		  [20, 31, 60, 69]
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsrcs4/Discrete \nImpulse"
	  SourceType		  "Discrete Impulse "
	  Delay			  "0"
	  SampleTime		  "Ts"
	  FrameSample		  "1"
	  additionalParams	  off
	  allowOverrides	  on
	  dataType		  "double"
	  isSigned		  on
	  wordLen		  "16"
	  udDataType		  "sfix(16)"
	  fracBitsMode		  "Best precision"
	  numFracBits		  "15"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "Discrete FIR Filter"
	  SID			  1647
	  Ports			  [1, 1]
	  Position		  [140, 31, 200, 69]
	  NumCoeffs		  "h_gauss"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1648
	  Position		  [265, 43, 295, 57]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Discrete \nImpulse"
	  SrcPort		  1
	  DstBlock		  "Discrete FIR Filter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Discrete FIR Filter"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Ground"
      SID		      267
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [254, 210, 276, 235]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Ground"
      SourceType	      "Ground"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      SID		      1667
      Ports		      []
      Position		      [545, 399, 757, 424]
      ShowName		      off
      LibraryVersion	      "1.762"
      FontName		      "Arial"
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      InitialBlockCM	      "None"
      BlockCM		      "None"
      Frame		      "on"
      DisplayStringWithTags   "Copyright 2012 The MathWorks, Inc."
      MaskDisplayString	      "Copyright 2012 The MathWorks, Inc."
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "wave_5"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      1353
      Ports		      [3, 1]
      Position		      [980, 61, 985, 99]
      ShowName		      off
      Inputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      382
      Ports		      [0, 1]
      Position		      [65, 180, 95, 210]
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "25*2*pi"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "Ts"
    }
    Block {
      BlockType		      Reference
      Name		      "Source Select"
      SID		      383
      Ports		      [2, 1]
      Position		      [180, 134, 210, 216]
      LibraryVersion	      "1.762"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "0"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Time to Start VSWR Calc"
      SID		      1649
      Position		      [1005, 95, 1035, 125]
      Value		      ".3"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Transmission Line 1"
      SID		      1361
      Ports		      [0, 1, 0, 0, 0, 2, 2]
      Position		      [395, 38, 540, 222]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Zo in ohms|Vp in meters/sec |Line Length in meters"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "% C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\n% L_1 = ones(1,10)*Zo/Vp;    % henrys/mete"
      "r\n|%C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\n% L_1 = ones(1,10)*Zo/Vp;    % henrys/meter\n|"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "Zo=@1;Vp=@2;Len=@3;"
      MaskInitialization      "C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\nL_1 = ones(1,10)*Zo/Vp;    % henrys/meter\n"
      MaskDisplay	      "disp(['50 Tap Uniform\\n Transmission Line \\n\\n',...\n       'Zo=',num2str(Zo),' Ohms, \\nV"
      "p=',num2str(Vp),'m/sec \\n',...\n       'Length=',num2str(Len),' meters'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|1|Line_Length"
      System {
	Name			"Transmission Line 1"
	Location		[373, 78, 1198, 538]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_1"
	  SID			  1362
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [80, 26, 145, 234]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_1"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1363
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1364
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1365
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1366
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1367
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1368
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1369
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1370
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1371
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1372
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1373
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1374
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1375
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1376
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1377
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1378
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1379
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1380
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1381
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1382
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1383
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1384
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1385
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1386
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1387
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1388
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_2"
	  SID			  1389
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [195, 76, 260, 284]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_2"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1390
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1391
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1392
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1393
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1394
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1395
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1396
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1397
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1398
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1399
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1400
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1401
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1402
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1403
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1404
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1405
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1406
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1407
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1408
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1409
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1410
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1411
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1412
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1413
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1414
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1415
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1525, 145; 0, 390; 15, 0]
	      DstBlock		      "VC10"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_9"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1395, 145; 0, 355; 25, 0]
	      DstBlock		      "VC9"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_8"
		SrcPort			RConn1
		Points			[25, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1270, 145; 0, 320; 25, 0]
	      DstBlock		      "VC8"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_7"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1150, 145; 0, 285; 20, 0]
	      DstBlock		      "VC7"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_6"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1025, 145; 0, 250; 20, 0]
	      DstBlock		      "VC6"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_5"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [895, 145; 0, 215; 25, 0]
	      DstBlock		      "VC5"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_4"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [765, 145; 0, 180; 30, 0]
	      DstBlock		      "VC4"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_3"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [645, 145; 0, 145; 25, 0]
	      DstBlock		      "VC3"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_2"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [510, 145; 0, 110; 35, 0]
	      DstBlock		      "VC2"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_1"
		SrcPort			RConn1
		Points			[10, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 145; 0, 75; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort"
		SrcPort			RConn1
		Points			[50, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 600; 0, -370; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn2
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort1"
		SrcPort			RConn1
		Points			[60, 0]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_3"
	  SID			  1416
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [340, 126, 405, 334]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_3"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1417
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1418
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1419
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1420
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1421
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1422
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1423
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1424
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1425
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1426
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1427
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1428
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1429
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1430
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1431
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1432
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1433
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1434
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1435
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1436
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1437
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1438
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1439
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1440
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1441
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1442
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_4"
	  SID			  1443
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [460, 176, 525, 384]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_4"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1444
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1445
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1446
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1447
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1448
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1449
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1450
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1451
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1452
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1453
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1454
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1455
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1456
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1457
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1458
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1459
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1460
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1461
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1462
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1463
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1464
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1465
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1466
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1467
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1468
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1469
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1525, 145; 0, 390; 15, 0]
	      DstBlock		      "VC10"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_9"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1395, 145; 0, 355; 25, 0]
	      DstBlock		      "VC9"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_8"
		SrcPort			RConn1
		Points			[25, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1270, 145; 0, 320; 25, 0]
	      DstBlock		      "VC8"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_7"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1150, 145; 0, 285; 20, 0]
	      DstBlock		      "VC7"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_6"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1025, 145; 0, 250; 20, 0]
	      DstBlock		      "VC6"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_5"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [895, 145; 0, 215; 25, 0]
	      DstBlock		      "VC5"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_4"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [765, 145; 0, 180; 30, 0]
	      DstBlock		      "VC4"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_3"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [645, 145; 0, 145; 25, 0]
	      DstBlock		      "VC3"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_2"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [510, 145; 0, 110; 35, 0]
	      DstBlock		      "VC2"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_1"
		SrcPort			RConn1
		Points			[10, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 145; 0, 75; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort"
		SrcPort			RConn1
		Points			[50, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 600; 0, -370; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn2
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort1"
		SrcPort			RConn1
		Points			[60, 0]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_5"
	  SID			  1470
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [580, 226, 645, 434]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_5"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1471
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1472
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1473
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1474
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1475
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1476
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1477
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1478
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1479
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1480
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1481
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1482
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1483
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1484
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1485
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1486
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1487
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1488
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1489
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1490
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1491
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1492
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1493
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1494
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1495
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1496
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  1497
	  Ports			  [5, 1]
	  Position		  [730, 30, 745, 290]
	  ShowName		  off
	  Inputs		  "5"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Input"
	  SID			  1498
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "GND_1"
	  SID			  1499
	  Position		  [25, 178, 55, 192]
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Output"
	  SID			  1500
	  Position		  [675, 323, 705, 337]
	  BlockMirror		  on
	  Port			  "3"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "GND_2"
	  SID			  1501
	  Position		  [675, 393, 705, 407]
	  BlockMirror		  on
	  Port			  "4"
	  Side			  "Right"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TL Taps"
	  SID			  1502
	  Position		  [770, 153, 800, 167]
	  IconDisplay		  "Port number"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_1"
	  SrcPort		  RConn1
	  DstBlock		  "Line_2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  LConn2
	  Points		  [0, -35]
	  DstBlock		  "Line_1"
	  DstPort		  RConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  RConn1
	  DstBlock		  "Line_3"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  RConn2
	  Points		  [30, 0; 0, 35]
	  DstBlock		  "Line_3"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_3"
	  SrcPort		  RConn1
	  DstBlock		  "Line_4"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_3"
	  SrcPort		  RConn2
	  Points		  [25, 0]
	  DstBlock		  "Line_4"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_4"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_4"
	  SrcPort		  RConn2
	  Points		  [20, 0; 0, 35]
	  DstBlock		  "Line_5"
	  DstPort		  LConn2
	}
	Line {
	  SrcBlock		  "Line_1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Line_2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Line_5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Line_3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Line_4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Input"
	  SrcPort		  RConn1
	  DstBlock		  "Line_1"
	  DstPort		  LConn1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "TL Taps"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "GND_1"
	  SrcPort		  RConn1
	  DstBlock		  "Line_1"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Output"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "GND_2"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  RConn2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Transmission Line 2"
      SID		      1211
      Ports		      [0, 1, 0, 0, 0, 2, 2]
      Position		      [595, 83, 740, 267]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Zo in ohms|Vp in meters/sec |Line Length in meters"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "% C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\n% L_1 = ones(1,10)*Zo/Vp;    % henrys/mete"
      "r\n|%C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\n% L_1 = ones(1,10)*Zo/Vp;    % henrys/meter\n|"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "Zo=@1;Vp=@2;Len=@3;"
      MaskInitialization      "C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\nL_1 = ones(1,10)*Zo/Vp;    % henrys/meter\n"
      MaskDisplay	      "disp(['50 Tap Uniform\\n Transmission Line \\n\\n',...\n       'Zo=',num2str(Zo),' Ohms, \\nV"
      "p=',num2str(Vp),'m/sec \\n',...\n       'Length=',num2str(Len),' meters'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "sqrt(1*0.5)|5|Line_Length"
      System {
	Name			"Transmission Line 2"
	Location		[373, 78, 1198, 538]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_1"
	  SID			  1212
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [80, 26, 145, 234]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_1"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1213
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1214
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1215
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1216
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1217
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1218
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1219
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1220
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1221
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1222
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1223
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1224
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1225
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1226
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1227
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1228
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1229
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1230
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1231
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1232
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1233
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1234
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1235
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1236
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1237
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1238
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1525, 145; 0, 390; 15, 0]
	      DstBlock		      "VC10"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_9"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1395, 145; 0, 355; 25, 0]
	      DstBlock		      "VC9"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_8"
		SrcPort			RConn1
		Points			[25, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1270, 145; 0, 320; 25, 0]
	      DstBlock		      "VC8"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_7"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1150, 145; 0, 285; 20, 0]
	      DstBlock		      "VC7"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_6"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1025, 145; 0, 250; 20, 0]
	      DstBlock		      "VC6"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_5"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [895, 145; 0, 215; 25, 0]
	      DstBlock		      "VC5"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_4"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [765, 145; 0, 180; 30, 0]
	      DstBlock		      "VC4"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_3"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [645, 145; 0, 145; 25, 0]
	      DstBlock		      "VC3"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_2"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [510, 145; 0, 110; 35, 0]
	      DstBlock		      "VC2"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_1"
		SrcPort			RConn1
		Points			[10, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 145; 0, 75; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort"
		SrcPort			RConn1
		Points			[50, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 600; 0, -370; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn2
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort1"
		SrcPort			RConn1
		Points			[60, 0]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_2"
	  SID			  1239
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [195, 76, 260, 284]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_2"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1240
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1241
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1242
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1243
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1244
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1245
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1246
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1247
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1248
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1249
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1250
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1251
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1252
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1253
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1254
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1255
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1256
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1257
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1258
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1259
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1260
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1261
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1262
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1263
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1264
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1265
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_3"
	  SID			  1266
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [340, 126, 405, 334]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_3"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1267
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1268
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1269
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1270
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1271
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1272
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1273
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1274
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1275
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1276
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1277
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1278
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1279
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1280
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1281
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1282
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1283
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1284
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1285
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1286
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1287
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1288
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1289
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1290
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1291
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1292
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1525, 145; 0, 390; 15, 0]
	      DstBlock		      "VC10"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_9"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1395, 145; 0, 355; 25, 0]
	      DstBlock		      "VC9"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_8"
		SrcPort			RConn1
		Points			[25, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1270, 145; 0, 320; 25, 0]
	      DstBlock		      "VC8"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_7"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1150, 145; 0, 285; 20, 0]
	      DstBlock		      "VC7"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_6"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1025, 145; 0, 250; 20, 0]
	      DstBlock		      "VC6"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_5"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [895, 145; 0, 215; 25, 0]
	      DstBlock		      "VC5"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_4"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [765, 145; 0, 180; 30, 0]
	      DstBlock		      "VC4"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_3"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [645, 145; 0, 145; 25, 0]
	      DstBlock		      "VC3"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_2"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [510, 145; 0, 110; 35, 0]
	      DstBlock		      "VC2"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_1"
		SrcPort			RConn1
		Points			[10, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 145; 0, 75; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort"
		SrcPort			RConn1
		Points			[50, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 600; 0, -370; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn2
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort1"
		SrcPort			RConn1
		Points			[60, 0]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_4"
	  SID			  1293
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [460, 176, 525, 384]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_4"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1294
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1295
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1296
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1297
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1298
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1299
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1300
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1301
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1302
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1303
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1304
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1305
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1306
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1307
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1308
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1309
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1310
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1311
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1312
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1313
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1314
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1315
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1316
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1317
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1318
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1319
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_5"
	  SID			  1320
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [580, 226, 645, 434]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_5"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1321
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1322
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1323
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1324
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1325
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1326
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1327
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1328
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1329
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1330
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1331
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1332
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1333
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1334
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1335
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1336
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1337
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1338
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1339
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1340
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1341
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1342
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1343
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1344
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1345
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1346
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1525, 145; 0, 390; 15, 0]
	      DstBlock		      "VC10"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_9"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1395, 145; 0, 355; 25, 0]
	      DstBlock		      "VC9"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_8"
		SrcPort			RConn1
		Points			[25, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1270, 145; 0, 320; 25, 0]
	      DstBlock		      "VC8"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_7"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1150, 145; 0, 285; 20, 0]
	      DstBlock		      "VC7"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_6"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1025, 145; 0, 250; 20, 0]
	      DstBlock		      "VC6"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_5"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [895, 145; 0, 215; 25, 0]
	      DstBlock		      "VC5"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_4"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [765, 145; 0, 180; 30, 0]
	      DstBlock		      "VC4"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_3"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [645, 145; 0, 145; 25, 0]
	      DstBlock		      "VC3"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_2"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [510, 145; 0, 110; 35, 0]
	      DstBlock		      "VC2"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_1"
		SrcPort			RConn1
		Points			[10, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 145; 0, 75; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort"
		SrcPort			RConn1
		Points			[50, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 600; 0, -370; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn2
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort1"
		SrcPort			RConn1
		Points			[60, 0]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  1347
	  Ports			  [5, 1]
	  Position		  [730, 30, 745, 290]
	  ShowName		  off
	  Inputs		  "5"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Input"
	  SID			  1348
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "GND_1"
	  SID			  1349
	  Position		  [25, 178, 55, 192]
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Output"
	  SID			  1350
	  Position		  [675, 323, 705, 337]
	  BlockMirror		  on
	  Port			  "3"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "GND_2"
	  SID			  1351
	  Position		  [675, 393, 705, 407]
	  BlockMirror		  on
	  Port			  "4"
	  Side			  "Right"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TL Taps"
	  SID			  1352
	  Position		  [770, 153, 800, 167]
	  IconDisplay		  "Port number"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "GND_2"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  RConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Output"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "GND_1"
	  SrcPort		  RConn1
	  DstBlock		  "Line_1"
	  DstPort		  LConn2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "TL Taps"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Input"
	  SrcPort		  RConn1
	  DstBlock		  "Line_1"
	  DstPort		  LConn1
	}
	Line {
	  SrcBlock		  "Line_4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Line_3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Line_5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Line_2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Line_1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_4"
	  SrcPort		  RConn2
	  Points		  [20, 0; 0, 35]
	  DstBlock		  "Line_5"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_4"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_3"
	  SrcPort		  RConn2
	  Points		  [25, 0]
	  DstBlock		  "Line_4"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_3"
	  SrcPort		  RConn1
	  DstBlock		  "Line_4"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  RConn2
	  Points		  [30, 0; 0, 35]
	  DstBlock		  "Line_3"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  RConn1
	  DstBlock		  "Line_3"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  LConn2
	  Points		  [0, -35]
	  DstBlock		  "Line_1"
	  DstPort		  RConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_1"
	  SrcPort		  RConn1
	  DstBlock		  "Line_2"
	  DstPort		  LConn1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Transmission Line 3"
      SID		      1503
      Ports		      [0, 1, 0, 0, 0, 2, 2]
      Position		      [790, 128, 935, 312]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Zo in ohms|Vp in meters/sec |Line Length in meters"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "% C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\n% L_1 = ones(1,10)*Zo/Vp;    % henrys/mete"
      "r\n|%C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\n% L_1 = ones(1,10)*Zo/Vp;    % henrys/meter\n|"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "Zo=@1;Vp=@2;Len=@3;"
      MaskInitialization      "C_1 = ones(1,10)/(Vp*Zo);  % farads/meter\nL_1 = ones(1,10)*Zo/Vp;    % henrys/meter\n"
      MaskDisplay	      "disp(['50 Tap Uniform\\n Transmission Line \\n\\n',...\n       'Zo=',num2str(Zo),' Ohms, \\nV"
      "p=',num2str(Vp),'m/sec \\n',...\n       'Length=',num2str(Len),' meters'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0.5|1|Line_Length"
      System {
	Name			"Transmission Line 3"
	Location		[373, 78, 1198, 538]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_1"
	  SID			  1504
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [80, 26, 145, 234]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_1"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1505
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1506
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1507
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1508
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1509
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1510
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1511
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1512
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1513
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1514
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1515
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1516
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1517
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1518
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1519
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1520
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1521
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1522
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1523
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1524
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1525
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1526
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1527
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1528
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1529
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1530
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_2"
	  SID			  1531
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [195, 76, 260, 284]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_2"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1532
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1533
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1534
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1535
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1536
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1537
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1538
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1539
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1540
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1541
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1542
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1543
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1544
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1545
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1546
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1547
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1548
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1549
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1550
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1551
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1552
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1553
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1554
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1555
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1556
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1557
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1525, 145; 0, 390; 15, 0]
	      DstBlock		      "VC10"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_9"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1395, 145; 0, 355; 25, 0]
	      DstBlock		      "VC9"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_8"
		SrcPort			RConn1
		Points			[25, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1270, 145; 0, 320; 25, 0]
	      DstBlock		      "VC8"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_7"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1150, 145; 0, 285; 20, 0]
	      DstBlock		      "VC7"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_6"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1025, 145; 0, 250; 20, 0]
	      DstBlock		      "VC6"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_5"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [895, 145; 0, 215; 25, 0]
	      DstBlock		      "VC5"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_4"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [765, 145; 0, 180; 30, 0]
	      DstBlock		      "VC4"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_3"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [645, 145; 0, 145; 25, 0]
	      DstBlock		      "VC3"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_2"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [510, 145; 0, 110; 35, 0]
	      DstBlock		      "VC2"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_1"
		SrcPort			RConn1
		Points			[10, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 145; 0, 75; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort"
		SrcPort			RConn1
		Points			[50, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 600; 0, -370; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn2
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort1"
		SrcPort			RConn1
		Points			[60, 0]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_3"
	  SID			  1558
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [340, 126, 405, 334]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_3"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1559
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1560
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1561
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1562
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1563
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1564
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1565
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1566
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1567
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1568
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1569
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1570
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1571
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1572
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1573
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1574
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1575
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1576
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1577
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1578
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1579
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1580
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1581
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1582
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1583
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1584
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_4"
	  SID			  1585
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [460, 176, 525, 384]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_4"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1586
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1587
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1588
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1589
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1590
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1591
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1592
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1593
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1594
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1595
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1596
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1597
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1598
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1599
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1600
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1601
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1602
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1603
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1604
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1605
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1606
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1607
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1608
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1609
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1610
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1611
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1525, 145; 0, 390; 15, 0]
	      DstBlock		      "VC10"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_9"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1395, 145; 0, 355; 25, 0]
	      DstBlock		      "VC9"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_8"
		SrcPort			RConn1
		Points			[25, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1270, 145; 0, 320; 25, 0]
	      DstBlock		      "VC8"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_7"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1150, 145; 0, 285; 20, 0]
	      DstBlock		      "VC7"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_6"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [1025, 145; 0, 250; 20, 0]
	      DstBlock		      "VC6"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_5"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [895, 145; 0, 215; 25, 0]
	      DstBlock		      "VC5"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_4"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [765, 145; 0, 180; 30, 0]
	      DstBlock		      "VC4"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_3"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [645, 145; 0, 145; 25, 0]
	      DstBlock		      "VC3"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_2"
		SrcPort			RConn1
		Points			[20, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [510, 145; 0, 110; 35, 0]
	      DstBlock		      "VC2"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Line_1"
		SrcPort			RConn1
		Points			[10, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 145; 0, 75; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn1
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort"
		SrcPort			RConn1
		Points			[50, 0]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [400, 600; 0, -370; 35, 0]
	      DstBlock		      "VC1"
	      DstPort		      LConn2
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Connection\nPort1"
		SrcPort			RConn1
		Points			[60, 0]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line_5"
	  SID			  1612
	  Ports			  [0, 1, 0, 0, 0, 2, 2]
	  Position		  [580, 226, 645, 434]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Rvector(1:10) ohms/meter|Lvector(1:10) henrys/meter|Cvector(1:10) farards/meter|Length in m"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "R=@1;L=@2;C=@3;Len=@4;"
	  MaskDisplay		  "disp('TRL Section')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "zeros(1,10)|L_1|C_1|Len/5"
	  System {
	    Name		    "Line_5"
	    Location		    [-2, 74, 1586, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Line_1"
	      SID		      1613
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [430, 132, 485, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(1)*1000"
	      Inductance	      "L(1)*1000"
	      Capacitance	      "C(1)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_10"
	      SID		      1614
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1560, 132, 1615, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(10)*1000"
	      Inductance	      "L(10)*1000"
	      Capacitance	      "C(10)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_2"
	      SID		      1615
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [555, 132, 610, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(2)*1000"
	      Inductance	      "L(2)*1000"
	      Capacitance	      "C(2)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_3"
	      SID		      1616
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [680, 132, 735, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(3)*1000"
	      Inductance	      "L(3)*1000"
	      Capacitance	      "C(3)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_4"
	      SID		      1617
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [810, 132, 865, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(4)*1000"
	      Inductance	      "L(4)*1000"
	      Capacitance	      "C(4)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_5"
	      SID		      1618
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [935, 132, 990, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(5)*1000"
	      Inductance	      "L(5)*1000"
	      Capacitance	      "C(5)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_6"
	      SID		      1619
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1065, 132, 1120, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(6)*1000"
	      Inductance	      "L(6)*1000"
	      Capacitance	      "C(6)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_7"
	      SID		      1620
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1185, 132, 1240, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(7)*1000"
	      Inductance	      "L(7)*1000"
	      Capacitance	      "C(7)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_8"
	      SID		      1621
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1300, 132, 1355, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(8)*1000"
	      Inductance	      "L(8)*1000"
	      Capacitance	      "C(8)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Line_9"
	      SID		      1622
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [1435, 132, 1490, 158]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Elements/Distributed Parameters Line"
	      SourceType	      "Distributed Parameters Line"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Phases		      "1"
	      Frequency		      "60"
	      Resistance	      "R(9)*1000"
	      Inductance	      "L(9)*1000"
	      Capacitance	      "C(9)*1000"
	      Length		      "Len/(10*1000); % 10 sections in this subsystem"
	      x1		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x2		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x3		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x4		      "[0 0;0.0002 0;0.0004 0;0.0006 0;0.0008 0;0.001 0]"
	      x5		      "0.001"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      1623
	      Ports		      [10, 1]
	      Position		      [1640, 207, 1655, 558]
	      ShowName		      off
	      Inputs		      "10"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC1"
	      SID		      1624
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [450, 213, 475, 237]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC10"
	      SID		      1625
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1555, 528, 1580, 552]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC2"
	      SID		      1626
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [560, 248, 585, 272]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC3"
	      SID		      1627
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [685, 283, 710, 307]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC4"
	      SID		      1628
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [810, 318, 835, 342]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC5"
	      SID		      1629
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [935, 353, 960, 377]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC6"
	      SID		      1630
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1060, 388, 1085, 412]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC7"
	      SID		      1631
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1185, 423, 1210, 447]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC8"
	      SID		      1632
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1310, 458, 1335, 482]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VC9"
	      SID		      1633
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [1435, 493, 1460, 517]
	      LibraryVersion	      "1.1845"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort"
	      SID		      1634
	      Tag		      "PMCPort"
	      Position		      [305, 136, 335, 154]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort1"
	      SID		      1635
	      Tag		      "PMCPort"
	      Position		      [295, 591, 325, 609]
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "2"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort2"
	      SID		      1636
	      Tag		      "PMCPort"
	      Position		      [1705, 136, 1735, 154]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Connection\nPort3"
	      SID		      1637
	      Tag		      "PMCPort"
	      Position		      [1725, 591, 1755, 609]
	      BlockMirror	      on
	      FontName		      "Verdana"
	      FontSize		      11
	      Port		      "4"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vc"
	      SID		      1638
	      Position		      [1715, 378, 1745, 392]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort1"
	      SrcPort		      RConn1
	      Points		      [60, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[110, 0]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [135, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [120, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [125, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [130, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [135, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [115, 0]
		    Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Connection\nPort3"
		    DstPort		    RConn1
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -55]
		    DstBlock		    "VC10"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -90]
		    DstBlock		    "VC9"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -125]
		    DstBlock		    "VC8"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -160]
		    DstBlock		    "VC7"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -195]
		    DstBlock		    "VC6"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -230]
		    DstBlock		    "VC5"
		    DstPort		    LConn2
		    }
		    }
		    Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -265]
		    DstBlock		    "VC4"
		    DstPort		    LConn2
		    }
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    Points		    [0, -300]
		    DstBlock		    "VC3"
		    DstPort		    LConn2
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -335]
		  DstBlock		  "VC2"
		  DstPort		  LConn2
		}
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -370]
		DstBlock		"VC1"
		DstPort			LConn2
	      }
	    }
	    Line {
	      SrcBlock		      "VC1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VC10"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "VC9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "VC8"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "VC7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "VC6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "VC5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "VC4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VC3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VC2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Vc"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_10"
	      SrcPort		      RConn1
	      DstBlock		      "Connection\nPort2"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Connection\nPort"
	      SrcPort		      RConn1
	      Points		      [50, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 75]
		DstBlock		"VC1"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_1"
	      SrcPort		      RConn1
	      Points		      [10, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_2"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 110]
		DstBlock		"VC2"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_2"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_3"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 145]
		DstBlock		"VC3"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_3"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_4"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 180]
		DstBlock		"VC4"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_4"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_5"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 215]
		DstBlock		"VC5"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_5"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_6"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 250]
		DstBlock		"VC6"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_7"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 285]
		DstBlock		"VC7"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_7"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_8"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 320]
		DstBlock		"VC8"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_8"
	      SrcPort		      RConn1
	      Points		      [25, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_9"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 355]
		DstBlock		"VC9"
		DstPort			LConn1
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Line_9"
	      SrcPort		      RConn1
	      Points		      [20, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Line_10"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 390]
		DstBlock		"VC10"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  1639
	  Ports			  [5, 1]
	  Position		  [730, 30, 745, 290]
	  ShowName		  off
	  Inputs		  "5"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Input"
	  SID			  1640
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "GND_1"
	  SID			  1641
	  Position		  [25, 178, 55, 192]
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Output"
	  SID			  1642
	  Position		  [675, 323, 705, 337]
	  BlockMirror		  on
	  Port			  "3"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "GND_2"
	  SID			  1643
	  Position		  [675, 393, 705, 407]
	  BlockMirror		  on
	  Port			  "4"
	  Side			  "Right"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TL Taps"
	  SID			  1644
	  Position		  [770, 153, 800, 167]
	  IconDisplay		  "Port number"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_1"
	  SrcPort		  RConn1
	  DstBlock		  "Line_2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  LConn2
	  Points		  [0, -35]
	  DstBlock		  "Line_1"
	  DstPort		  RConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  RConn1
	  DstBlock		  "Line_3"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_2"
	  SrcPort		  RConn2
	  Points		  [30, 0; 0, 35]
	  DstBlock		  "Line_3"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_3"
	  SrcPort		  RConn1
	  DstBlock		  "Line_4"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_3"
	  SrcPort		  RConn2
	  Points		  [25, 0]
	  DstBlock		  "Line_4"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_4"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Line_4"
	  SrcPort		  RConn2
	  Points		  [20, 0; 0, 35]
	  DstBlock		  "Line_5"
	  DstPort		  LConn2
	}
	Line {
	  SrcBlock		  "Line_1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Line_2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Line_5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Line_3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Line_4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Input"
	  SrcPort		  RConn1
	  DstBlock		  "Line_1"
	  DstPort		  LConn1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "TL Taps"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "GND_1"
	  SrcPort		  RConn1
	  DstBlock		  "Line_1"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Output"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "GND_2"
	  SrcPort		  RConn1
	  DstBlock		  "Line_5"
	  DstPort		  RConn2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage Source"
      SID		      49
      Ports		      [1, 0, 0, 0, 0, 1, 1]
      Position		      [240, 105, 275, 150]
      BlockRotation	      270
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Electrical\nSources/Controlled Voltage Source"
      SourceType	      "Controlled Voltage Source"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Initialize	      off
      Source_Type	      "AC"
      Amplitude		      "0"
      Phase		      "0"
      Frequency		      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Wave Visualizer "
      SID		      1659
      Ports		      [2]
      Position		      [1095, 67, 1165, 123]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Wave Visualizer "
	Location		[304, 199, 958, 618]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Line Taps"
	  SID			  1660
	  Position		  [25, 58, 55, 72]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "t_VSWR"
	  SID			  1661
	  Position		  [30, 178, 60, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Clock
	  Name			  "Clock"
	  SID			  1662
	  Position		  [25, 95, 45, 115]
	  Decimation		  "1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  1663
	  Position		  [145, 130, 235, 160]
	  Value			  "Line_Length"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SampleTime		  "Ts"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Line \nSection Tap \nVoltage"
	  SID			  1664
	  Ports			  [4]
	  Position		  [365, 45, 470, 205]
	  LibraryVersion	  "1.30"
	  PermitHierarchicalResolution "ExplicitOnly"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    0
	    PropName		    "AvailSigsLoadSave"
	  }
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "Stateflow"
	  MaskDescription	  "Embedded MATLAB block"
	  MaskDisplay		  "disp('wave_plot');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Line \nSection Tap \nVoltage"
	    Location		    [257, 457, 812, 717]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    12
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      SID		      1
	      Position		      [20, 101, 40, 119]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "t"
	      SID		      11
	      Position		      [20, 136, 40, 154]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Line_Length"
	      SID		      10
	      Position		      [20, 171, 40, 189]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "t_VSWR"
	      SID		      12
	      Position		      [20, 206, 40, 224]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [270, 100, 320, 140]
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      " SFunction "
	      SID		      6
	      Tag		      "Stateflow S-Function wave_5 2"
	      Ports		      [4, 1]
	      Position		      [180, 102, 230, 203]
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[4 1]"
	      EnableBusSupport	      on
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      9
	      Position		      [460, 111, 480, 129]
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "t"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Line_Length"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "t_VSWR"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "Zero-Order\nHold"
	  SID			  1665
	  Position		  [145, 50, 180, 80]
	  SampleTime		  "Ts"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "Zero-Order\nHold1"
	  SID			  1666
	  Position		  [85, 90, 120, 120]
	  SampleTime		  "Ts"
	}
	Line {
	  SrcBlock		  "Zero-Order\nHold"
	  SrcPort		  1
	  DstBlock		  "Line \nSection Tap \nVoltage"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Line \nSection Tap \nVoltage"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Clock"
	  SrcPort		  1
	  DstBlock		  "Zero-Order\nHold1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zero-Order\nHold1"
	  SrcPort		  1
	  DstBlock		  "Line \nSection Tap \nVoltage"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Line Taps"
	  SrcPort		  1
	  DstBlock		  "Zero-Order\nHold"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "t_VSWR"
	  SrcPort		  1
	  DstBlock		  "Line \nSection Tap \nVoltage"
	  DstPort		  4
	}
	Annotation {
	  Name			  "The VSWR calculaltion uses the maximum and minimum values of the PEAK of the wave over the simulation run"
	  ". \nTherefore, the transmision line system needs to have achieved steady state conditions before the calculation is"
	  " started.\nThis time will vary with line configurations as well as source and load terminations. Ther VSWR is measu"
	  "red on Line 1. \nObviously the sine source must be used. "
	  Position		  [39, 283]
	  HorizontalAlignment	  "left"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Z_Source=1"
      SID		      50
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [310, 72, 370, 98]
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "1"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "powergui"
      SID		      1
      Ports		      []
      Position		      [50, 240, 116, 279]
      Priority		      "1"
      LibraryVersion	      "1.1845"
      UserDataPersistent      on
      UserData		      "DataTag0"
      FontName		      "Verdana"
      SourceBlock	      "powerlib/powergui"
      SourceType	      "PSB option menu block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimulationMode	      "Continuous"
      SampleTime	      "50e-6"
      frequency		      "60"
      SPID		      off
      DisableSnubberDevices   off
      DisableRonSwitches      off
      DisableVfSwitches	      off
      SwTol		      "0"
      Interpol		      off
      frequencyindice	      "0"
      echomessages	      off
      HookPort		      off
      DisplayEquations	      off
      FunctionMessages	      off
      EnableUseOfTLC	      off
      x0status		      "blocks"
      RestoreLinks	      "warning"
      Frange		      "[0:2:500]"
      Ylog		      off
      Xlog		      on
      ShowGrid		      off
      save		      off
      variable		      "ZData"
      ZoomFFT		      on
      StartTime		      "0.0"
      cycles		      "1"
      DisplayStyle	      "1"
      fundamental	      "60"
      FreqAxis		      off
      MaxFrequency	      "1000"
      frequencyindicesteady   "1"
      RmsSteady		      "1"
      display		      off
      Ts		      "0"
      methode		      off
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Voltage Source"
      SrcPort		      RConn1
      Points		      [0, -5]
      DstBlock		      "Z_Source=1"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Transmission Line 1"
      SrcPort		      LConn2
      Points		      [35, 0]
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Voltage Source"
	SrcPort			LConn1
	Points			[0, 10; 150, 0]
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[-150, 0]
	DstBlock		"Ground"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Z_Source=1"
      SrcPort		      RConn1
      DstBlock		      "Transmission Line 1"
      DstPort		      LConn1
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      DstBlock		      "Source Select"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gaussian Pulse"
      SrcPort		      1
      Points		      [40, 0; 0, 40]
      DstBlock		      "Source Select"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Source Select"
      SrcPort		      1
      Points		      [35, 0]
      DstBlock		      "Voltage Source"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Transmission Line 1"
      SrcPort		      RConn1
      DstBlock		      "Transmission Line 2"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Transmission Line 1"
      SrcPort		      RConn2
      Points		      [20, 0; 0, 30]
      DstBlock		      "Transmission Line 2"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Transmission Line 3"
      SrcPort		      RConn2
      Points		      [15, 0; 0, 100; 55, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[55, 0]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "0.05"
	  SrcPort		  RConn1
	  Points		  [0, 40]
	}
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "5"
	  SrcPort		  RConn1
	  Points		  [0, 40; -45, 0]
	}
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"0.5"
	SrcPort			RConn1
	Points			[0, 40]
      }
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "Wave Visualizer "
      DstPort		      1
    }
    Line {
      SrcBlock		      "Transmission Line 1"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Transmission Line 2"
      SrcPort		      1
      Points		      [180, 0; 0, -35]
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Transmission Line 2"
      SrcPort		      RConn1
      DstBlock		      "Transmission Line 3"
      DstPort		      LConn1
    }
    Line {
      SrcBlock		      "Transmission Line 3"
      SrcPort		      1
      Points		      [20, 0; 0, -70]
      DstBlock		      "Mux"
      DstPort		      3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Transmission Line 2"
      SrcPort		      RConn2
      Points		      [0, 30]
      DstBlock		      "Transmission Line 3"
      DstPort		      LConn2
    }
    Line {
      SrcBlock		      "Time to Start VSWR Calc"
      SrcPort		      1
      DstBlock		      "Wave Visualizer "
      DstPort		      2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Transmission Line 3"
      SrcPort		      RConn1
      Points		      [70, 0]
      DstBlock		      "0.5"
      DstPort		      LConn1
    }
    Annotation {
      Name		      "Matching Two Lines with a  Quarter Wave Matching Section"
      Position		      [514, 17]
      FontName		      "Arial"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Line 2 in this example serves to transform the 0.5 ohms seen at the input of Line 3 (when terminate"
      "d in 0.5 ohms) into a 1.0 ohm load\nfor proper termination of Line 1.  The characteritic impedance is set to sqr"
      "t(Zo_1*Zo_3) = sqrt(1*0.5) = 0.707 ohms. \nThe Velocity of propagation was set to 5 m/s therefore setting the de"
      "lay of Line 2 to be (0.05 m) / (5 m/s)=0.01 seconds. \nIntuitivly this means that one cycle of 100 Hz wave would"
      " exactly fit in this matching section. Therefore, one quarter of a 25 Hz wave would \nbe contained. The point: L"
      "ine 2 is one quater wave long at 25 Hz.  The sine source is set to 25 Hz, and as can be seen, after steady\nstat"
      "e is attained, Line 1 does not have any standing waves.  Try 75 Hz and 50 Hz as well. Note that an odd number of"
      " quarter waves \nis required and that is why 50 Hz does not have a good match."
      Position		      [148, 339]
      HorizontalAlignment     "left"
    }
    Annotation {
      Name		      "Inspired by: http://techchannel.att.com/play-video.cfm/2011/3/7/AT&T-Archives-Similarities-of-Wave-"
      "Behavior"
      Position		      [268, 410]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    * ,   8    (     @         %    \"     $    !     0         %  0 #     $   \"$    <&]W9"
    "7)G=6D     <W1E861Y<W1A=&4 :6YI='-T871E<P  ;&]A9&9L;W<     ;'1I=FEE=P      >FUE=&5R        9F9T=&]O;       <F5P;W)"
    "T        :'ES=&5R97-I<P  ;&EN97!A<F%M    5',                   X    P    !@    @    &          4    (             "
    "  !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8  "
    "  (    !@         %    \"                0         )          X    P    !@    @    &          4    (              "
    " !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8   "
    " (    !@         %    \"                0         )          X    P    !@    @    &          4    (               "
    "!          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    "
    "(    !@         %    \"                0         )          X    P    !@    @    &          4    (               !"
    "          D         #@   #     &    \"     8         !0    @               $         \"0         "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.1 (R2009a) dated Jul 17 2009, 09:16:34
#
#


Stateflow {
  machine {
    id			    1
    name		    "wave_5"
    created		    "02-Apr-2012 10:58:24"
    isLibrary		    0
    firstTarget		    11
    sfVersion		    71014000.00001
  }
  chart {
    id			    2
    name		    "Wave Visualizer /Line \nSection Tap \nVoltage"
    windowPosition	    [367.266 338.766 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1600 900 1.333333333333333]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    ssIdHighWaterMark	    8
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    2
    disableImplicitCasting  1
    eml {
      name		      "wave_plot"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function wave_plot(y, t, Line_Length,t_VSWR)\n%#eml\neml.extrinsic('plot');\neml.extrinsic('axis'"
      ");\neml.extrinsic('drawnow');\neml.extrinsic('xlabel');\neml.extrinsic('ylabel');\neml.extrinsic('text');\neml.e"
      "xtrinsic('sprintf');\neml.extrinsic('gcf');\neml.extrinsic('Peakfind')\n\npersistent h;\npersistent ht;\npersist"
      "ent x;\npersistent maxPeak\npersistent minPeak\npersistent PeakData\npersistent VSWR\npersistent Dfac\npersisten"
      "t Dcount\n\nif isempty(h) \n x=((0:(length(y)-1))*Line_Length/50);   % 50 sub lines per Transmission Line Block "
      " \n h=plot(x,y); axis([0,max(x), -1,1]); drawnow;\n set(gcf,'position',[50,50,500,250]);\n xlabel('X Position in"
      " Meters'); ylabel('Voltage');\n ht=text(0,-.5,sprintf('  t= %7.4f',t));\n maxPeak=-10;\n minPeak= 10;\n VSWR=0;\n"
      " PeakData=zeros(1,3);\n Dfac=10;  % update text readout every Dfac times\n Dcount=0;  % \nelse\n set(h,'ydata',y"
      "); drawnow;\n if t>t_VSWR\n    % Estimate VSWR on first transmission line after \n    % the first reflections sh"
      "ould have arrived\n    % the final value of the simulation run should be the best accuracy\n    PeakData= Peakfi"
      "nd(x(1:50),y(1:50)',1);   \n    maxPeak = max(maxPeak,max(PeakData(:,3)));\n    minPeak = min(minPeak,min(PeakDa"
      "ta(:,3)));\n    VSWR=maxPeak/minPeak; % the maximum voltage on the line divided by the minimum should be the VSW"
      "R\n    if VSWR>70\n        VSWR=inf; % anything over 70:1 is essentially infinity VSWR\n    end\n     if Dcount="
      "=0\n       set(ht,'string',sprintf('  t= %7.4f,   Line 1 VSWR=%5.1f:1',t,VSWR));\n     end;\n     \n else\n     "
      "if Dcount==0\n       set(ht,'string',sprintf('  t= %7.4f',t)); \n     end;\n end\n    Dcount=Dcount+1;\n    if D"
      "count>=Dfac\n        Dcount=0;\n    end;\nend;\n\n"
      editorLayout	      "100 M4x1[430 68 838 473]"
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    4
    name		    "y"
    linkNode		    [2 0 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    7
    name		    "t"
    linkNode		    [2 6 8]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    6
    name		    "Line_Length"
    linkNode		    [2 7 9]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    8
    name		    "t_VSWR"
    linkNode		    [2 8 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    10
    name		    "Wave Visualizer /Line \nSection Tap \nVoltage"
    machine		    1
    chart		    2
  }
  target {
    id			    11
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
