<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>adcom.local</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SPI_Sensor</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ADC</spirit:name>
      <spirit:busType spirit:vendor="adcom.local" spirit:library="user" spirit:name="SPI" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="adcom.local" spirit:library="user" spirit:name="SPI_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CNV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CNV</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDI</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>SPI_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_xlconstant_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>62247ab6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>SPI_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xlconstant_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b9cabb8c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_1M_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CNV</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_AD4006_Controller_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_Parallel_FIR_Filter_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AD4006_SPI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Parallel_FIR_Filter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_xlconstant_0_1/SPI_xlconstant_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_SPI_i/xlconstant_1/SPI_xlconstant_0_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_SPI</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_35714cf6</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_xlconstant_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlconstant" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/SPI_AD4006_Controller_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/SPI_Parallel_FIR_Filter_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AD4006_SPI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Parallel_FIR_Filter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_xlconstant_0_1/SPI_xlconstant_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_SPI_i/xlconstant_1/SPI_xlconstant_0_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/SPI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xlconstant_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlconstant" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SPI_Sensor_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SPI_Sensor</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SPI_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SPI_Sensor</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>adcom.local:user:SPI_wrapper:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2023-01-08T08:31:56Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367db990_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f61bb5_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6879f83a_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25093c95_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3c14da_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf1258d_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd40fa_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd18d00_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c35d5d9_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30563914_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a49c33d_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347032b2_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ff37bf_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b746f9_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697c7c2a_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60dc79a_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a39f14e_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b14f35_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d783cfc_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e94797e_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f455d5c_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fad3e03_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e71a_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7345ff_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67384c5c_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33438160_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4283a0ac_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4edca9de_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763ab55e_ARCHIVE_LOCATION">e:/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdc732a_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1c95de_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9c2f88_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c2d7ae_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a05b265_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1371441e_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2977c416_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6a211a_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6e863_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3048a231_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392734a6_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6142815b_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d179c1_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6c8ae7_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139eb918_ARCHIVE_LOCATION">e:/ip_repo/Spi_Sensor</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="154c23cb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="64dc8efb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2a0abbe0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c1b191d9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
