class SimEngine(object):
    """
    How to actually execute stuff.
    Abstracts over VEX, LLVM, and hopefully more in the future.
    """

    def make_sim_run(self, state, addr):
        pass
