Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:37:15 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : mkPktMerge
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.175ns (8.785%)  route 1.817ns (91.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[3]/Q
    RAMB18_X0Y76         net (fo=7, estimated)        1.817     6.051    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.016    
                         clock uncertainty           -0.035     6.980    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     6.564    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.175ns (8.915%)  route 1.788ns (91.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[1]/Q
    RAMB18_X0Y76         net (fo=9, estimated)        1.788     6.022    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.016    
                         clock uncertainty           -0.035     6.980    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     6.564    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.175ns (8.938%)  route 1.783ns (91.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[3]/Q
    RAMB18_X0Y76         net (fo=7, estimated)        1.783     6.017    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.017    
                         clock uncertainty           -0.035     6.981    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     6.565    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.175ns (9.049%)  route 1.759ns (90.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[1]/Q
    RAMB18_X0Y76         net (fo=9, estimated)        1.759     5.993    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.017    
                         clock uncertainty           -0.035     6.981    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     6.565    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.175ns (9.318%)  route 1.703ns (90.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, estimated)       1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.175     4.235    fo/fifo_3/rp_reg[2]/Q
    RAMB18_X0Y76         net (fo=8, estimated)        1.703     5.938    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.017    
                         clock uncertainty           -0.035     6.981    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     6.565    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.175ns (9.323%)  route 1.702ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, estimated)       1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.175     4.235    fo/fifo_3/rp_reg[2]/Q
    RAMB18_X0Y76         net (fo=8, estimated)        1.702     5.937    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.016    
                         clock uncertainty           -0.035     6.980    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     6.564    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.175ns (9.348%)  route 1.697ns (90.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[4]/Q
    RAMB18_X0Y76         net (fo=6, estimated)        1.697     5.931    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.017    
                         clock uncertainty           -0.035     6.981    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     6.565    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.175ns (9.353%)  route 1.696ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[4]/Q
    RAMB18_X0Y76         net (fo=6, estimated)        1.696     5.930    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.016    
                         clock uncertainty           -0.035     6.980    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416     6.564    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.175ns (9.409%)  route 1.685ns (90.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[0]/Q
    RAMB18_X0Y76         net (fo=10, estimated)       1.685     5.919    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.017    
                         clock uncertainty           -0.035     6.981    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     6.565    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.175ns (9.414%)  route 1.684ns (90.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[0]/Q
    RAMB18_X0Y76         net (fo=10, estimated)       1.684     5.918    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, estimated)       1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.193     7.016    
                         clock uncertainty           -0.035     6.980    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     6.564    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.261ns (16.498%)  route 1.321ns (83.502%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 6.787 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[3]/Q
    SLICE_X8Y115         net (fo=7, estimated)        0.556     4.790    fo/fifo_3/rp_reg__0[3]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.043     4.833    fo/fifo_3/empty_r_i_2/O
    SLICE_X2Y100         net (fo=1, estimated)        0.715     5.548    fo/fifo_3/empty_r_i_2_n_0
    SLICE_X2Y100         LUT3 (Prop_lut3_I1_O)        0.043     5.591    fo/fifo_3/empty_r_i_1/O
    SLICE_X2Y100         net (fo=1, routed)           0.050     5.641    fo/fifo_3/empty_r_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y100         net (fo=24, estimated)       1.206     6.787    fo/fifo_3/CLK_IBUF_BUFG
                         clock pessimism              0.273     7.060    
                         clock uncertainty           -0.035     7.025    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.047     7.072    fo/fifo_3/empty_r_reg
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 fi1/fifo_2/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi1/fifo_2/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.257ns (20.544%)  route 0.994ns (79.456%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 6.954 - 3.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y7           net (fo=24, estimated)       1.521     4.282    fi1/fifo_2/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.165     4.447    fi1/fifo_2/wp_reg[2]/Q
    SLICE_X0Y8           net (fo=6, estimated)        0.557     5.004    fi1/fifo_2/wp_reg__0[2]
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.049     5.053    fi1/fifo_2/full_r_i_3__0/O
    SLICE_X1Y8           net (fo=1, estimated)        0.385     5.438    fi1/fifo_2/full_r_i_3__0_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.043     5.481    fi1/fifo_2/full_r_i_1__0/O
    SLICE_X1Y8           net (fo=1, routed)           0.052     5.533    fi1/fifo_2/full_r_i_1__0_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y8           net (fo=24, estimated)       1.373     6.954    fi1/fifo_2/CLK_IBUF_BUFG
                         clock pessimism              0.290     7.244    
                         clock uncertainty           -0.035     7.209    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.040     7.249    fi1/fifo_2/full_r_reg
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.269ns (23.090%)  route 0.896ns (76.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 6.955 - 3.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y8           net (fo=24, estimated)       1.546     4.307    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.175     4.482    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X1Y7           net (fo=6, estimated)        0.492     4.974    fi0/fifo_1/wp_reg__0[2]
    SLICE_X1Y7           LUT5 (Prop_lut5_I0_O)        0.051     5.025    fi0/fifo_1/full_r_i_2/O
    SLICE_X1Y7           net (fo=1, estimated)        0.351     5.376    fi0/fifo_1/full_r_i_2_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.043     5.419    fi0/fifo_1/full_r_i_1/O
    SLICE_X1Y7           net (fo=1, routed)           0.053     5.472    fi0/fifo_1/full_r_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y7           net (fo=24, estimated)       1.374     6.955    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.290     7.245    
                         clock uncertainty           -0.035     7.210    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.040     7.250    fi0/fifo_1/full_r_reg
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.175ns (28.689%)  route 0.435ns (71.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, estimated)       1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.175     4.235    fo/fifo_3/rp_reg[2]/Q
    RAMB36_X0Y23         net (fo=8, estimated)        0.435     4.670    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.980    
                         clock uncertainty           -0.035     6.944    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     6.528    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.175ns (28.736%)  route 0.434ns (71.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, estimated)       1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.175     4.235    fo/fifo_3/rp_reg[2]/Q
    RAMB36_X0Y23         net (fo=8, estimated)        0.434     4.669    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.982    
                         clock uncertainty           -0.035     6.946    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     6.530    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.530    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/gb2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.261ns (24.302%)  route 0.813ns (75.698%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 6.955 - 3.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, estimated)       1.547     4.308    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.175     4.483    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X1Y7           net (fo=7, estimated)        0.580     5.063    fi0/fifo_1/wp_reg__0[1]
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.043     5.106    fi0/fifo_1/gb2_i_2/O
    SLICE_X1Y7           net (fo=1, estimated)        0.181     5.287    fi0/fifo_1/gb2_i_2_n_0
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.043     5.330    fi0/fifo_1/gb2_i_1/O
    SLICE_X1Y7           net (fo=1, routed)           0.052     5.382    fi0/fifo_1/gb2_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y7           net (fo=24, estimated)       1.374     6.955    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.290     7.245    
                         clock uncertainty           -0.035     7.210    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.040     7.250    fi0/fifo_1/gb2_reg
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.175ns (29.762%)  route 0.413ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[0]/Q
    RAMB36_X0Y23         net (fo=10, estimated)       0.413     4.647    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.980    
                         clock uncertainty           -0.035     6.944    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     6.528    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.175ns (29.813%)  route 0.412ns (70.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[1]/Q
    RAMB36_X0Y23         net (fo=9, estimated)        0.412     4.646    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.980    
                         clock uncertainty           -0.035     6.944    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     6.528    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.175ns (29.762%)  route 0.413ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[0]/Q
    RAMB36_X0Y23         net (fo=10, estimated)       0.413     4.647    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.982    
                         clock uncertainty           -0.035     6.946    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     6.530    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.530    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.175ns (29.915%)  route 0.410ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[3]/Q
    RAMB36_X0Y23         net (fo=7, estimated)        0.410     4.644    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.980    
                         clock uncertainty           -0.035     6.944    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     6.528    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.175ns (29.863%)  route 0.411ns (70.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[1]/Q
    RAMB36_X0Y23         net (fo=9, estimated)        0.411     4.645    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.982    
                         clock uncertainty           -0.035     6.946    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     6.530    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.530    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.175ns (30.225%)  route 0.404ns (69.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[3]/Q
    RAMB36_X0Y23         net (fo=7, estimated)        0.404     4.638    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.982    
                         clock uncertainty           -0.035     6.946    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416     6.530    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.530    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 fi1/fifo_2/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi1/fifo_2/gb2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.251ns (23.502%)  route 0.817ns (76.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 6.954 - 3.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y7           net (fo=24, estimated)       1.521     4.282    fi1/fifo_2/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.165     4.447    fi1/fifo_2/wp_reg[0]/Q
    SLICE_X0Y8           net (fo=8, estimated)        0.557     5.004    fi1/fifo_2/wp_reg__0[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.043     5.047    fi1/fifo_2/gb2_i_2__0/O
    SLICE_X1Y8           net (fo=1, estimated)        0.207     5.254    fi1/fifo_2/gb2_i_2__0_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.043     5.297    fi1/fifo_2/gb2_i_1__0/O
    SLICE_X1Y8           net (fo=1, routed)           0.053     5.350    fi1/fifo_2/gb2_i_1__0_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y8           net (fo=24, estimated)       1.373     6.954    fi1/fifo_2/CLK_IBUF_BUFG
                         clock pessimism              0.290     7.244    
                         clock uncertainty           -0.035     7.209    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.040     7.249    fi1/fifo_2/gb2_reg
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.175ns (30.864%)  route 0.392ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[4]/Q
    RAMB36_X0Y23         net (fo=6, estimated)        0.392     4.626    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.980    
                         clock uncertainty           -0.035     6.944    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     6.528    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.175ns (30.864%)  route 0.392ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[4]/Q
    RAMB36_X0Y23         net (fo=6, estimated)        0.392     4.626    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, estimated)       1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.294     6.982    
                         clock uncertainty           -0.035     6.946    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     6.530    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.530    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/rp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.218ns (25.497%)  route 0.637ns (74.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 6.725 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[4]/Q
    SLICE_X8Y116         net (fo=6, estimated)        0.589     4.823    fo/fifo_3/rp_reg__0[4]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.043     4.866    fo/fifo_3/rp[4]_i_1/O
    SLICE_X8Y116         net (fo=1, routed)           0.048     4.914    fo/fifo_3/rp[4]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.144     6.725    fo/fifo_3/CLK_IBUF_BUFG
                         clock pessimism              0.294     7.019    
                         clock uncertainty           -0.035     6.984    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)        0.047     7.031    fo/fifo_3/rp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/rp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.218ns (28.312%)  route 0.552ns (71.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 6.725 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.175     4.234    fo/fifo_3/rp_reg[3]/Q
    SLICE_X8Y116         net (fo=7, estimated)        0.504     4.738    fo/fifo_3/rp_reg__0[3]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.043     4.781    fo/fifo_3/rp[3]_i_1/O
    SLICE_X8Y116         net (fo=1, routed)           0.048     4.829    fo/fifo_3/rp[3]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, estimated)       1.144     6.725    fo/fifo_3/CLK_IBUF_BUFG
                         clock pessimism              0.294     7.019    
                         clock uncertainty           -0.035     6.984    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)        0.047     7.031    fo/fifo_3/rp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/wp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.218ns (28.571%)  route 0.545ns (71.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 6.976 - 3.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, estimated)       1.547     4.308    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.175     4.483    fi0/fifo_1/wp_reg[3]/Q
    SLICE_X2Y7           net (fo=4, estimated)        0.496     4.979    fi0/fifo_1/wp_reg__0[3]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.043     5.022    fi0/fifo_1/wp[3]_i_1/O
    SLICE_X2Y7           net (fo=1, routed)           0.049     5.071    fi0/fifo_1/wp[3]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, estimated)       1.395     6.976    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.290     7.266    
                         clock uncertainty           -0.035     7.231    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)        0.047     7.278    fi0/fifo_1/wp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 fi1/fifo_2/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi1/fifo_2/wp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.208ns (27.845%)  route 0.539ns (72.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 6.954 - 3.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y8           net (fo=24, estimated)       1.520     4.281    fi1/fifo_2/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.165     4.446    fi1/fifo_2/wp_reg[3]/Q
    SLICE_X0Y8           net (fo=4, estimated)        0.486     4.932    fi1/fifo_2/wp_reg__0[3]
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.043     4.975    fi1/fifo_2/wp[3]_i_1__0/O
    SLICE_X0Y8           net (fo=1, routed)           0.053     5.028    fi1/fifo_2/wp[3]_i_1__0_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y8           net (fo=24, estimated)       1.373     6.954    fi1/fifo_2/CLK_IBUF_BUFG
                         clock pessimism              0.290     7.244    
                         clock uncertainty           -0.035     7.209    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.040     7.249    fi1/fifo_2/wp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/wp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.218ns (29.539%)  route 0.520ns (70.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 6.976 - 3.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, estimated)       1.547     4.308    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.175     4.483    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X2Y7           net (fo=7, estimated)        0.472     4.955    fi0/fifo_1/wp_reg__0[1]
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.043     4.998    fi0/fifo_1/wp[4]_i_2/O
    SLICE_X2Y7           net (fo=1, routed)           0.048     5.046    fi0/fifo_1/wp[4]_i_2_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, estimated)       1.395     6.976    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.290     7.266    
                         clock uncertainty           -0.035     7.231    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)        0.047     7.278    fi0/fifo_1/wp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  2.232    




