0.7
2020.2
Nov 18 2020
09:47:47
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_30/sys_ver_imp_25_10_30.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_30/sys_ver_imp_25_10_30.srcs/sim_1/new/tb_AXI_Lite_Master_Slave.sv,1761801731,systemVerilog,,,,tb_AXI_Lite_Master_Slave,,uvm,,,,,,
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_30/sys_ver_imp_25_10_30.srcs/sources_1/imports/sys_ver_imp_25_10_30/AXI_Lite_Master.sv,1761788975,systemVerilog,,C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_30/sys_ver_imp_25_10_30.srcs/sources_1/new/AXI_Lite_Slave.sv,,AXI_Lite_Master,,uvm,,,,,,
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_30/sys_ver_imp_25_10_30.srcs/sources_1/new/AXI_Lite_Slave.sv,1761790641,systemVerilog,,C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_30/sys_ver_imp_25_10_30.srcs/sim_1/new/tb_AXI_Lite_Master_Slave.sv,,AXI_Lite_Slave,,uvm,,,,,,
