// Seed: 2578970447
module module_0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    output supply0 id_7,
    input supply1 id_8
);
  assign id_3 = id_5;
  assign id_2 = -1;
  logic id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd3
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout reg id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  logic [7:0] id_7 = id_1;
  assign id_7[id_1] = (1);
  logic id_8;
  ;
  wire id_9 = id_7;
  generate
    for (id_10 = id_8; id_8; id_2 = 1) begin : LABEL_0
      assign id_8 = 1;
    end
  endgenerate
endmodule
