module i_eth_clockgen(
input      MdcEn_n,          // Enable signal is asserted for one Clk period before Mdc falls.
input  [7:0] TempDivider,
input      MdcEn,            // Enable signal is asserted for one Clk period before Mdc rises.
input [7:0] Divider,          // Divider (input clock will be divided by the Divider[7:0])
input  [7:0] CounterPreset,
input         Mdc,
input       Clk,              // Input clock (Host clock)
input   [7:0] Counter,
input       Reset,            // Reset signal
input        CountEq0
);

assert property(@(posedge Clk)  (Counter == 8'h0) |-> (MdcEn == 1));
assert property(@(posedge Clk) (Counter == 8'h0) |-> (MdcEn == 0));
assert property(@(posedge Clk) (Counter == 8'h0) |-> (MdcEn_n == 1));
assert property(@(posedge Clk) (Counter == 8'h0) |-> (Mdc == 0));
assert property(@(posedge Clk) (Counter == 8'h0) |-> (MdcEn == 1));
assert property(@(posedge Clk) (Counter == 8'h0) |-> (MdcEn_n == 0));
assert property(@(posedge Clk) (Counter == 8'h0) |-> (Mdc == 1));

endmodule