#pragma once

// Convenience header for Library 1
#include <schedsim/core/types.hpp>
#include <schedsim/core/error.hpp>
#include <schedsim/core/event.hpp>
#include <schedsim/core/timer.hpp>
#include <schedsim/core/deferred.hpp>
#include <schedsim/core/trace_writer.hpp>

// Phase 2: Platform model
#include <schedsim/core/processor_type.hpp>
#include <schedsim/core/clock_domain.hpp>
#include <schedsim/core/power_domain.hpp>
#include <schedsim/core/task.hpp>
#include <schedsim/core/job.hpp>
#include <schedsim/core/processor.hpp>
#include <schedsim/core/platform.hpp>

#include <schedsim/core/engine.hpp>
