#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 18 13:01:58 2017
# Process ID: 10888
# Current directory: D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9352 D:\demo_AX7103\18_PCIE_test\FPGA\pcieax7103x4_128ddr3\PCIe.xpr
# Log file: D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/vivado.log
# Journal file: D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'PCIe_util_ds_buf_0_0' generated file not found 'd:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_util_ds_buf_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIe_xdma_0_1' generated file not found 'd:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_xdma_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIe_mig_7series_0_0' generated file not found 'd:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIe_rst_mig_7series_0_100M_0' generated file not found 'd:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_rst_mig_7series_0_100M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIe_auto_us_0' generated file not found 'd:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_auto_us_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIe_auto_cc_0' generated file not found 'd:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_auto_cc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 960.984 ; gain = 229.000
update_compile_order -fileset sources_1
open_bd_design {D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/PCIe.bd}
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:xdma:3.1 - xdma_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_200M
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /mig_7series_0/sys_rst(rst)
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Successfully read diagram <PCIe> from BD file <D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/PCIe.bd>
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {1424 358} [get_bd_intf_ports pci_exp]
regenerate_bd_layout -routing
set_property location {2 478 97} [get_bd_cells rst_mig_7series_0_200M]
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
delete_bd_objs [get_bd_cells util_ds_buf_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_1
delete_bd_objs [get_bd_cells clk_wiz_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
delete_bd_objs [get_bd_cells axi_interconnect_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_1
delete_bd_objs [get_bd_cells mig_7series_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_1
delete_bd_objs [get_bd_cells mig_7series_1]
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] xdma_0: The value of board -- 
create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:3.1 xdma_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.367 ; gain = 60.090
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] PCIe_xdma_1_0: The value of board -- 
delete_bd_objs [get_bd_cells xdma_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:3.1 xdma_1
delete_bd_objs [get_bd_cells xdma_1]
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] xdma_0: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] PCIe_xdma_0_1: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] xdma_0: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] PCIe_xdma_0_1: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] xdma_0: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] PCIe_xdma_0_1: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] xdma_0: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] PCIe_xdma_0_1: The value of board -- 
not writing pins
INFO: [xilinx.com:ip:xdma:3.1-27] xdma_0: The value of board -- 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 19:43:07 2017...
