// Seed: 1390633303
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    output uwire id_4
);
  wire id_6;
  assign {1, 1 * id_3 <-> 1, 1 && 1, 1, ~1, id_0, id_3} = 1;
  wire id_7;
  supply1 id_8 = id_3 == id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire void id_3,
    output wor id_4,
    input tri1 id_5,
    input wand id_6
);
  assign id_0 = 1;
  module_0(
      id_3, id_4, id_6, id_2, id_4
  );
endmodule
