Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compositor_v1_0_behav --prj c:/users/amanjit/desktop/ece532_git/customip/ip_repo/edit_compositor_v1_0.sim/sim_1/behav/compositor_v1_0.prj xil_defaultlib.compositor_v1_0 xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compositor_v1_0_S_AXI
INFO: [VRFC 10-165] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compositor_v1_0_M_AXI
INFO: [VRFC 10-165] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compositor_v1_0
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.compositor_v1_0_S_AXI(C_S_AXI_DA...
Compiling module xil_defaultlib.compositor_v1_0_M_AXI(C_M_START_...
Compiling module xil_defaultlib.compositor_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot compositor_v1_0_behav
