
Prestudy motor control pins.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000747c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08007604  08007604  00017604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007640  08007640  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08007640  08007640  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007640  08007640  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007640  08007640  00017640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007644  08007644  00017644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08007648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  20000014  0800765c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  0800765c  000203cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b1c  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002833  00000000  00000000  00034b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001448  00000000  00000000  00037398  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001330  00000000  00000000  000387e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ce09  00000000  00000000  00039b10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010bcd  00000000  00000000  00056919  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ad815  00000000  00000000  000674e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00114cfb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005860  00000000  00000000  00114d78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080075ec 	.word	0x080075ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	080075ec 	.word	0x080075ec

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <sendACK>:
}
*/


void sendACK()
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
	uint32_t mb;
	uint8_t data[] = {1, 1, 1, 1};
 8000a0a:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <sendACK+0x6c>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	603b      	str	r3, [r7, #0]
	TxMessage.StdId = 0;
 8000a10:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <sendACK+0x70>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
	TxMessage.IDE = CAN_ID_STD;
 8000a16:	4b17      	ldr	r3, [pc, #92]	; (8000a74 <sendACK+0x70>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
	TxMessage.RTR = CAN_RTR_DATA;
 8000a1c:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <sendACK+0x70>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
	TxMessage.DLC = 4;
 8000a22:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <sendACK+0x70>)
 8000a24:	2204      	movs	r2, #4
 8000a26:	611a      	str	r2, [r3, #16]
	TxMessage.TransmitGlobalTime = DISABLE;
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <sendACK+0x70>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	751a      	strb	r2, [r3, #20]
	data[1] = adcBuffer[0] >> 8;
 8000a2e:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <sendACK+0x74>)
 8000a30:	881b      	ldrh	r3, [r3, #0]
 8000a32:	0a1b      	lsrs	r3, r3, #8
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	707b      	strb	r3, [r7, #1]
	data[2] = adcBuffer[1] >> 8;
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <sendACK+0x74>)
 8000a3c:	885b      	ldrh	r3, [r3, #2]
 8000a3e:	0a1b      	lsrs	r3, r3, #8
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	70bb      	strb	r3, [r7, #2]
	data[3] = adcBuffer[2] >> 8;
 8000a46:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <sendACK+0x74>)
 8000a48:	889b      	ldrh	r3, [r3, #4]
 8000a4a:	0a1b      	lsrs	r3, r3, #8
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	70fb      	strb	r3, [r7, #3]
	if (HAL_CAN_AddTxMessage(&hcan, &TxMessage, data, &mb) != HAL_OK) {
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	463a      	mov	r2, r7
 8000a56:	4907      	ldr	r1, [pc, #28]	; (8000a74 <sendACK+0x70>)
 8000a58:	4808      	ldr	r0, [pc, #32]	; (8000a7c <sendACK+0x78>)
 8000a5a:	f002 fd93 	bl	8003584 <HAL_CAN_AddTxMessage>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <sendACK+0x64>
	    Error_Handler();
 8000a64:	f001 f8ec 	bl	8001c40 <Error_Handler>
	}
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	08007604 	.word	0x08007604
 8000a74:	20000348 	.word	0x20000348
 8000a78:	2000005c 	.word	0x2000005c
 8000a7c:	20000148 	.word	0x20000148

08000a80 <setPWMLeft>:
	}
}


void setPWMLeft(int PWM)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	pwm_left = PWM;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	b2da      	uxtb	r2, r3
 8000a8c:	4b1c      	ldr	r3, [pc, #112]	; (8000b00 <setPWMLeft+0x80>)
 8000a8e:	701a      	strb	r2, [r3, #0]
	uint8_t PWM_local = 0;
 8000a90:	2300      	movs	r3, #0
 8000a92:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2140      	movs	r1, #64	; 0x40
 8000a98:	481a      	ldr	r0, [pc, #104]	; (8000b04 <setPWMLeft+0x84>)
 8000a9a:	f003 fe6f 	bl	800477c <HAL_GPIO_WritePin>
	if(PWM >= 100)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2b63      	cmp	r3, #99	; 0x63
 8000aa2:	dd0a      	ble.n	8000aba <setPWMLeft+0x3a>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2140      	movs	r1, #64	; 0x40
 8000aa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aac:	f003 fe66 	bl	800477c <HAL_GPIO_WritePin>
		PWM_local = PWM - 100;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	3b64      	subs	r3, #100	; 0x64
 8000ab6:	73fb      	strb	r3, [r7, #15]
 8000ab8:	e00d      	b.n	8000ad6 <setPWMLeft+0x56>
	}
	else if(PWM < 100)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2b63      	cmp	r3, #99	; 0x63
 8000abe:	dc0a      	bgt.n	8000ad6 <setPWMLeft+0x56>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	2140      	movs	r1, #64	; 0x40
 8000ac4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac8:	f003 fe58 	bl	800477c <HAL_GPIO_WritePin>
		PWM_local = 100 - PWM;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000ad4:	73fb      	strb	r3, [r7, #15]
	}
	int temp = PWM_local * 32 + 1;
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
 8000ad8:	015b      	lsls	r3, r3, #5
 8000ada:	3301      	adds	r3, #1
 8000adc:	60bb      	str	r3, [r7, #8]
	if(temp > 3300)
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	dd02      	ble.n	8000aee <setPWMLeft+0x6e>
	{
		temp = 3300;
 8000ae8:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000aec:	60bb      	str	r3, [r7, #8]
	}
	__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, temp);
 8000aee:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <setPWMLeft+0x88>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	68ba      	ldr	r2, [r7, #8]
 8000af4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000003 	.word	0x20000003
 8000b04:	48000800 	.word	0x48000800
 8000b08:	200000b0 	.word	0x200000b0

08000b0c <setPWMRight>:

void setPWMRight(int PWM)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	pwm_right = PWM;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	4b1c      	ldr	r3, [pc, #112]	; (8000b8c <setPWMRight+0x80>)
 8000b1a:	701a      	strb	r2, [r3, #0]
	uint8_t PWM_local = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000b20:	2201      	movs	r2, #1
 8000b22:	2180      	movs	r1, #128	; 0x80
 8000b24:	481a      	ldr	r0, [pc, #104]	; (8000b90 <setPWMRight+0x84>)
 8000b26:	f003 fe29 	bl	800477c <HAL_GPIO_WritePin>
	if(PWM >= 100)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2b63      	cmp	r3, #99	; 0x63
 8000b2e:	dd0a      	ble.n	8000b46 <setPWMRight+0x3a>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2180      	movs	r1, #128	; 0x80
 8000b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b38:	f003 fe20 	bl	800477c <HAL_GPIO_WritePin>
		PWM_local = PWM - 100;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	3b64      	subs	r3, #100	; 0x64
 8000b42:	73fb      	strb	r3, [r7, #15]
 8000b44:	e00d      	b.n	8000b62 <setPWMRight+0x56>
	}
	else if(PWM < 100)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2b63      	cmp	r3, #99	; 0x63
 8000b4a:	dc0a      	bgt.n	8000b62 <setPWMRight+0x56>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	2180      	movs	r1, #128	; 0x80
 8000b50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b54:	f003 fe12 	bl	800477c <HAL_GPIO_WritePin>
		PWM_local = 100 - PWM;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000b60:	73fb      	strb	r3, [r7, #15]
	}
	int temp = PWM_local * 32 + 1;
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	015b      	lsls	r3, r3, #5
 8000b66:	3301      	adds	r3, #1
 8000b68:	60bb      	str	r3, [r7, #8]
	if(temp > 3300)
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000b70:	4293      	cmp	r3, r2
 8000b72:	dd02      	ble.n	8000b7a <setPWMRight+0x6e>
	{
		temp = 3300;
 8000b74:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000b78:	60bb      	str	r3, [r7, #8]
	}
	__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_2, temp);
 8000b7a:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <setPWMRight+0x88>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000b82:	bf00      	nop
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000004 	.word	0x20000004
 8000b90:	48000800 	.word	0x48000800
 8000b94:	200000b0 	.word	0x200000b0

08000b98 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000b98:	b590      	push	{r4, r7, lr}
 8000b9a:	b08b      	sub	sp, #44	; 0x2c
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  //HAL_CAN_IRQHandler(&hcan);
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, RxData);
 8000ba0:	4bce      	ldr	r3, [pc, #824]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000ba2:	4acf      	ldr	r2, [pc, #828]	; (8000ee0 <HAL_CAN_RxFifo0MsgPendingCallback+0x348>)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f002 fdc7 	bl	800373a <HAL_CAN_GetRxMessage>
  uint32_t mb;
  uint32_t shuntVoltage;
  uint8_t currentLSB, currentMSB, voltageLSB, voltageMSB;
  float current, voltage;
  uint8_t data[] = {1,0,0,0,0,0,0,0};
 8000bac:	f107 0308 	add.w	r3, r7, #8
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	723b      	strb	r3, [r7, #8]
  switch(RxData[0])
 8000bba:	4bc8      	ldr	r3, [pc, #800]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b66      	cmp	r3, #102	; 0x66
 8000bc0:	f200 82d5 	bhi.w	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
 8000bc4:	a201      	add	r2, pc, #4	; (adr r2, 8000bcc <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bca:	bf00      	nop
 8000bcc:	08000d69 	.word	0x08000d69
 8000bd0:	08000db3 	.word	0x08000db3
 8000bd4:	08000df1 	.word	0x08000df1
 8000bd8:	08000e03 	.word	0x08000e03
 8000bdc:	08000e39 	.word	0x08000e39
 8000be0:	08000e6f 	.word	0x08000e6f
 8000be4:	08000e8d 	.word	0x08000e8d
 8000be8:	0800116f 	.word	0x0800116f
 8000bec:	0800116f 	.word	0x0800116f
 8000bf0:	0800116f 	.word	0x0800116f
 8000bf4:	08000eab 	.word	0x08000eab
 8000bf8:	08000ec9 	.word	0x08000ec9
 8000bfc:	0800116f 	.word	0x0800116f
 8000c00:	0800116f 	.word	0x0800116f
 8000c04:	0800116f 	.word	0x0800116f
 8000c08:	0800116f 	.word	0x0800116f
 8000c0c:	0800116f 	.word	0x0800116f
 8000c10:	0800116f 	.word	0x0800116f
 8000c14:	0800116f 	.word	0x0800116f
 8000c18:	0800116f 	.word	0x0800116f
 8000c1c:	0800116f 	.word	0x0800116f
 8000c20:	0800116f 	.word	0x0800116f
 8000c24:	0800116f 	.word	0x0800116f
 8000c28:	0800116f 	.word	0x0800116f
 8000c2c:	0800116f 	.word	0x0800116f
 8000c30:	0800116f 	.word	0x0800116f
 8000c34:	0800116f 	.word	0x0800116f
 8000c38:	0800116f 	.word	0x0800116f
 8000c3c:	0800116f 	.word	0x0800116f
 8000c40:	0800116f 	.word	0x0800116f
 8000c44:	0800116f 	.word	0x0800116f
 8000c48:	0800116f 	.word	0x0800116f
 8000c4c:	0800116f 	.word	0x0800116f
 8000c50:	0800116f 	.word	0x0800116f
 8000c54:	0800116f 	.word	0x0800116f
 8000c58:	0800116f 	.word	0x0800116f
 8000c5c:	0800116f 	.word	0x0800116f
 8000c60:	0800116f 	.word	0x0800116f
 8000c64:	0800116f 	.word	0x0800116f
 8000c68:	0800116f 	.word	0x0800116f
 8000c6c:	0800116f 	.word	0x0800116f
 8000c70:	0800116f 	.word	0x0800116f
 8000c74:	0800116f 	.word	0x0800116f
 8000c78:	0800116f 	.word	0x0800116f
 8000c7c:	0800116f 	.word	0x0800116f
 8000c80:	0800116f 	.word	0x0800116f
 8000c84:	0800116f 	.word	0x0800116f
 8000c88:	0800116f 	.word	0x0800116f
 8000c8c:	0800116f 	.word	0x0800116f
 8000c90:	0800116f 	.word	0x0800116f
 8000c94:	0800116f 	.word	0x0800116f
 8000c98:	0800116f 	.word	0x0800116f
 8000c9c:	0800116f 	.word	0x0800116f
 8000ca0:	0800116f 	.word	0x0800116f
 8000ca4:	0800116f 	.word	0x0800116f
 8000ca8:	0800116f 	.word	0x0800116f
 8000cac:	0800116f 	.word	0x0800116f
 8000cb0:	0800116f 	.word	0x0800116f
 8000cb4:	0800116f 	.word	0x0800116f
 8000cb8:	0800116f 	.word	0x0800116f
 8000cbc:	0800116f 	.word	0x0800116f
 8000cc0:	0800116f 	.word	0x0800116f
 8000cc4:	0800116f 	.word	0x0800116f
 8000cc8:	0800116f 	.word	0x0800116f
 8000ccc:	0800116f 	.word	0x0800116f
 8000cd0:	0800116f 	.word	0x0800116f
 8000cd4:	0800116f 	.word	0x0800116f
 8000cd8:	0800116f 	.word	0x0800116f
 8000cdc:	0800116f 	.word	0x0800116f
 8000ce0:	0800116f 	.word	0x0800116f
 8000ce4:	0800116f 	.word	0x0800116f
 8000ce8:	0800116f 	.word	0x0800116f
 8000cec:	0800116f 	.word	0x0800116f
 8000cf0:	0800116f 	.word	0x0800116f
 8000cf4:	0800116f 	.word	0x0800116f
 8000cf8:	0800116f 	.word	0x0800116f
 8000cfc:	0800116f 	.word	0x0800116f
 8000d00:	0800116f 	.word	0x0800116f
 8000d04:	0800116f 	.word	0x0800116f
 8000d08:	0800116f 	.word	0x0800116f
 8000d0c:	0800116f 	.word	0x0800116f
 8000d10:	0800116f 	.word	0x0800116f
 8000d14:	0800116f 	.word	0x0800116f
 8000d18:	0800116f 	.word	0x0800116f
 8000d1c:	0800116f 	.word	0x0800116f
 8000d20:	0800116f 	.word	0x0800116f
 8000d24:	0800116f 	.word	0x0800116f
 8000d28:	0800116f 	.word	0x0800116f
 8000d2c:	0800116f 	.word	0x0800116f
 8000d30:	0800116f 	.word	0x0800116f
 8000d34:	0800116f 	.word	0x0800116f
 8000d38:	0800116f 	.word	0x0800116f
 8000d3c:	0800116f 	.word	0x0800116f
 8000d40:	0800116f 	.word	0x0800116f
 8000d44:	0800116f 	.word	0x0800116f
 8000d48:	0800116f 	.word	0x0800116f
 8000d4c:	0800116f 	.word	0x0800116f
 8000d50:	0800116f 	.word	0x0800116f
 8000d54:	0800116f 	.word	0x0800116f
 8000d58:	0800116f 	.word	0x0800116f
 8000d5c:	08000f1b 	.word	0x08000f1b
 8000d60:	08000fe3 	.word	0x08000fe3
 8000d64:	08001095 	.word	0x08001095
  {
  	  case 0:
  		  //----------- Coast Brake -----------//
  		  //Set sleep pins low
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2140      	movs	r1, #64	; 0x40
 8000d6c:	485d      	ldr	r0, [pc, #372]	; (8000ee4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34c>)
 8000d6e:	f003 fd05 	bl	800477c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2180      	movs	r1, #128	; 0x80
 8000d76:	485b      	ldr	r0, [pc, #364]	; (8000ee4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34c>)
 8000d78:	f003 fd00 	bl	800477c <HAL_GPIO_WritePin>
  		  //Set Phase pins low
  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2140      	movs	r1, #64	; 0x40
 8000d80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d84:	f003 fcfa 	bl	800477c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2180      	movs	r1, #128	; 0x80
 8000d8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d90:	f003 fcf4 	bl	800477c <HAL_GPIO_WritePin>
  		  pwm_left = 100;
 8000d94:	4b54      	ldr	r3, [pc, #336]	; (8000ee8 <HAL_CAN_RxFifo0MsgPendingCallback+0x350>)
 8000d96:	2264      	movs	r2, #100	; 0x64
 8000d98:	701a      	strb	r2, [r3, #0]
  		  pwm_target_left = 100;
 8000d9a:	4b54      	ldr	r3, [pc, #336]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000d9c:	2264      	movs	r2, #100	; 0x64
 8000d9e:	701a      	strb	r2, [r3, #0]
  		  pwm_right = 100;
 8000da0:	4b53      	ldr	r3, [pc, #332]	; (8000ef0 <HAL_CAN_RxFifo0MsgPendingCallback+0x358>)
 8000da2:	2264      	movs	r2, #100	; 0x64
 8000da4:	701a      	strb	r2, [r3, #0]
  		  pwm_target_right = 100;
 8000da6:	4b53      	ldr	r3, [pc, #332]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000da8:	2264      	movs	r2, #100	; 0x64
 8000daa:	701a      	strb	r2, [r3, #0]
  		  sendACK();
 8000dac:	f7ff fe2a 	bl	8000a04 <sendACK>
  		  break;
 8000db0:	e1dd      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 1:
  		  //----------- Dynamic Brake (slow brake) -----------//
  		  //Set sleep pins high
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	2140      	movs	r1, #64	; 0x40
 8000db6:	484b      	ldr	r0, [pc, #300]	; (8000ee4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34c>)
 8000db8:	f003 fce0 	bl	800477c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2180      	movs	r1, #128	; 0x80
 8000dc0:	4848      	ldr	r0, [pc, #288]	; (8000ee4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34c>)
 8000dc2:	f003 fcdb 	bl	800477c <HAL_GPIO_WritePin>
  		  //Set Phase pins low
  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2140      	movs	r1, #64	; 0x40
 8000dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dce:	f003 fcd5 	bl	800477c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2180      	movs	r1, #128	; 0x80
 8000dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dda:	f003 fccf 	bl	800477c <HAL_GPIO_WritePin>
  		  setPWMLeft(100);
 8000dde:	2064      	movs	r0, #100	; 0x64
 8000de0:	f7ff fe4e 	bl	8000a80 <setPWMLeft>
  		  setPWMRight(100);
 8000de4:	2064      	movs	r0, #100	; 0x64
 8000de6:	f7ff fe91 	bl	8000b0c <setPWMRight>
  		  sendACK();
 8000dea:	f7ff fe0b 	bl	8000a04 <sendACK>
  		  break;
 8000dee:	e1be      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 2:
  		  //----------- Regenerative brake -----------//
  		  pwm_target_right = 100;
 8000df0:	4b40      	ldr	r3, [pc, #256]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000df2:	2264      	movs	r2, #100	; 0x64
 8000df4:	701a      	strb	r2, [r3, #0]
		  pwm_target_left = 100;
 8000df6:	4b3d      	ldr	r3, [pc, #244]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000df8:	2264      	movs	r2, #100	; 0x64
 8000dfa:	701a      	strb	r2, [r3, #0]
  		  sendACK();
 8000dfc:	f7ff fe02 	bl	8000a04 <sendACK>
  		  break;
 8000e00:	e1b5      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 3:
  		  //----------- Forward drive -----------//
  		  if(RxData[1] > 100)
 8000e02:	4b36      	ldr	r3, [pc, #216]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e04:	785b      	ldrb	r3, [r3, #1]
 8000e06:	2b64      	cmp	r3, #100	; 0x64
 8000e08:	d906      	bls.n	8000e18 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
  		  {
  			  pwm_target_left = 200;
 8000e0a:	4b38      	ldr	r3, [pc, #224]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000e0c:	22c8      	movs	r2, #200	; 0xc8
 8000e0e:	701a      	strb	r2, [r3, #0]
  			  pwm_target_right = 0;
 8000e10:	4b38      	ldr	r3, [pc, #224]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	e00c      	b.n	8000e32 <HAL_CAN_RxFifo0MsgPendingCallback+0x29a>
  		  }
  		  else
  		  {
  			  pwm_target_left = 100 + RxData[1];
 8000e18:	4b30      	ldr	r3, [pc, #192]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e1a:	785b      	ldrb	r3, [r3, #1]
 8000e1c:	3364      	adds	r3, #100	; 0x64
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b32      	ldr	r3, [pc, #200]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000e22:	701a      	strb	r2, [r3, #0]
  			  pwm_target_right = 100 - RxData[1];
 8000e24:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e26:	785b      	ldrb	r3, [r3, #1]
 8000e28:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	4b31      	ldr	r3, [pc, #196]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000e30:	701a      	strb	r2, [r3, #0]
  		  }
  		  sendACK();
 8000e32:	f7ff fde7 	bl	8000a04 <sendACK>
  		  break;
 8000e36:	e19a      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 4:
  		  //----------- Reverse drive -----------//
  		  if(RxData[1] > 100)
 8000e38:	4b28      	ldr	r3, [pc, #160]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e3a:	785b      	ldrb	r3, [r3, #1]
 8000e3c:	2b64      	cmp	r3, #100	; 0x64
 8000e3e:	d906      	bls.n	8000e4e <HAL_CAN_RxFifo0MsgPendingCallback+0x2b6>
  		  {
  		  	  pwm_target_left = 0;
 8000e40:	4b2a      	ldr	r3, [pc, #168]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
  		  	  pwm_target_right = 200;
 8000e46:	4b2b      	ldr	r3, [pc, #172]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000e48:	22c8      	movs	r2, #200	; 0xc8
 8000e4a:	701a      	strb	r2, [r3, #0]
 8000e4c:	e00c      	b.n	8000e68 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>
  		  }
  		  else
  		  {
  			  pwm_target_left = 100 - RxData[1];
 8000e4e:	4b23      	ldr	r3, [pc, #140]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e50:	785b      	ldrb	r3, [r3, #1]
 8000e52:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	4b24      	ldr	r3, [pc, #144]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000e5a:	701a      	strb	r2, [r3, #0]
  		  	  pwm_target_right = 100 + RxData[1];
 8000e5c:	4b1f      	ldr	r3, [pc, #124]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e5e:	785b      	ldrb	r3, [r3, #1]
 8000e60:	3364      	adds	r3, #100	; 0x64
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000e66:	701a      	strb	r2, [r3, #0]
  		  }
  		  sendACK();
 8000e68:	f7ff fdcc 	bl	8000a04 <sendACK>
  		  break;
 8000e6c:	e17f      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 5:
  		  //----------- Manual left motor -----------//
  		  if(RxData[1] > 200) pwm_target_left = 200;
 8000e6e:	4b1b      	ldr	r3, [pc, #108]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e70:	785b      	ldrb	r3, [r3, #1]
 8000e72:	2bc8      	cmp	r3, #200	; 0xc8
 8000e74:	d903      	bls.n	8000e7e <HAL_CAN_RxFifo0MsgPendingCallback+0x2e6>
 8000e76:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000e78:	22c8      	movs	r2, #200	; 0xc8
 8000e7a:	701a      	strb	r2, [r3, #0]
 8000e7c:	e003      	b.n	8000e86 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ee>
  		  else pwm_target_left = RxData[1];
 8000e7e:	4b17      	ldr	r3, [pc, #92]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e80:	785a      	ldrb	r2, [r3, #1]
 8000e82:	4b1a      	ldr	r3, [pc, #104]	; (8000eec <HAL_CAN_RxFifo0MsgPendingCallback+0x354>)
 8000e84:	701a      	strb	r2, [r3, #0]
  		  sendACK();
 8000e86:	f7ff fdbd 	bl	8000a04 <sendACK>
  		  break;
 8000e8a:	e170      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 6:
  		  //----------- Manual right motor -----------//
  		  if(RxData[1] > 200) pwm_target_right = 200;
 8000e8c:	4b13      	ldr	r3, [pc, #76]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e8e:	785b      	ldrb	r3, [r3, #1]
 8000e90:	2bc8      	cmp	r3, #200	; 0xc8
 8000e92:	d903      	bls.n	8000e9c <HAL_CAN_RxFifo0MsgPendingCallback+0x304>
 8000e94:	4b17      	ldr	r3, [pc, #92]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000e96:	22c8      	movs	r2, #200	; 0xc8
 8000e98:	701a      	strb	r2, [r3, #0]
 8000e9a:	e003      	b.n	8000ea4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30c>
  		  else pwm_target_right = RxData[1];
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000e9e:	785a      	ldrb	r2, [r3, #1]
 8000ea0:	4b14      	ldr	r3, [pc, #80]	; (8000ef4 <HAL_CAN_RxFifo0MsgPendingCallback+0x35c>)
 8000ea2:	701a      	strb	r2, [r3, #0]
  		  sendACK();
 8000ea4:	f7ff fdae 	bl	8000a04 <sendACK>
  		  break;
 8000ea8:	e161      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 10:
  		  if(RxData[1] > 100) accl = 100;
 8000eaa:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000eac:	785b      	ldrb	r3, [r3, #1]
 8000eae:	2b64      	cmp	r3, #100	; 0x64
 8000eb0:	d903      	bls.n	8000eba <HAL_CAN_RxFifo0MsgPendingCallback+0x322>
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x360>)
 8000eb4:	2264      	movs	r2, #100	; 0x64
 8000eb6:	701a      	strb	r2, [r3, #0]
 8000eb8:	e003      	b.n	8000ec2 <HAL_CAN_RxFifo0MsgPendingCallback+0x32a>
  		  else accl = RxData[1];
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000ebc:	785a      	ldrb	r2, [r3, #1]
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x360>)
 8000ec0:	701a      	strb	r2, [r3, #0]
  		  sendACK();
 8000ec2:	f7ff fd9f 	bl	8000a04 <sendACK>
  		  break;
 8000ec6:	e152      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 11:
  		  if(RxData[1] > 100) DAC1->DHR12R1 = 4024;
 8000ec8:	4b04      	ldr	r3, [pc, #16]	; (8000edc <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8000eca:	785b      	ldrb	r3, [r3, #1]
 8000ecc:	2b64      	cmp	r3, #100	; 0x64
 8000ece:	d917      	bls.n	8000f00 <HAL_CAN_RxFifo0MsgPendingCallback+0x368>
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <HAL_CAN_RxFifo0MsgPendingCallback+0x364>)
 8000ed2:	f640 72b8 	movw	r2, #4024	; 0xfb8
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	e01c      	b.n	8000f14 <HAL_CAN_RxFifo0MsgPendingCallback+0x37c>
 8000eda:	bf00      	nop
 8000edc:	200002f4 	.word	0x200002f4
 8000ee0:	200003ac 	.word	0x200003ac
 8000ee4:	48000800 	.word	0x48000800
 8000ee8:	20000003 	.word	0x20000003
 8000eec:	20000001 	.word	0x20000001
 8000ef0:	20000004 	.word	0x20000004
 8000ef4:	20000002 	.word	0x20000002
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	40007400 	.word	0x40007400
  		  else DAC1->DHR12R1 = RxData[1] * 40;
 8000f00:	4ba7      	ldr	r3, [pc, #668]	; (80011a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x608>)
 8000f02:	785b      	ldrb	r3, [r3, #1]
 8000f04:	461a      	mov	r2, r3
 8000f06:	4613      	mov	r3, r2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	4413      	add	r3, r2
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	461a      	mov	r2, r3
 8000f10:	4ba4      	ldr	r3, [pc, #656]	; (80011a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60c>)
 8000f12:	609a      	str	r2, [r3, #8]
  		  sendACK();
 8000f14:	f7ff fd76 	bl	8000a04 <sendACK>
  		  break;
 8000f18:	e129      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  	  case 100:
  		  //----------- Left current -----------//
  		  mb = adcBuffer[1];
 8000f1a:	4ba3      	ldr	r3, [pc, #652]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x610>)
 8000f1c:	885b      	ldrh	r3, [r3, #2]
 8000f1e:	613b      	str	r3, [r7, #16]
  		  shuntVoltage = (801 * mb) / 20;
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	f240 3221 	movw	r2, #801	; 0x321
 8000f26:	fb02 f303 	mul.w	r3, r2, r3
 8000f2a:	4aa0      	ldr	r2, [pc, #640]	; (80011ac <HAL_CAN_RxFifo0MsgPendingCallback+0x614>)
 8000f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f30:	091b      	lsrs	r3, r3, #4
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
  		  current = (shuntVoltage / 10000.0);
 8000f34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000f36:	f7ff fa89 	bl	800044c <__aeabi_ui2d>
 8000f3a:	a393      	add	r3, pc, #588	; (adr r3, 8001188 <HAL_CAN_RxFifo0MsgPendingCallback+0x5f0>)
 8000f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f40:	f7ff fc28 	bl	8000794 <__aeabi_ddiv>
 8000f44:	4603      	mov	r3, r0
 8000f46:	460c      	mov	r4, r1
 8000f48:	4618      	mov	r0, r3
 8000f4a:	4621      	mov	r1, r4
 8000f4c:	f7ff fd0a 	bl	8000964 <__aeabi_d2f>
 8000f50:	4603      	mov	r3, r0
 8000f52:	61bb      	str	r3, [r7, #24]
  		  currentMSB = current;
 8000f54:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f5c:	edc7 7a00 	vstr	s15, [r7]
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	75fb      	strb	r3, [r7, #23]
  		  currentLSB = (current - currentMSB)*100;
 8000f64:	7dfb      	ldrb	r3, [r7, #23]
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f6e:	ed97 7a06 	vldr	s14, [r7, #24]
 8000f72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f76:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 80011b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x618>
 8000f7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f82:	edc7 7a00 	vstr	s15, [r7]
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	75bb      	strb	r3, [r7, #22]
  	  	  data[1] = currentMSB;
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
 8000f8c:	727b      	strb	r3, [r7, #9]
  	  	  data[2] = currentLSB;
 8000f8e:	7dbb      	ldrb	r3, [r7, #22]
 8000f90:	72bb      	strb	r3, [r7, #10]
  	  	  data[3] = adcBuffer[1] >> 8;
 8000f92:	4b85      	ldr	r3, [pc, #532]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x610>)
 8000f94:	885b      	ldrh	r3, [r3, #2]
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	72fb      	strb	r3, [r7, #11]
  	  	  data[4] = adcBuffer[1];
 8000f9e:	4b82      	ldr	r3, [pc, #520]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x610>)
 8000fa0:	885b      	ldrh	r3, [r3, #2]
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	733b      	strb	r3, [r7, #12]
  	  	  TxMessage.StdId = 0;
 8000fa6:	4b83      	ldr	r3, [pc, #524]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
  	  	  TxMessage.IDE = CAN_ID_STD;
 8000fac:	4b81      	ldr	r3, [pc, #516]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  	  	  TxMessage.RTR = CAN_RTR_DATA;
 8000fb2:	4b80      	ldr	r3, [pc, #512]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  	  	  TxMessage.DLC = 5;
 8000fb8:	4b7e      	ldr	r3, [pc, #504]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8000fba:	2205      	movs	r2, #5
 8000fbc:	611a      	str	r2, [r3, #16]
  	  	  TxMessage.TransmitGlobalTime = DISABLE;
 8000fbe:	4b7d      	ldr	r3, [pc, #500]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	751a      	strb	r2, [r3, #20]
  	  	  if (HAL_CAN_AddTxMessage(hcan, &TxMessage, data, &mb) != HAL_OK) {
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	f107 0208 	add.w	r2, r7, #8
 8000fcc:	4979      	ldr	r1, [pc, #484]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f002 fad8 	bl	8003584 <HAL_CAN_AddTxMessage>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	f000 80c4 	beq.w	8001164 <HAL_CAN_RxFifo0MsgPendingCallback+0x5cc>
  	  		  Error_Handler();
 8000fdc:	f000 fe30 	bl	8001c40 <Error_Handler>
  	  	  }
  		  break;
 8000fe0:	e0c0      	b.n	8001164 <HAL_CAN_RxFifo0MsgPendingCallback+0x5cc>
  	  case 101:
  		  //----------- Right current -----------//
  		  mb = adcBuffer[2];
 8000fe2:	4b71      	ldr	r3, [pc, #452]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x610>)
 8000fe4:	889b      	ldrh	r3, [r3, #4]
 8000fe6:	613b      	str	r3, [r7, #16]
  		  shuntVoltage = (801 * mb) / 20;
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	f240 3221 	movw	r2, #801	; 0x321
 8000fee:	fb02 f303 	mul.w	r3, r2, r3
 8000ff2:	4a6e      	ldr	r2, [pc, #440]	; (80011ac <HAL_CAN_RxFifo0MsgPendingCallback+0x614>)
 8000ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff8:	091b      	lsrs	r3, r3, #4
 8000ffa:	627b      	str	r3, [r7, #36]	; 0x24
  		  current = (shuntVoltage / 10000.0);
 8000ffc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ffe:	f7ff fa25 	bl	800044c <__aeabi_ui2d>
 8001002:	a361      	add	r3, pc, #388	; (adr r3, 8001188 <HAL_CAN_RxFifo0MsgPendingCallback+0x5f0>)
 8001004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001008:	f7ff fbc4 	bl	8000794 <__aeabi_ddiv>
 800100c:	4603      	mov	r3, r0
 800100e:	460c      	mov	r4, r1
 8001010:	4618      	mov	r0, r3
 8001012:	4621      	mov	r1, r4
 8001014:	f7ff fca6 	bl	8000964 <__aeabi_d2f>
 8001018:	4603      	mov	r3, r0
 800101a:	61bb      	str	r3, [r7, #24]
  		  currentMSB = current;
 800101c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001020:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001024:	edc7 7a00 	vstr	s15, [r7]
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	75fb      	strb	r3, [r7, #23]
  		  currentLSB = (current - currentMSB)*100;
 800102c:	7dfb      	ldrb	r3, [r7, #23]
 800102e:	ee07 3a90 	vmov	s15, r3
 8001032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001036:	ed97 7a06 	vldr	s14, [r7, #24]
 800103a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800103e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80011b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x618>
 8001042:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001046:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800104a:	edc7 7a00 	vstr	s15, [r7]
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	75bb      	strb	r3, [r7, #22]
  		  data[1] = currentMSB;
 8001052:	7dfb      	ldrb	r3, [r7, #23]
 8001054:	727b      	strb	r3, [r7, #9]
  		  data[2] = currentLSB;
 8001056:	7dbb      	ldrb	r3, [r7, #22]
 8001058:	72bb      	strb	r3, [r7, #10]
  	  	  TxMessage.StdId = 0;
 800105a:	4b56      	ldr	r3, [pc, #344]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
  	  	  TxMessage.IDE = CAN_ID_STD;
 8001060:	4b54      	ldr	r3, [pc, #336]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  	  	  TxMessage.RTR = CAN_RTR_DATA;
 8001066:	4b53      	ldr	r3, [pc, #332]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
  	  	  TxMessage.DLC = 3;
 800106c:	4b51      	ldr	r3, [pc, #324]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 800106e:	2203      	movs	r2, #3
 8001070:	611a      	str	r2, [r3, #16]
  	  	  TxMessage.TransmitGlobalTime = DISABLE;
 8001072:	4b50      	ldr	r3, [pc, #320]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001074:	2200      	movs	r2, #0
 8001076:	751a      	strb	r2, [r3, #20]
  	  	  if (HAL_CAN_AddTxMessage(hcan, &TxMessage, data, &mb) != HAL_OK) {
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	f107 0208 	add.w	r2, r7, #8
 8001080:	494c      	ldr	r1, [pc, #304]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f002 fa7e 	bl	8003584 <HAL_CAN_AddTxMessage>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d06c      	beq.n	8001168 <HAL_CAN_RxFifo0MsgPendingCallback+0x5d0>
  	  		  Error_Handler();
 800108e:	f000 fdd7 	bl	8001c40 <Error_Handler>
  	  	  }
  		  break;
 8001092:	e069      	b.n	8001168 <HAL_CAN_RxFifo0MsgPendingCallback+0x5d0>
  	  case 102:
  		  //----------- Battery voltage -----------//
  		  mb = adcBuffer[0];
 8001094:	4b44      	ldr	r3, [pc, #272]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x610>)
 8001096:	881b      	ldrh	r3, [r3, #0]
 8001098:	613b      	str	r3, [r7, #16]
  		  shuntVoltage = (801 * mb);
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	f240 3221 	movw	r2, #801	; 0x321
 80010a0:	fb02 f303 	mul.w	r3, r2, r3
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24
  		  voltage = (shuntVoltage * 18.414) / 1000000;
 80010a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80010a8:	f7ff f9d0 	bl	800044c <__aeabi_ui2d>
 80010ac:	a338      	add	r3, pc, #224	; (adr r3, 8001190 <HAL_CAN_RxFifo0MsgPendingCallback+0x5f8>)
 80010ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b2:	f7ff fa45 	bl	8000540 <__aeabi_dmul>
 80010b6:	4603      	mov	r3, r0
 80010b8:	460c      	mov	r4, r1
 80010ba:	4618      	mov	r0, r3
 80010bc:	4621      	mov	r1, r4
 80010be:	a336      	add	r3, pc, #216	; (adr r3, 8001198 <HAL_CAN_RxFifo0MsgPendingCallback+0x600>)
 80010c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c4:	f7ff fb66 	bl	8000794 <__aeabi_ddiv>
 80010c8:	4603      	mov	r3, r0
 80010ca:	460c      	mov	r4, r1
 80010cc:	4618      	mov	r0, r3
 80010ce:	4621      	mov	r1, r4
 80010d0:	f7ff fc48 	bl	8000964 <__aeabi_d2f>
 80010d4:	4603      	mov	r3, r0
 80010d6:	623b      	str	r3, [r7, #32]
  		  voltageMSB = voltage;
 80010d8:	edd7 7a08 	vldr	s15, [r7, #32]
 80010dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010e0:	edc7 7a00 	vstr	s15, [r7]
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	77fb      	strb	r3, [r7, #31]
  		  voltageLSB = (voltage - voltageMSB) * 100;
 80010e8:	7ffb      	ldrb	r3, [r7, #31]
 80010ea:	ee07 3a90 	vmov	s15, r3
 80010ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010f2:	ed97 7a08 	vldr	s14, [r7, #32]
 80010f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fa:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80011b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x618>
 80010fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001102:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001106:	edc7 7a00 	vstr	s15, [r7]
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	77bb      	strb	r3, [r7, #30]
  		  data[1] = voltageMSB;
 800110e:	7ffb      	ldrb	r3, [r7, #31]
 8001110:	727b      	strb	r3, [r7, #9]
  		  data[2] = voltageLSB;
 8001112:	7fbb      	ldrb	r3, [r7, #30]
 8001114:	72bb      	strb	r3, [r7, #10]
  		  data[3] = adcBuffer[0] >> 8;
 8001116:	4b24      	ldr	r3, [pc, #144]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x610>)
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	0a1b      	lsrs	r3, r3, #8
 800111c:	b29b      	uxth	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	72fb      	strb	r3, [r7, #11]
  		  data[4] = adcBuffer[0];
 8001122:	4b21      	ldr	r3, [pc, #132]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x610>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	733b      	strb	r3, [r7, #12]
  		  TxMessage.StdId = 0;
 800112a:	4b22      	ldr	r3, [pc, #136]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
  		  TxMessage.IDE = CAN_ID_STD;
 8001130:	4b20      	ldr	r3, [pc, #128]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  		  TxMessage.RTR = CAN_RTR_DATA;
 8001136:	4b1f      	ldr	r3, [pc, #124]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001138:	2200      	movs	r2, #0
 800113a:	60da      	str	r2, [r3, #12]
  		  TxMessage.DLC = 5;
 800113c:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 800113e:	2205      	movs	r2, #5
 8001140:	611a      	str	r2, [r3, #16]
  		  TxMessage.TransmitGlobalTime = DISABLE;
 8001142:	4b1c      	ldr	r3, [pc, #112]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001144:	2200      	movs	r2, #0
 8001146:	751a      	strb	r2, [r3, #20]
  		  if (HAL_CAN_AddTxMessage(hcan, &TxMessage, data, &mb) != HAL_OK) {
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	f107 0208 	add.w	r2, r7, #8
 8001150:	4918      	ldr	r1, [pc, #96]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x61c>)
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f002 fa16 	bl	8003584 <HAL_CAN_AddTxMessage>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d006      	beq.n	800116c <HAL_CAN_RxFifo0MsgPendingCallback+0x5d4>
  			  Error_Handler();
 800115e:	f000 fd6f 	bl	8001c40 <Error_Handler>
  		  }
  		  break;
 8001162:	e003      	b.n	800116c <HAL_CAN_RxFifo0MsgPendingCallback+0x5d4>
  		  break;
 8001164:	bf00      	nop
 8001166:	e002      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  		  break;
 8001168:	bf00      	nop
 800116a:	e000      	b.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x5d6>
  		  break;
 800116c:	bf00      	nop
  };
  counter ++;
 800116e:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x620>)
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	3301      	adds	r3, #1
 8001174:	b29a      	uxth	r2, r3
 8001176:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x620>)
 8001178:	801a      	strh	r2, [r3, #0]

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	372c      	adds	r7, #44	; 0x2c
 800117e:	46bd      	mov	sp, r7
 8001180:	bd90      	pop	{r4, r7, pc}
 8001182:	bf00      	nop
 8001184:	f3af 8000 	nop.w
 8001188:	00000000 	.word	0x00000000
 800118c:	40c38800 	.word	0x40c38800
 8001190:	e76c8b44 	.word	0xe76c8b44
 8001194:	403269fb 	.word	0x403269fb
 8001198:	00000000 	.word	0x00000000
 800119c:	412e8480 	.word	0x412e8480
 80011a0:	200002f4 	.word	0x200002f4
 80011a4:	40007400 	.word	0x40007400
 80011a8:	2000005c 	.word	0x2000005c
 80011ac:	cccccccd 	.word	0xcccccccd
 80011b0:	42c80000 	.word	0x42c80000
 80011b4:	20000348 	.word	0x20000348
 80011b8:	20000030 	.word	0x20000030

080011bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011c0:	f001 f8cc 	bl	800235c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c4:	f000 f8be 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c8:	f000 fc9e 	bl	8001b08 <MX_GPIO_Init>
  MX_DMA_Init();
 80011cc:	f000 fc7e 	bl	8001acc <MX_DMA_Init>
  MX_ADC1_Init();
 80011d0:	f000 f91c 	bl	800140c <MX_ADC1_Init>
  MX_CAN_Init();
 80011d4:	f000 f996 	bl	8001504 <MX_CAN_Init>
  MX_DAC_Init();
 80011d8:	f000 f9fa 	bl	80015d0 <MX_DAC_Init>
  MX_TIM1_Init();
 80011dc:	f000 fa62 	bl	80016a4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80011e0:	f000 faba 	bl	8001758 <MX_TIM2_Init>
  MX_TIM15_Init();
 80011e4:	f000 fb0c 	bl	8001800 <MX_TIM15_Init>
  MX_TIM16_Init();
 80011e8:	f000 fba0 	bl	800192c <MX_TIM16_Init>
  MX_TIM17_Init();
 80011ec:	f000 fbc4 	bl	8001978 <MX_TIM17_Init>
  MX_I2C1_Init();
 80011f0:	f000 fa18 	bl	8001624 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80011f4:	f000 fc3a 	bl	8001a6c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80011f8:	2100      	movs	r1, #0
 80011fa:	4845      	ldr	r0, [pc, #276]	; (8001310 <main+0x154>)
 80011fc:	f002 ff31 	bl	8004062 <HAL_DAC_Start>
  //HAL_TIM_Base_Start_IT(&htim6);
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8001200:	2100      	movs	r1, #0
 8001202:	4844      	ldr	r0, [pc, #272]	; (8001314 <main+0x158>)
 8001204:	f004 ff76 	bl	80060f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8001208:	2104      	movs	r1, #4
 800120a:	4842      	ldr	r0, [pc, #264]	; (8001314 <main+0x158>)
 800120c:	f004 ff72 	bl	80060f4 <HAL_TIM_PWM_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001210:	2100      	movs	r1, #0
 8001212:	4841      	ldr	r0, [pc, #260]	; (8001318 <main+0x15c>)
 8001214:	f001 fb6a 	bl	80028ec <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuffer, 3);
 8001218:	2203      	movs	r2, #3
 800121a:	4940      	ldr	r1, [pc, #256]	; (800131c <main+0x160>)
 800121c:	483e      	ldr	r0, [pc, #248]	; (8001318 <main+0x15c>)
 800121e:	f001 fac9 	bl	80027b4 <HAL_ADC_Start_DMA>
  HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2100      	movs	r1, #0
 8001226:	2014      	movs	r0, #20
 8001228:	f002 fec3 	bl	8003fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 800122c:	2014      	movs	r0, #20
 800122e:	f002 fedc 	bl	8003fea <HAL_NVIC_EnableIRQ>
  DAC1->DHR12R1 = 3000;
 8001232:	4b3b      	ldr	r3, [pc, #236]	; (8001320 <main+0x164>)
 8001234:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001238:	609a      	str	r2, [r3, #8]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(OV_FAULT == 1 || GD_FAULT == 1)
 800123a:	4b3a      	ldr	r3, [pc, #232]	; (8001324 <main+0x168>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d003      	beq.n	800124a <main+0x8e>
 8001242:	4b39      	ldr	r3, [pc, #228]	; (8001328 <main+0x16c>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d110      	bne.n	800126c <main+0xb0>
	  {
		  setPWMLeft(100);
 800124a:	2064      	movs	r0, #100	; 0x64
 800124c:	f7ff fc18 	bl	8000a80 <setPWMLeft>
		  setPWMRight(100);
 8001250:	2064      	movs	r0, #100	; 0x64
 8001252:	f7ff fc5b 	bl	8000b0c <setPWMRight>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001256:	2201      	movs	r2, #1
 8001258:	2140      	movs	r1, #64	; 0x40
 800125a:	4834      	ldr	r0, [pc, #208]	; (800132c <main+0x170>)
 800125c:	f003 fa8e 	bl	800477c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001260:	2201      	movs	r2, #1
 8001262:	2180      	movs	r1, #128	; 0x80
 8001264:	4831      	ldr	r0, [pc, #196]	; (800132c <main+0x170>)
 8001266:	f003 fa89 	bl	800477c <HAL_GPIO_WritePin>
 800126a:	e042      	b.n	80012f2 <main+0x136>
	  }
	  else if(pwm_target_left != pwm_left || pwm_target_right != pwm_right)
 800126c:	4b30      	ldr	r3, [pc, #192]	; (8001330 <main+0x174>)
 800126e:	781a      	ldrb	r2, [r3, #0]
 8001270:	4b30      	ldr	r3, [pc, #192]	; (8001334 <main+0x178>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	429a      	cmp	r2, r3
 8001276:	d105      	bne.n	8001284 <main+0xc8>
 8001278:	4b2f      	ldr	r3, [pc, #188]	; (8001338 <main+0x17c>)
 800127a:	781a      	ldrb	r2, [r3, #0]
 800127c:	4b2f      	ldr	r3, [pc, #188]	; (800133c <main+0x180>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	429a      	cmp	r2, r3
 8001282:	d036      	beq.n	80012f2 <main+0x136>
	  {
		  if(pwm_target_left > pwm_left)
 8001284:	4b2a      	ldr	r3, [pc, #168]	; (8001330 <main+0x174>)
 8001286:	781a      	ldrb	r2, [r3, #0]
 8001288:	4b2a      	ldr	r3, [pc, #168]	; (8001334 <main+0x178>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d906      	bls.n	800129e <main+0xe2>
		  {
			  setPWMLeft(pwm_left + 1);
 8001290:	4b28      	ldr	r3, [pc, #160]	; (8001334 <main+0x178>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	3301      	adds	r3, #1
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff fbf2 	bl	8000a80 <setPWMLeft>
 800129c:	e00b      	b.n	80012b6 <main+0xfa>
		  }
		  else if(pwm_target_left < pwm_left)
 800129e:	4b24      	ldr	r3, [pc, #144]	; (8001330 <main+0x174>)
 80012a0:	781a      	ldrb	r2, [r3, #0]
 80012a2:	4b24      	ldr	r3, [pc, #144]	; (8001334 <main+0x178>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d205      	bcs.n	80012b6 <main+0xfa>
		  {
			  setPWMLeft(pwm_left - 1);
 80012aa:	4b22      	ldr	r3, [pc, #136]	; (8001334 <main+0x178>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff fbe5 	bl	8000a80 <setPWMLeft>
		  }
		  if(pwm_target_right > pwm_right)
 80012b6:	4b20      	ldr	r3, [pc, #128]	; (8001338 <main+0x17c>)
 80012b8:	781a      	ldrb	r2, [r3, #0]
 80012ba:	4b20      	ldr	r3, [pc, #128]	; (800133c <main+0x180>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d906      	bls.n	80012d0 <main+0x114>
		  {
		  	  setPWMRight(pwm_right + 1);
 80012c2:	4b1e      	ldr	r3, [pc, #120]	; (800133c <main+0x180>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	3301      	adds	r3, #1
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fc1f 	bl	8000b0c <setPWMRight>
 80012ce:	e00b      	b.n	80012e8 <main+0x12c>
		  }
		  else if(pwm_target_right < pwm_right)
 80012d0:	4b19      	ldr	r3, [pc, #100]	; (8001338 <main+0x17c>)
 80012d2:	781a      	ldrb	r2, [r3, #0]
 80012d4:	4b19      	ldr	r3, [pc, #100]	; (800133c <main+0x180>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d205      	bcs.n	80012e8 <main+0x12c>
		  {
		  	  setPWMRight(pwm_right - 1);
 80012dc:	4b17      	ldr	r3, [pc, #92]	; (800133c <main+0x180>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fc12 	bl	8000b0c <setPWMRight>
		  }
		  HAL_Delay(accl);
 80012e8:	4b15      	ldr	r3, [pc, #84]	; (8001340 <main+0x184>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f001 f89b 	bl	8002428 <HAL_Delay>
	  }
	  if(adcBuffer[0] > 1100 && OV_FAULT == 0)
 80012f2:	4b0a      	ldr	r3, [pc, #40]	; (800131c <main+0x160>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	f240 424c 	movw	r2, #1100	; 0x44c
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d99d      	bls.n	800123a <main+0x7e>
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <main+0x168>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d199      	bne.n	800123a <main+0x7e>
	  {
		  OV_FAULT = 1;
 8001306:	4b07      	ldr	r3, [pc, #28]	; (8001324 <main+0x168>)
 8001308:	2201      	movs	r2, #1
 800130a:	701a      	strb	r2, [r3, #0]
	  if(OV_FAULT == 1 || GD_FAULT == 1)
 800130c:	e795      	b.n	800123a <main+0x7e>
 800130e:	bf00      	nop
 8001310:	20000244 	.word	0x20000244
 8001314:	200000b0 	.word	0x200000b0
 8001318:	20000170 	.word	0x20000170
 800131c:	2000005c 	.word	0x2000005c
 8001320:	40007400 	.word	0x40007400
 8001324:	20000033 	.word	0x20000033
 8001328:	20000032 	.word	0x20000032
 800132c:	48000800 	.word	0x48000800
 8001330:	20000001 	.word	0x20000001
 8001334:	20000003 	.word	0x20000003
 8001338:	20000002 	.word	0x20000002
 800133c:	20000004 	.word	0x20000004
 8001340:	20000000 	.word	0x20000000

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b09c      	sub	sp, #112	; 0x70
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800134e:	2228      	movs	r2, #40	; 0x28
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f006 f942 	bl	80075dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001368:	463b      	mov	r3, r7
 800136a:	2234      	movs	r2, #52	; 0x34
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f006 f934 	bl	80075dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001374:	2302      	movs	r3, #2
 8001376:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001378:	2301      	movs	r3, #1
 800137a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800137c:	2310      	movs	r3, #16
 800137e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001380:	2302      	movs	r3, #2
 8001382:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001384:	2300      	movs	r3, #0
 8001386:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001388:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800138c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001392:	4618      	mov	r0, r3
 8001394:	f003 fb30 	bl	80049f8 <HAL_RCC_OscConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800139e:	f000 fc4f 	bl	8001c40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a2:	230f      	movs	r3, #15
 80013a4:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013a6:	2300      	movs	r3, #0
 80013a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f004 fa23 	bl	8005808 <HAL_RCC_ClockConfig>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80013c8:	f000 fc3a 	bl	8001c40 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80013cc:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <SystemClock_Config+0xc4>)
 80013ce:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM15
                              |RCC_PERIPHCLK_TIM16|RCC_PERIPHCLK_TIM17
                              |RCC_PERIPHCLK_ADC1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80013d0:	2300      	movs	r3, #0
 80013d2:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80013d8:	2300      	movs	r3, #0
 80013da:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 80013dc:	2300      	movs	r3, #0
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 80013e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ee:	463b      	mov	r3, r7
 80013f0:	4618      	mov	r0, r3
 80013f2:	f004 fc3f 	bl	8005c74 <HAL_RCCEx_PeriphCLKConfig>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80013fc:	f000 fc20 	bl	8001c40 <Error_Handler>
  }
}
 8001400:	bf00      	nop
 8001402:	3770      	adds	r7, #112	; 0x70
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	001c10a1 	.word	0x001c10a1

0800140c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001412:	463b      	mov	r3, r7
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
 8001420:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001422:	4b37      	ldr	r3, [pc, #220]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001424:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800142a:	4b35      	ldr	r3, [pc, #212]	; (8001500 <MX_ADC1_Init+0xf4>)
 800142c:	2200      	movs	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001430:	4b33      	ldr	r3, [pc, #204]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001436:	4b32      	ldr	r3, [pc, #200]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001438:	2201      	movs	r2, #1
 800143a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800143c:	4b30      	ldr	r3, [pc, #192]	; (8001500 <MX_ADC1_Init+0xf4>)
 800143e:	2200      	movs	r2, #0
 8001440:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001442:	4b2f      	ldr	r3, [pc, #188]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800144a:	4b2d      	ldr	r3, [pc, #180]	; (8001500 <MX_ADC1_Init+0xf4>)
 800144c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001450:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 8001452:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001454:	f44f 7260 	mov.w	r2, #896	; 0x380
 8001458:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800145a:	4b29      	ldr	r3, [pc, #164]	; (8001500 <MX_ADC1_Init+0xf4>)
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001460:	4b27      	ldr	r3, [pc, #156]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001462:	2203      	movs	r2, #3
 8001464:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001466:	4b26      	ldr	r3, [pc, #152]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001468:	2201      	movs	r2, #1
 800146a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800146e:	4b24      	ldr	r3, [pc, #144]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001470:	2204      	movs	r2, #4
 8001472:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001474:	4b22      	ldr	r3, [pc, #136]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001476:	2200      	movs	r2, #0
 8001478:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800147a:	4b21      	ldr	r3, [pc, #132]	; (8001500 <MX_ADC1_Init+0xf4>)
 800147c:	2200      	movs	r2, #0
 800147e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001480:	481f      	ldr	r0, [pc, #124]	; (8001500 <MX_ADC1_Init+0xf4>)
 8001482:	f001 f811 	bl	80024a8 <HAL_ADC_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_ADC1_Init+0x84>
  {
    Error_Handler();
 800148c:	f000 fbd8 	bl	8001c40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001490:	2308      	movs	r3, #8
 8001492:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001494:	2301      	movs	r3, #1
 8001496:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 800149c:	2305      	movs	r3, #5
 800149e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014a8:	463b      	mov	r3, r7
 80014aa:	4619      	mov	r1, r3
 80014ac:	4814      	ldr	r0, [pc, #80]	; (8001500 <MX_ADC1_Init+0xf4>)
 80014ae:	f001 fa87 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80014b8:	f000 fbc2 	bl	8001c40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80014bc:	2307      	movs	r3, #7
 80014be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 80014c4:	2304      	movs	r3, #4
 80014c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014c8:	463b      	mov	r3, r7
 80014ca:	4619      	mov	r1, r3
 80014cc:	480c      	ldr	r0, [pc, #48]	; (8001500 <MX_ADC1_Init+0xf4>)
 80014ce:	f001 fa77 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80014d8:	f000 fbb2 	bl	8001c40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80014dc:	2306      	movs	r3, #6
 80014de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014e0:	2303      	movs	r3, #3
 80014e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014e4:	463b      	mov	r3, r7
 80014e6:	4619      	mov	r1, r3
 80014e8:	4805      	ldr	r0, [pc, #20]	; (8001500 <MX_ADC1_Init+0xf4>)
 80014ea:	f001 fa69 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80014f4:	f000 fba4 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000170 	.word	0x20000170

08001504 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	; 0x28
 8001508:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800150a:	4b2f      	ldr	r3, [pc, #188]	; (80015c8 <MX_CAN_Init+0xc4>)
 800150c:	4a2f      	ldr	r2, [pc, #188]	; (80015cc <MX_CAN_Init+0xc8>)
 800150e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8001510:	4b2d      	ldr	r3, [pc, #180]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001512:	2204      	movs	r2, #4
 8001514:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001516:	4b2c      	ldr	r3, [pc, #176]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800151c:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <MX_CAN_Init+0xc4>)
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8001522:	4b29      	ldr	r3, [pc, #164]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001524:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8001528:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800152a:	4b27      	ldr	r3, [pc, #156]	; (80015c8 <MX_CAN_Init+0xc4>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001530:	4b25      	ldr	r3, [pc, #148]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001532:	2200      	movs	r2, #0
 8001534:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001536:	4b24      	ldr	r3, [pc, #144]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001538:	2200      	movs	r2, #0
 800153a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800153c:	4b22      	ldr	r3, [pc, #136]	; (80015c8 <MX_CAN_Init+0xc4>)
 800153e:	2200      	movs	r2, #0
 8001540:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001542:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001544:	2200      	movs	r2, #0
 8001546:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001548:	4b1f      	ldr	r3, [pc, #124]	; (80015c8 <MX_CAN_Init+0xc4>)
 800154a:	2200      	movs	r2, #0
 800154c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001550:	2200      	movs	r2, #0
 8001552:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001554:	481c      	ldr	r0, [pc, #112]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001556:	f001 fe0c 	bl	8003172 <HAL_CAN_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001560:	f000 fb6e 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef sf;
    sf.FilterMaskIdHigh = 0xFFFF;
 8001564:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001568:	60bb      	str	r3, [r7, #8]
    sf.FilterMaskIdLow = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
    sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
    sf.FilterBank = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
    sf.FilterMode = CAN_FILTERMODE_IDMASK;
 8001576:	2300      	movs	r3, #0
 8001578:	61bb      	str	r3, [r7, #24]
    sf.FilterScale = CAN_FILTERSCALE_32BIT;
 800157a:	2301      	movs	r3, #1
 800157c:	61fb      	str	r3, [r7, #28]
    sf.FilterActivation = CAN_FILTER_ENABLE;
 800157e:	2301      	movs	r3, #1
 8001580:	623b      	str	r3, [r7, #32]
    sf.FilterIdLow= 0;
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
    sf.FilterIdHigh = 0x001 << 5;
 8001586:	2320      	movs	r3, #32
 8001588:	603b      	str	r3, [r7, #0]
    if (HAL_CAN_ConfigFilter(&hcan, &sf) != HAL_OK) {
 800158a:	463b      	mov	r3, r7
 800158c:	4619      	mov	r1, r3
 800158e:	480e      	ldr	r0, [pc, #56]	; (80015c8 <MX_CAN_Init+0xc4>)
 8001590:	f001 feea 	bl	8003368 <HAL_CAN_ConfigFilter>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_CAN_Init+0x9a>
      Error_Handler();
 800159a:	f000 fb51 	bl	8001c40 <Error_Handler>
    }
    if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 800159e:	2102      	movs	r1, #2
 80015a0:	4809      	ldr	r0, [pc, #36]	; (80015c8 <MX_CAN_Init+0xc4>)
 80015a2:	f002 f9dc 	bl	800395e <HAL_CAN_ActivateNotification>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_CAN_Init+0xac>
        Error_Handler();
 80015ac:	f000 fb48 	bl	8001c40 <Error_Handler>
    }

    if (HAL_CAN_Start(&hcan) != HAL_OK) {
 80015b0:	4805      	ldr	r0, [pc, #20]	; (80015c8 <MX_CAN_Init+0xc4>)
 80015b2:	f001 ffa3 	bl	80034fc <HAL_CAN_Start>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_CAN_Init+0xbc>
      Error_Handler();
 80015bc:	f000 fb40 	bl	8001c40 <Error_Handler>



  /* USER CODE END CAN_Init 2 */

}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	; 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000148 	.word	0x20000148
 80015cc:	40006400 	.word	0x40006400

080015d0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80015e0:	4b0e      	ldr	r3, [pc, #56]	; (800161c <MX_DAC_Init+0x4c>)
 80015e2:	4a0f      	ldr	r2, [pc, #60]	; (8001620 <MX_DAC_Init+0x50>)
 80015e4:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80015e6:	480d      	ldr	r0, [pc, #52]	; (800161c <MX_DAC_Init+0x4c>)
 80015e8:	f002 fd19 	bl	800401e <HAL_DAC_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_DAC_Init+0x26>
  {
    Error_Handler();
 80015f2:	f000 fb25 	bl	8001c40 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2200      	movs	r2, #0
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <MX_DAC_Init+0x4c>)
 8001606:	f002 fd63 	bl	80040d0 <HAL_DAC_ConfigChannel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 8001610:	f000 fb16 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20000244 	.word	0x20000244
 8001620:	40007400 	.word	0x40007400

08001624 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001628:	4b1b      	ldr	r3, [pc, #108]	; (8001698 <MX_I2C1_Init+0x74>)
 800162a:	4a1c      	ldr	r2, [pc, #112]	; (800169c <MX_I2C1_Init+0x78>)
 800162c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800162e:	4b1a      	ldr	r3, [pc, #104]	; (8001698 <MX_I2C1_Init+0x74>)
 8001630:	4a1b      	ldr	r2, [pc, #108]	; (80016a0 <MX_I2C1_Init+0x7c>)
 8001632:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001634:	4b18      	ldr	r3, [pc, #96]	; (8001698 <MX_I2C1_Init+0x74>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800163a:	4b17      	ldr	r3, [pc, #92]	; (8001698 <MX_I2C1_Init+0x74>)
 800163c:	2201      	movs	r2, #1
 800163e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001640:	4b15      	ldr	r3, [pc, #84]	; (8001698 <MX_I2C1_Init+0x74>)
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001646:	4b14      	ldr	r3, [pc, #80]	; (8001698 <MX_I2C1_Init+0x74>)
 8001648:	2200      	movs	r2, #0
 800164a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800164c:	4b12      	ldr	r3, [pc, #72]	; (8001698 <MX_I2C1_Init+0x74>)
 800164e:	2200      	movs	r2, #0
 8001650:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001652:	4b11      	ldr	r3, [pc, #68]	; (8001698 <MX_I2C1_Init+0x74>)
 8001654:	2200      	movs	r2, #0
 8001656:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001658:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <MX_I2C1_Init+0x74>)
 800165a:	2200      	movs	r2, #0
 800165c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800165e:	480e      	ldr	r0, [pc, #56]	; (8001698 <MX_I2C1_Init+0x74>)
 8001660:	f003 f8a4 	bl	80047ac <HAL_I2C_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800166a:	f000 fae9 	bl	8001c40 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800166e:	2100      	movs	r1, #0
 8001670:	4809      	ldr	r0, [pc, #36]	; (8001698 <MX_I2C1_Init+0x74>)
 8001672:	f003 f92a 	bl	80048ca <HAL_I2CEx_ConfigAnalogFilter>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800167c:	f000 fae0 	bl	8001c40 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001680:	2100      	movs	r1, #0
 8001682:	4805      	ldr	r0, [pc, #20]	; (8001698 <MX_I2C1_Init+0x74>)
 8001684:	f003 f96c 	bl	8004960 <HAL_I2CEx_ConfigDigitalFilter>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800168e:	f000 fad7 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000064 	.word	0x20000064
 800169c:	40005400 	.word	0x40005400
 80016a0:	2000090e 	.word	0x2000090e

080016a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016c2:	4b23      	ldr	r3, [pc, #140]	; (8001750 <MX_TIM1_Init+0xac>)
 80016c4:	4a23      	ldr	r2, [pc, #140]	; (8001754 <MX_TIM1_Init+0xb0>)
 80016c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80016c8:	4b21      	ldr	r3, [pc, #132]	; (8001750 <MX_TIM1_Init+0xac>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ce:	4b20      	ldr	r3, [pc, #128]	; (8001750 <MX_TIM1_Init+0xac>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016d4:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <MX_TIM1_Init+0xac>)
 80016d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016dc:	4b1c      	ldr	r3, [pc, #112]	; (8001750 <MX_TIM1_Init+0xac>)
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016e2:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <MX_TIM1_Init+0xac>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <MX_TIM1_Init+0xac>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ee:	4818      	ldr	r0, [pc, #96]	; (8001750 <MX_TIM1_Init+0xac>)
 80016f0:	f004 fc52 	bl	8005f98 <HAL_TIM_Base_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80016fa:	f000 faa1 	bl	8001c40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80016fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001702:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8001708:	2300      	movs	r3, #0
 800170a:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0;
 800170c:	2300      	movs	r3, #0
 800170e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	4619      	mov	r1, r3
 8001716:	480e      	ldr	r0, [pc, #56]	; (8001750 <MX_TIM1_Init+0xac>)
 8001718:	f004 fee2 	bl	80064e0 <HAL_TIM_ConfigClockSource>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001722:	f000 fa8d 	bl	8001c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4619      	mov	r1, r3
 8001736:	4806      	ldr	r0, [pc, #24]	; (8001750 <MX_TIM1_Init+0xac>)
 8001738:	f005 fb60 	bl	8006dfc <HAL_TIMEx_MasterConfigSynchronization>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001742:	f000 fa7d 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	3720      	adds	r7, #32
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200002a4 	.word	0x200002a4
 8001754:	40012c00 	.word	0x40012c00

08001758 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175e:	f107 0310 	add.w	r3, r7, #16
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001776:	4b21      	ldr	r3, [pc, #132]	; (80017fc <MX_TIM2_Init+0xa4>)
 8001778:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800177c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800177e:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <MX_TIM2_Init+0xa4>)
 8001780:	2200      	movs	r2, #0
 8001782:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001784:	4b1d      	ldr	r3, [pc, #116]	; (80017fc <MX_TIM2_Init+0xa4>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800178a:	4b1c      	ldr	r3, [pc, #112]	; (80017fc <MX_TIM2_Init+0xa4>)
 800178c:	f04f 32ff 	mov.w	r2, #4294967295
 8001790:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <MX_TIM2_Init+0xa4>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001798:	4b18      	ldr	r3, [pc, #96]	; (80017fc <MX_TIM2_Init+0xa4>)
 800179a:	2200      	movs	r2, #0
 800179c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800179e:	4817      	ldr	r0, [pc, #92]	; (80017fc <MX_TIM2_Init+0xa4>)
 80017a0:	f004 fbfa 	bl	8005f98 <HAL_TIM_Base_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80017aa:	f000 fa49 	bl	8001c40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80017ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b2:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	4619      	mov	r1, r3
 80017c6:	480d      	ldr	r0, [pc, #52]	; (80017fc <MX_TIM2_Init+0xa4>)
 80017c8:	f004 fe8a 	bl	80064e0 <HAL_TIM_ConfigClockSource>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80017d2:	f000 fa35 	bl	8001c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	4619      	mov	r1, r3
 80017e2:	4806      	ldr	r0, [pc, #24]	; (80017fc <MX_TIM2_Init+0xa4>)
 80017e4:	f005 fb0a 	bl	8006dfc <HAL_TIMEx_MasterConfigSynchronization>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80017ee:	f000 fa27 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017f2:	bf00      	nop
 80017f4:	3720      	adds	r7, #32
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200002fc 	.word	0x200002fc

08001800 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b096      	sub	sp, #88	; 0x58
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001806:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001812:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	605a      	str	r2, [r3, #4]
 800181c:	609a      	str	r2, [r3, #8]
 800181e:	60da      	str	r2, [r3, #12]
 8001820:	611a      	str	r2, [r3, #16]
 8001822:	615a      	str	r2, [r3, #20]
 8001824:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	222c      	movs	r2, #44	; 0x2c
 800182a:	2100      	movs	r1, #0
 800182c:	4618      	mov	r0, r3
 800182e:	f005 fed5 	bl	80075dc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001832:	4b3c      	ldr	r3, [pc, #240]	; (8001924 <MX_TIM15_Init+0x124>)
 8001834:	4a3c      	ldr	r2, [pc, #240]	; (8001928 <MX_TIM15_Init+0x128>)
 8001836:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001838:	4b3a      	ldr	r3, [pc, #232]	; (8001924 <MX_TIM15_Init+0x124>)
 800183a:	2200      	movs	r2, #0
 800183c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800183e:	4b39      	ldr	r3, [pc, #228]	; (8001924 <MX_TIM15_Init+0x124>)
 8001840:	2200      	movs	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 3200;
 8001844:	4b37      	ldr	r3, [pc, #220]	; (8001924 <MX_TIM15_Init+0x124>)
 8001846:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 800184a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184c:	4b35      	ldr	r3, [pc, #212]	; (8001924 <MX_TIM15_Init+0x124>)
 800184e:	2200      	movs	r2, #0
 8001850:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001852:	4b34      	ldr	r3, [pc, #208]	; (8001924 <MX_TIM15_Init+0x124>)
 8001854:	2200      	movs	r2, #0
 8001856:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001858:	4b32      	ldr	r3, [pc, #200]	; (8001924 <MX_TIM15_Init+0x124>)
 800185a:	2280      	movs	r2, #128	; 0x80
 800185c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800185e:	4831      	ldr	r0, [pc, #196]	; (8001924 <MX_TIM15_Init+0x124>)
 8001860:	f004 fbf1 	bl	8006046 <HAL_TIM_PWM_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800186a:	f000 f9e9 	bl	8001c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800186e:	2320      	movs	r3, #32
 8001870:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001872:	2300      	movs	r3, #0
 8001874:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001876:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800187a:	4619      	mov	r1, r3
 800187c:	4829      	ldr	r0, [pc, #164]	; (8001924 <MX_TIM15_Init+0x124>)
 800187e:	f005 fabd 	bl	8006dfc <HAL_TIMEx_MasterConfigSynchronization>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001888:	f000 f9da 	bl	8001c40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800188c:	2360      	movs	r3, #96	; 0x60
 800188e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 1200;
 8001890:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8001894:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001896:	2300      	movs	r3, #0
 8001898:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800189a:	2300      	movs	r3, #0
 800189c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018a2:	2300      	movs	r3, #0
 80018a4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018a6:	2300      	movs	r3, #0
 80018a8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018ae:	2200      	movs	r2, #0
 80018b0:	4619      	mov	r1, r3
 80018b2:	481c      	ldr	r0, [pc, #112]	; (8001924 <MX_TIM15_Init+0x124>)
 80018b4:	f004 fd04 	bl	80062c0 <HAL_TIM_PWM_ConfigChannel>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM15_Init+0xc2>
  {
    Error_Handler();
 80018be:	f000 f9bf 	bl	8001c40 <Error_Handler>
  }
  sConfigOC.Pulse = 200;
 80018c2:	23c8      	movs	r3, #200	; 0xc8
 80018c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018ca:	2204      	movs	r2, #4
 80018cc:	4619      	mov	r1, r3
 80018ce:	4815      	ldr	r0, [pc, #84]	; (8001924 <MX_TIM15_Init+0x124>)
 80018d0:	f004 fcf6 	bl	80062c0 <HAL_TIM_PWM_ConfigChannel>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM15_Init+0xde>
  {
    Error_Handler();
 80018da:	f000 f9b1 	bl	8001c40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	4619      	mov	r1, r3
 8001904:	4807      	ldr	r0, [pc, #28]	; (8001924 <MX_TIM15_Init+0x124>)
 8001906:	f005 fadf 	bl	8006ec8 <HAL_TIMEx_ConfigBreakDeadTime>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM15_Init+0x114>
  {
    Error_Handler();
 8001910:	f000 f996 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001914:	4803      	ldr	r0, [pc, #12]	; (8001924 <MX_TIM15_Init+0x124>)
 8001916:	f000 fbcb 	bl	80020b0 <HAL_TIM_MspPostInit>

}
 800191a:	bf00      	nop
 800191c:	3758      	adds	r7, #88	; 0x58
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200000b0 	.word	0x200000b0
 8001928:	40014000 	.word	0x40014000

0800192c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001930:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <MX_TIM16_Init+0x44>)
 8001932:	4a10      	ldr	r2, [pc, #64]	; (8001974 <MX_TIM16_Init+0x48>)
 8001934:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001936:	4b0e      	ldr	r3, [pc, #56]	; (8001970 <MX_TIM16_Init+0x44>)
 8001938:	2200      	movs	r2, #0
 800193a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800193c:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <MX_TIM16_Init+0x44>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <MX_TIM16_Init+0x44>)
 8001944:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001948:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194a:	4b09      	ldr	r3, [pc, #36]	; (8001970 <MX_TIM16_Init+0x44>)
 800194c:	2200      	movs	r2, #0
 800194e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001950:	4b07      	ldr	r3, [pc, #28]	; (8001970 <MX_TIM16_Init+0x44>)
 8001952:	2200      	movs	r2, #0
 8001954:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <MX_TIM16_Init+0x44>)
 8001958:	2200      	movs	r2, #0
 800195a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800195c:	4804      	ldr	r0, [pc, #16]	; (8001970 <MX_TIM16_Init+0x44>)
 800195e:	f004 fb1b 	bl	8005f98 <HAL_TIM_Base_Init>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001968:	f000 f96a 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000360 	.word	0x20000360
 8001974:	40014400 	.word	0x40014400

08001978 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b092      	sub	sp, #72	; 0x48
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800197e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	609a      	str	r2, [r3, #8]
 800198a:	60da      	str	r2, [r3, #12]
 800198c:	611a      	str	r2, [r3, #16]
 800198e:	615a      	str	r2, [r3, #20]
 8001990:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001992:	463b      	mov	r3, r7
 8001994:	222c      	movs	r2, #44	; 0x2c
 8001996:	2100      	movs	r1, #0
 8001998:	4618      	mov	r0, r3
 800199a:	f005 fe1f 	bl	80075dc <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800199e:	4b31      	ldr	r3, [pc, #196]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019a0:	4a31      	ldr	r2, [pc, #196]	; (8001a68 <MX_TIM17_Init+0xf0>)
 80019a2:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80019a4:	4b2f      	ldr	r3, [pc, #188]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019aa:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80019b0:	4b2c      	ldr	r3, [pc, #176]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019b6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b8:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80019be:	4b29      	ldr	r3, [pc, #164]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c4:	4b27      	ldr	r3, [pc, #156]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80019ca:	4826      	ldr	r0, [pc, #152]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019cc:	f004 fae4 	bl	8005f98 <HAL_TIM_Base_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 80019d6:	f000 f933 	bl	8001c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80019da:	4822      	ldr	r0, [pc, #136]	; (8001a64 <MX_TIM17_Init+0xec>)
 80019dc:	f004 fb33 	bl	8006046 <HAL_TIM_PWM_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 80019e6:	f000 f92b 	bl	8001c40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ea:	2360      	movs	r3, #96	; 0x60
 80019ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019f2:	2300      	movs	r3, #0
 80019f4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019f6:	2300      	movs	r3, #0
 80019f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019fe:	2300      	movs	r3, #0
 8001a00:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a02:	2300      	movs	r3, #0
 8001a04:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4815      	ldr	r0, [pc, #84]	; (8001a64 <MX_TIM17_Init+0xec>)
 8001a10:	f004 fc56 	bl	80062c0 <HAL_TIM_PWM_ConfigChannel>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8001a1a:	f000 f911 	bl	8001c40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a26:	2300      	movs	r3, #0
 8001a28:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001a40:	463b      	mov	r3, r7
 8001a42:	4619      	mov	r1, r3
 8001a44:	4807      	ldr	r0, [pc, #28]	; (8001a64 <MX_TIM17_Init+0xec>)
 8001a46:	f005 fa3f 	bl	8006ec8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8001a50:	f000 f8f6 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8001a54:	4803      	ldr	r0, [pc, #12]	; (8001a64 <MX_TIM17_Init+0xec>)
 8001a56:	f000 fb2b 	bl	80020b0 <HAL_TIM_MspPostInit>

}
 8001a5a:	bf00      	nop
 8001a5c:	3748      	adds	r7, #72	; 0x48
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200000fc 	.word	0x200000fc
 8001a68:	40014800 	.word	0x40014800

08001a6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a70:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a72:	4a15      	ldr	r2, [pc, #84]	; (8001ac8 <MX_USART1_UART_Init+0x5c>)
 8001a74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001a76:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a78:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001a7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a90:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a92:	220c      	movs	r2, #12
 8001a94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a96:	4b0b      	ldr	r3, [pc, #44]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a9c:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aa2:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001aae:	4805      	ldr	r0, [pc, #20]	; (8001ac4 <MX_USART1_UART_Init+0x58>)
 8001ab0:	f005 fa82 	bl	8006fb8 <HAL_UART_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001aba:	f000 f8c1 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200001c0 	.word	0x200001c0
 8001ac8:	40013800 	.word	0x40013800

08001acc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ad2:	4b0c      	ldr	r3, [pc, #48]	; (8001b04 <MX_DMA_Init+0x38>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	4a0b      	ldr	r2, [pc, #44]	; (8001b04 <MX_DMA_Init+0x38>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6153      	str	r3, [r2, #20]
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <MX_DMA_Init+0x38>)
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	607b      	str	r3, [r7, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2100      	movs	r1, #0
 8001aee:	200b      	movs	r0, #11
 8001af0:	f002 fa5f 	bl	8003fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001af4:	200b      	movs	r0, #11
 8001af6:	f002 fa78 	bl	8003fea <HAL_NVIC_EnableIRQ>

}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000

08001b08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b088      	sub	sp, #32
 8001b0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
 8001b1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1e:	4b45      	ldr	r3, [pc, #276]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	4a44      	ldr	r2, [pc, #272]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001b28:	6153      	str	r3, [r2, #20]
 8001b2a:	4b42      	ldr	r3, [pc, #264]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	4b3f      	ldr	r3, [pc, #252]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	4a3e      	ldr	r2, [pc, #248]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b40:	6153      	str	r3, [r2, #20]
 8001b42:	4b3c      	ldr	r3, [pc, #240]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	4b39      	ldr	r3, [pc, #228]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	4a38      	ldr	r2, [pc, #224]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b58:	6153      	str	r3, [r2, #20]
 8001b5a:	4b36      	ldr	r3, [pc, #216]	; (8001c34 <MX_GPIO_Init+0x12c>)
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001b66:	2200      	movs	r2, #0
 8001b68:	21c0      	movs	r1, #192	; 0xc0
 8001b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b6e:	f002 fe05 	bl	800477c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b78:	482f      	ldr	r0, [pc, #188]	; (8001c38 <MX_GPIO_Init+0x130>)
 8001b7a:	f002 fdff 	bl	800477c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	21c0      	movs	r1, #192	; 0xc0
 8001b82:	482e      	ldr	r0, [pc, #184]	; (8001c3c <MX_GPIO_Init+0x134>)
 8001b84:	f002 fdfa 	bl	800477c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b9e:	f002 fc7b 	bl	8004498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ba2:	23c0      	movs	r3, #192	; 0xc0
 8001ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001baa:	2302      	movs	r3, #2
 8001bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	f107 030c 	add.w	r3, r7, #12
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bbc:	f002 fc6c 	bl	8004498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4819      	ldr	r0, [pc, #100]	; (8001c38 <MX_GPIO_Init+0x130>)
 8001bd4:	f002 fc60 	bl	8004498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001bd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bde:	2301      	movs	r3, #1
 8001be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4811      	ldr	r0, [pc, #68]	; (8001c38 <MX_GPIO_Init+0x130>)
 8001bf2:	f002 fc51 	bl	8004498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bf6:	23c0      	movs	r3, #192	; 0xc0
 8001bf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	480b      	ldr	r0, [pc, #44]	; (8001c3c <MX_GPIO_Init+0x134>)
 8001c0e:	f002 fc43 	bl	8004498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c12:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	4619      	mov	r1, r3
 8001c26:	4805      	ldr	r0, [pc, #20]	; (8001c3c <MX_GPIO_Init+0x134>)
 8001c28:	f002 fc36 	bl	8004498 <HAL_GPIO_Init>

}
 8001c2c:	bf00      	nop
 8001c2e:	3720      	adds	r7, #32
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40021000 	.word	0x40021000
 8001c38:	48000400 	.word	0x48000400
 8001c3c:	48000800 	.word	0x48000800

08001c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c44:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c46:	e7fe      	b.n	8001c46 <Error_Handler+0x6>

08001c48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <HAL_MspInit+0x44>)
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	4a0e      	ldr	r2, [pc, #56]	; (8001c8c <HAL_MspInit+0x44>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6193      	str	r3, [r2, #24]
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <HAL_MspInit+0x44>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c66:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <HAL_MspInit+0x44>)
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	4a08      	ldr	r2, [pc, #32]	; (8001c8c <HAL_MspInit+0x44>)
 8001c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c70:	61d3      	str	r3, [r2, #28]
 8001c72:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <HAL_MspInit+0x44>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	603b      	str	r3, [r7, #0]
 8001c7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000

08001c90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08a      	sub	sp, #40	; 0x28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cb0:	d14c      	bne.n	8001d4c <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cb2:	4b28      	ldr	r3, [pc, #160]	; (8001d54 <HAL_ADC_MspInit+0xc4>)
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	4a27      	ldr	r2, [pc, #156]	; (8001d54 <HAL_ADC_MspInit+0xc4>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cbc:	6153      	str	r3, [r2, #20]
 8001cbe:	4b25      	ldr	r3, [pc, #148]	; (8001d54 <HAL_ADC_MspInit+0xc4>)
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cca:	4b22      	ldr	r3, [pc, #136]	; (8001d54 <HAL_ADC_MspInit+0xc4>)
 8001ccc:	695b      	ldr	r3, [r3, #20]
 8001cce:	4a21      	ldr	r2, [pc, #132]	; (8001d54 <HAL_ADC_MspInit+0xc4>)
 8001cd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001cd4:	6153      	str	r3, [r2, #20]
 8001cd6:	4b1f      	ldr	r3, [pc, #124]	; (8001d54 <HAL_ADC_MspInit+0xc4>)
 8001cd8:	695b      	ldr	r3, [r3, #20]
 8001cda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cee:	f107 0314 	add.w	r3, r7, #20
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4818      	ldr	r0, [pc, #96]	; (8001d58 <HAL_ADC_MspInit+0xc8>)
 8001cf6:	f002 fbcf 	bl	8004498 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001cfc:	4a18      	ldr	r2, [pc, #96]	; (8001d60 <HAL_ADC_MspInit+0xd0>)
 8001cfe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d00:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d0c:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d0e:	2280      	movs	r2, #128	; 0x80
 8001d10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d12:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d1a:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d24:	2220      	movs	r2, #32
 8001d26:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d2e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d30:	480a      	ldr	r0, [pc, #40]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d32:	f002 fa1a 	bl	800416a <HAL_DMA_Init>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001d3c:	f7ff ff80 	bl	8001c40 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a06      	ldr	r2, [pc, #24]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d44:	639a      	str	r2, [r3, #56]	; 0x38
 8001d46:	4a05      	ldr	r2, [pc, #20]	; (8001d5c <HAL_ADC_MspInit+0xcc>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d4c:	bf00      	nop
 8001d4e:	3728      	adds	r7, #40	; 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40021000 	.word	0x40021000
 8001d58:	48000800 	.word	0x48000800
 8001d5c:	20000258 	.word	0x20000258
 8001d60:	40020008 	.word	0x40020008

08001d64 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	; 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1c      	ldr	r2, [pc, #112]	; (8001df4 <HAL_CAN_MspInit+0x90>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d131      	bne.n	8001dea <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d86:	4b1c      	ldr	r3, [pc, #112]	; (8001df8 <HAL_CAN_MspInit+0x94>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	4a1b      	ldr	r2, [pc, #108]	; (8001df8 <HAL_CAN_MspInit+0x94>)
 8001d8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d90:	61d3      	str	r3, [r2, #28]
 8001d92:	4b19      	ldr	r3, [pc, #100]	; (8001df8 <HAL_CAN_MspInit+0x94>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	4b16      	ldr	r3, [pc, #88]	; (8001df8 <HAL_CAN_MspInit+0x94>)
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	4a15      	ldr	r2, [pc, #84]	; (8001df8 <HAL_CAN_MspInit+0x94>)
 8001da4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da8:	6153      	str	r3, [r2, #20]
 8001daa:	4b13      	ldr	r3, [pc, #76]	; (8001df8 <HAL_CAN_MspInit+0x94>)
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001db6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001dba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 8001dc8:	2309      	movs	r3, #9
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dd6:	f002 fb5f 	bl	8004498 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2100      	movs	r1, #0
 8001dde:	2014      	movs	r0, #20
 8001de0:	f002 f8e7 	bl	8003fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001de4:	2014      	movs	r0, #20
 8001de6:	f002 f900 	bl	8003fea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001dea:	bf00      	nop
 8001dec:	3728      	adds	r7, #40	; 0x28
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40006400 	.word	0x40006400
 8001df8:	40021000 	.word	0x40021000

08001dfc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	; 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a15      	ldr	r2, [pc, #84]	; (8001e70 <HAL_DAC_MspInit+0x74>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d124      	bne.n	8001e68 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001e1e:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <HAL_DAC_MspInit+0x78>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	4a14      	ldr	r2, [pc, #80]	; (8001e74 <HAL_DAC_MspInit+0x78>)
 8001e24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001e28:	61d3      	str	r3, [r2, #28]
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_DAC_MspInit+0x78>)
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_DAC_MspInit+0x78>)
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	4a0e      	ldr	r2, [pc, #56]	; (8001e74 <HAL_DAC_MspInit+0x78>)
 8001e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e40:	6153      	str	r3, [r2, #20]
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_DAC_MspInit+0x78>)
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e4e:	2310      	movs	r3, #16
 8001e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e52:	2303      	movs	r3, #3
 8001e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e64:	f002 fb18 	bl	8004498 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001e68:	bf00      	nop
 8001e6a:	3728      	adds	r7, #40	; 0x28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40007400 	.word	0x40007400
 8001e74:	40021000 	.word	0x40021000

08001e78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	; 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a26      	ldr	r2, [pc, #152]	; (8001f30 <HAL_I2C_MspInit+0xb8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d145      	bne.n	8001f26 <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9a:	4b26      	ldr	r3, [pc, #152]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	4a25      	ldr	r2, [pc, #148]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea4:	6153      	str	r3, [r2, #20]
 8001ea6:	4b23      	ldr	r3, [pc, #140]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	4b20      	ldr	r3, [pc, #128]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	4a1f      	ldr	r2, [pc, #124]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ebc:	6153      	str	r3, [r2, #20]
 8001ebe:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001eca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ed0:	2312      	movs	r3, #18
 8001ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001edc:	2304      	movs	r3, #4
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eea:	f002 fad5 	bl	8004498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001eee:	2380      	movs	r3, #128	; 0x80
 8001ef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef2:	2312      	movs	r3, #18
 8001ef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001efa:	2303      	movs	r3, #3
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001efe:	2304      	movs	r3, #4
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	4619      	mov	r1, r3
 8001f08:	480b      	ldr	r0, [pc, #44]	; (8001f38 <HAL_I2C_MspInit+0xc0>)
 8001f0a:	f002 fac5 	bl	8004498 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f0e:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	4a08      	ldr	r2, [pc, #32]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001f14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f18:	61d3      	str	r3, [r2, #28]
 8001f1a:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <HAL_I2C_MspInit+0xbc>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f22:	60bb      	str	r3, [r7, #8]
 8001f24:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f26:	bf00      	nop
 8001f28:	3728      	adds	r7, #40	; 0x28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40005400 	.word	0x40005400
 8001f34:	40021000 	.word	0x40021000
 8001f38:	48000400 	.word	0x48000400

08001f3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08e      	sub	sp, #56	; 0x38
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a40      	ldr	r2, [pc, #256]	; (800205c <HAL_TIM_Base_MspInit+0x120>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d128      	bne.n	8001fb0 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f5e:	4b40      	ldr	r3, [pc, #256]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	4a3f      	ldr	r2, [pc, #252]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001f64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f68:	6193      	str	r3, [r2, #24]
 8001f6a:	4b3d      	ldr	r3, [pc, #244]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f72:	623b      	str	r3, [r7, #32]
 8001f74:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	4a39      	ldr	r2, [pc, #228]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001f7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f80:	6153      	str	r3, [r2, #20]
 8001f82:	4b37      	ldr	r3, [pc, #220]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f8a:	61fb      	str	r3, [r7, #28]
 8001f8c:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PC4     ------> TIM1_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f8e:	2310      	movs	r3, #16
 8001f90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f92:	2302      	movs	r3, #2
 8001f94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	482e      	ldr	r0, [pc, #184]	; (8002064 <HAL_TIM_Base_MspInit+0x128>)
 8001faa:	f002 fa75 	bl	8004498 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001fae:	e051      	b.n	8002054 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fb8:	d129      	bne.n	800200e <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fba:	4b29      	ldr	r3, [pc, #164]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4a28      	ldr	r2, [pc, #160]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	61d3      	str	r3, [r2, #28]
 8001fc6:	4b26      	ldr	r3, [pc, #152]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	61bb      	str	r3, [r7, #24]
 8001fd0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd2:	4b23      	ldr	r3, [pc, #140]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	4a22      	ldr	r2, [pc, #136]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001fd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fdc:	6153      	str	r3, [r2, #20]
 8001fde:	4b20      	ldr	r3, [pc, #128]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fea:	2301      	movs	r3, #1
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002002:	4619      	mov	r1, r3
 8002004:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002008:	f002 fa46 	bl	8004498 <HAL_GPIO_Init>
}
 800200c:	e022      	b.n	8002054 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM16)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a15      	ldr	r2, [pc, #84]	; (8002068 <HAL_TIM_Base_MspInit+0x12c>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d10c      	bne.n	8002032 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002018:	4b11      	ldr	r3, [pc, #68]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	4a10      	ldr	r2, [pc, #64]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 800201e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002022:	6193      	str	r3, [r2, #24]
 8002024:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202c:	613b      	str	r3, [r7, #16]
 800202e:	693b      	ldr	r3, [r7, #16]
}
 8002030:	e010      	b.n	8002054 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM17)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a0d      	ldr	r2, [pc, #52]	; (800206c <HAL_TIM_Base_MspInit+0x130>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d10b      	bne.n	8002054 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	4a07      	ldr	r2, [pc, #28]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 8002042:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002046:	6193      	str	r3, [r2, #24]
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <HAL_TIM_Base_MspInit+0x124>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	68fb      	ldr	r3, [r7, #12]
}
 8002054:	bf00      	nop
 8002056:	3738      	adds	r7, #56	; 0x38
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40012c00 	.word	0x40012c00
 8002060:	40021000 	.word	0x40021000
 8002064:	48000800 	.word	0x48000800
 8002068:	40014400 	.word	0x40014400
 800206c:	40014800 	.word	0x40014800

08002070 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a0a      	ldr	r2, [pc, #40]	; (80020a8 <HAL_TIM_PWM_MspInit+0x38>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d10b      	bne.n	800209a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002082:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <HAL_TIM_PWM_MspInit+0x3c>)
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	4a09      	ldr	r2, [pc, #36]	; (80020ac <HAL_TIM_PWM_MspInit+0x3c>)
 8002088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800208c:	6193      	str	r3, [r2, #24]
 800208e:	4b07      	ldr	r3, [pc, #28]	; (80020ac <HAL_TIM_PWM_MspInit+0x3c>)
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800209a:	bf00      	nop
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	40014000 	.word	0x40014000
 80020ac:	40021000 	.word	0x40021000

080020b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM15)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a31      	ldr	r2, [pc, #196]	; (8002194 <HAL_TIM_MspPostInit+0xe4>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d13a      	bne.n	8002148 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d2:	4b31      	ldr	r3, [pc, #196]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	4a30      	ldr	r2, [pc, #192]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 80020d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020dc:	6153      	str	r3, [r2, #20]
 80020de:	4b2e      	ldr	r3, [pc, #184]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e6:	613b      	str	r3, [r7, #16]
 80020e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ea:	4b2b      	ldr	r3, [pc, #172]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	4a2a      	ldr	r2, [pc, #168]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 80020f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020f4:	6153      	str	r3, [r2, #20]
 80020f6:	4b28      	ldr	r3, [pc, #160]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA3     ------> TIM15_CH2
    PB14     ------> TIM15_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002102:	2308      	movs	r3, #8
 8002104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002106:	2302      	movs	r3, #2
 8002108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210e:	2300      	movs	r3, #0
 8002110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8002112:	2309      	movs	r3, #9
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002116:	f107 0314 	add.w	r3, r7, #20
 800211a:	4619      	mov	r1, r3
 800211c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002120:	f002 f9ba 	bl	8004498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002124:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212a:	2302      	movs	r3, #2
 800212c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002132:	2300      	movs	r3, #0
 8002134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8002136:	2301      	movs	r3, #1
 8002138:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213a:	f107 0314 	add.w	r3, r7, #20
 800213e:	4619      	mov	r1, r3
 8002140:	4816      	ldr	r0, [pc, #88]	; (800219c <HAL_TIM_MspPostInit+0xec>)
 8002142:	f002 f9a9 	bl	8004498 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002146:	e021      	b.n	800218c <HAL_TIM_MspPostInit+0xdc>
  else if(htim->Instance==TIM17)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a14      	ldr	r2, [pc, #80]	; (80021a0 <HAL_TIM_MspPostInit+0xf0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d11c      	bne.n	800218c <HAL_TIM_MspPostInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	4b11      	ldr	r3, [pc, #68]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 8002158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800215c:	6153      	str	r3, [r2, #20]
 800215e:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <HAL_TIM_MspPostInit+0xe8>)
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800216a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800216e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002170:	2302      	movs	r3, #2
 8002172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002178:	2300      	movs	r3, #0
 800217a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800217c:	2301      	movs	r3, #1
 800217e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	4619      	mov	r1, r3
 8002186:	4805      	ldr	r0, [pc, #20]	; (800219c <HAL_TIM_MspPostInit+0xec>)
 8002188:	f002 f986 	bl	8004498 <HAL_GPIO_Init>
}
 800218c:	bf00      	nop
 800218e:	3728      	adds	r7, #40	; 0x28
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40014000 	.word	0x40014000
 8002198:	40021000 	.word	0x40021000
 800219c:	48000400 	.word	0x48000400
 80021a0:	40014800 	.word	0x40014800

080021a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	; 0x28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 0314 	add.w	r3, r7, #20
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a26      	ldr	r2, [pc, #152]	; (800225c <HAL_UART_MspInit+0xb8>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d145      	bne.n	8002252 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021c6:	4b26      	ldr	r3, [pc, #152]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	4a25      	ldr	r2, [pc, #148]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021d0:	6193      	str	r3, [r2, #24]
 80021d2:	4b23      	ldr	r3, [pc, #140]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021de:	4b20      	ldr	r3, [pc, #128]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	4a1f      	ldr	r2, [pc, #124]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80021e8:	6153      	str	r3, [r2, #20]
 80021ea:	4b1d      	ldr	r3, [pc, #116]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f6:	4b1a      	ldr	r3, [pc, #104]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	4a19      	ldr	r2, [pc, #100]	; (8002260 <HAL_UART_MspInit+0xbc>)
 80021fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002200:	6153      	str	r3, [r2, #20]
 8002202:	4b17      	ldr	r3, [pc, #92]	; (8002260 <HAL_UART_MspInit+0xbc>)
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220a:	60bb      	str	r3, [r7, #8]
 800220c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC5     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800220e:	2320      	movs	r3, #32
 8002210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	2302      	movs	r3, #2
 8002214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800221a:	2303      	movs	r3, #3
 800221c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800221e:	2307      	movs	r3, #7
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4619      	mov	r1, r3
 8002228:	480e      	ldr	r0, [pc, #56]	; (8002264 <HAL_UART_MspInit+0xc0>)
 800222a:	f002 f935 	bl	8004498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800222e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800223c:	2303      	movs	r3, #3
 800223e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002240:	2307      	movs	r3, #7
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	4619      	mov	r1, r3
 800224a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800224e:	f002 f923 	bl	8004498 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002252:	bf00      	nop
 8002254:	3728      	adds	r7, #40	; 0x28
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40013800 	.word	0x40013800
 8002260:	40021000 	.word	0x40021000
 8002264:	48000800 	.word	0x48000800

08002268 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800226c:	e7fe      	b.n	800226c <NMI_Handler+0x4>

0800226e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800226e:	b480      	push	{r7}
 8002270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002272:	e7fe      	b.n	8002272 <HardFault_Handler+0x4>

08002274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002278:	e7fe      	b.n	8002278 <MemManage_Handler+0x4>

0800227a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800227a:	b480      	push	{r7}
 800227c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800227e:	e7fe      	b.n	800227e <BusFault_Handler+0x4>

08002280 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002284:	e7fe      	b.n	8002284 <UsageFault_Handler+0x4>

08002286 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002298:	bf00      	nop
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022a2:	b480      	push	{r7}
 80022a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022b4:	f000 f898 	bl	80023e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022b8:	bf00      	nop
 80022ba:	bd80      	pop	{r7, pc}

080022bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022c0:	4802      	ldr	r0, [pc, #8]	; (80022cc <DMA1_Channel1_IRQHandler+0x10>)
 80022c2:	f001 fff8 	bl	80042b6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000258 	.word	0x20000258

080022d0 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 and USB low priority interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80022d6:	f001 fb68 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000148 	.word	0x20000148

080022e4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022e8:	4b06      	ldr	r3, [pc, #24]	; (8002304 <SystemInit+0x20>)
 80022ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ee:	4a05      	ldr	r2, [pc, #20]	; (8002304 <SystemInit+0x20>)
 80022f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002308:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002340 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800230c:	480d      	ldr	r0, [pc, #52]	; (8002344 <LoopForever+0x6>)
  ldr r1, =_edata
 800230e:	490e      	ldr	r1, [pc, #56]	; (8002348 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002310:	4a0e      	ldr	r2, [pc, #56]	; (800234c <LoopForever+0xe>)
  movs r3, #0
 8002312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002314:	e002      	b.n	800231c <LoopCopyDataInit>

08002316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800231a:	3304      	adds	r3, #4

0800231c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800231c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800231e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002320:	d3f9      	bcc.n	8002316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002322:	4a0b      	ldr	r2, [pc, #44]	; (8002350 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002324:	4c0b      	ldr	r4, [pc, #44]	; (8002354 <LoopForever+0x16>)
  movs r3, #0
 8002326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002328:	e001      	b.n	800232e <LoopFillZerobss>

0800232a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800232a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800232c:	3204      	adds	r2, #4

0800232e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800232e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002330:	d3fb      	bcc.n	800232a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002332:	f7ff ffd7 	bl	80022e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002336:	f005 f92d 	bl	8007594 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800233a:	f7fe ff3f 	bl	80011bc <main>

0800233e <LoopForever>:

LoopForever:
    b LoopForever
 800233e:	e7fe      	b.n	800233e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002340:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002348:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800234c:	08007648 	.word	0x08007648
  ldr r2, =_sbss
 8002350:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002354:	200003cc 	.word	0x200003cc

08002358 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002358:	e7fe      	b.n	8002358 <ADC1_IRQHandler>
	...

0800235c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002360:	4b08      	ldr	r3, [pc, #32]	; (8002384 <HAL_Init+0x28>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a07      	ldr	r2, [pc, #28]	; (8002384 <HAL_Init+0x28>)
 8002366:	f043 0310 	orr.w	r3, r3, #16
 800236a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800236c:	2003      	movs	r0, #3
 800236e:	f001 fe15 	bl	8003f9c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002372:	2000      	movs	r0, #0
 8002374:	f000 f808 	bl	8002388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002378:	f7ff fc66 	bl	8001c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40022000 	.word	0x40022000

08002388 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002390:	4b12      	ldr	r3, [pc, #72]	; (80023dc <HAL_InitTick+0x54>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <HAL_InitTick+0x58>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	4619      	mov	r1, r3
 800239a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800239e:	fbb3 f3f1 	udiv	r3, r3, r1
 80023a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a6:	4618      	mov	r0, r3
 80023a8:	f001 fe2d 	bl	8004006 <HAL_SYSTICK_Config>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e00e      	b.n	80023d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b0f      	cmp	r3, #15
 80023ba:	d80a      	bhi.n	80023d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023bc:	2200      	movs	r2, #0
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	f04f 30ff 	mov.w	r0, #4294967295
 80023c4:	f001 fdf5 	bl	8003fb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023c8:	4a06      	ldr	r2, [pc, #24]	; (80023e4 <HAL_InitTick+0x5c>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	e000      	b.n	80023d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20000008 	.word	0x20000008
 80023e0:	20000010 	.word	0x20000010
 80023e4:	2000000c 	.word	0x2000000c

080023e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ec:	4b06      	ldr	r3, [pc, #24]	; (8002408 <HAL_IncTick+0x20>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b06      	ldr	r3, [pc, #24]	; (800240c <HAL_IncTick+0x24>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4413      	add	r3, r2
 80023f8:	4a04      	ldr	r2, [pc, #16]	; (800240c <HAL_IncTick+0x24>)
 80023fa:	6013      	str	r3, [r2, #0]
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	20000010 	.word	0x20000010
 800240c:	200003c8 	.word	0x200003c8

08002410 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  return uwTick;  
 8002414:	4b03      	ldr	r3, [pc, #12]	; (8002424 <HAL_GetTick+0x14>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	200003c8 	.word	0x200003c8

08002428 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002430:	f7ff ffee 	bl	8002410 <HAL_GetTick>
 8002434:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002440:	d005      	beq.n	800244e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002442:	4b09      	ldr	r3, [pc, #36]	; (8002468 <HAL_Delay+0x40>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	461a      	mov	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4413      	add	r3, r2
 800244c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800244e:	bf00      	nop
 8002450:	f7ff ffde 	bl	8002410 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	429a      	cmp	r2, r3
 800245e:	d8f7      	bhi.n	8002450 <HAL_Delay+0x28>
  {
  }
}
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000010 	.word	0x20000010

0800246c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b09a      	sub	sp, #104	; 0x68
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b0:	2300      	movs	r3, #0
 80024b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e169      	b.n	800279c <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	f003 0310 	and.w	r3, r3, #16
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d176      	bne.n	80025c8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d152      	bne.n	8002588 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff fbc7 	bl	8001c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d13b      	bne.n	8002588 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f000 fdcf 	bl	80030b4 <ADC_Disable>
 8002516:	4603      	mov	r3, r0
 8002518:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	2b00      	cmp	r3, #0
 8002526:	d12f      	bne.n	8002588 <HAL_ADC_Init+0xe0>
 8002528:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800252c:	2b00      	cmp	r3, #0
 800252e:	d12b      	bne.n	8002588 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002538:	f023 0302 	bic.w	r3, r3, #2
 800253c:	f043 0202 	orr.w	r2, r3, #2
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002552:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002562:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002564:	4b8f      	ldr	r3, [pc, #572]	; (80027a4 <HAL_ADC_Init+0x2fc>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a8f      	ldr	r2, [pc, #572]	; (80027a8 <HAL_ADC_Init+0x300>)
 800256a:	fba2 2303 	umull	r2, r3, r2, r3
 800256e:	0c9a      	lsrs	r2, r3, #18
 8002570:	4613      	mov	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800257a:	e002      	b.n	8002582 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	3b01      	subs	r3, #1
 8002580:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f9      	bne.n	800257c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d007      	beq.n	80025a6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80025a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025a4:	d110      	bne.n	80025c8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	f023 0312 	bic.w	r3, r3, #18
 80025ae:	f043 0210 	orr.w	r2, r3, #16
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ba:	f043 0201 	orr.w	r2, r3, #1
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f040 80d6 	bne.w	8002782 <HAL_ADC_Init+0x2da>
 80025d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f040 80d1 	bne.w	8002782 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f040 80c9 	bne.w	8002782 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80025f8:	f043 0202 	orr.w	r2, r3, #2
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002600:	4b6a      	ldr	r3, [pc, #424]	; (80027ac <HAL_ADC_Init+0x304>)
 8002602:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002604:	2300      	movs	r3, #0
 8002606:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 0303 	and.w	r3, r3, #3
 8002612:	2b01      	cmp	r3, #1
 8002614:	d108      	bne.n	8002628 <HAL_ADC_Init+0x180>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_ADC_Init+0x180>
 8002624:	2301      	movs	r3, #1
 8002626:	e000      	b.n	800262a <HAL_ADC_Init+0x182>
 8002628:	2300      	movs	r3, #0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d11c      	bne.n	8002668 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800262e:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002630:	2b00      	cmp	r3, #0
 8002632:	d010      	beq.n	8002656 <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	2b01      	cmp	r3, #1
 800263e:	d107      	bne.n	8002650 <HAL_ADC_Init+0x1a8>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	2b01      	cmp	r3, #1
 800264a:	d101      	bne.n	8002650 <HAL_ADC_Init+0x1a8>
 800264c:	2301      	movs	r3, #1
 800264e:	e000      	b.n	8002652 <HAL_ADC_Init+0x1aa>
 8002650:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002652:	2b00      	cmp	r3, #0
 8002654:	d108      	bne.n	8002668 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002656:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	431a      	orrs	r2, r3
 8002664:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002666:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	7e5b      	ldrb	r3, [r3, #25]
 800266c:	035b      	lsls	r3, r3, #13
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002672:	2a01      	cmp	r2, #1
 8002674:	d002      	beq.n	800267c <HAL_ADC_Init+0x1d4>
 8002676:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800267a:	e000      	b.n	800267e <HAL_ADC_Init+0x1d6>
 800267c:	2200      	movs	r2, #0
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	431a      	orrs	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	4313      	orrs	r3, r2
 800268c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800268e:	4313      	orrs	r3, r2
 8002690:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d11b      	bne.n	80026d4 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	7e5b      	ldrb	r3, [r3, #25]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d109      	bne.n	80026b8 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a8:	3b01      	subs	r3, #1
 80026aa:	045a      	lsls	r2, r3, #17
 80026ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026ae:	4313      	orrs	r3, r2
 80026b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b4:	663b      	str	r3, [r7, #96]	; 0x60
 80026b6:	e00d      	b.n	80026d4 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026bc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80026c0:	f043 0220 	orr.w	r2, r3, #32
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026cc:	f043 0201 	orr.w	r2, r3, #1
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d007      	beq.n	80026ec <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e4:	4313      	orrs	r3, r2
 80026e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026e8:	4313      	orrs	r3, r2
 80026ea:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d114      	bne.n	8002724 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002708:	f023 0302 	bic.w	r3, r3, #2
 800270c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	7e1b      	ldrb	r3, [r3, #24]
 8002712:	039a      	lsls	r2, r3, #14
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4313      	orrs	r3, r2
 800271e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002720:	4313      	orrs	r3, r2
 8002722:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <HAL_ADC_Init+0x308>)
 800272c:	4013      	ands	r3, r2
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6812      	ldr	r2, [r2, #0]
 8002732:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002734:	430b      	orrs	r3, r1
 8002736:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d10c      	bne.n	800275a <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	f023 010f 	bic.w	r1, r3, #15
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	1e5a      	subs	r2, r3, #1
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	631a      	str	r2, [r3, #48]	; 0x30
 8002758:	e007      	b.n	800276a <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 020f 	bic.w	r2, r2, #15
 8002768:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	f023 0303 	bic.w	r3, r3, #3
 8002778:	f043 0201 	orr.w	r2, r3, #1
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	641a      	str	r2, [r3, #64]	; 0x40
 8002780:	e00a      	b.n	8002798 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	f023 0312 	bic.w	r3, r3, #18
 800278a:	f043 0210 	orr.w	r2, r3, #16
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002792:	2301      	movs	r3, #1
 8002794:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002798:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800279c:	4618      	mov	r0, r3
 800279e:	3768      	adds	r7, #104	; 0x68
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	20000008 	.word	0x20000008
 80027a8:	431bde83 	.word	0x431bde83
 80027ac:	50000300 	.word	0x50000300
 80027b0:	fff0c007 	.word	0xfff0c007

080027b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 0304 	and.w	r3, r3, #4
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d17e      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d101      	bne.n	80027e0 <HAL_ADC_Start_DMA+0x2c>
 80027dc:	2302      	movs	r3, #2
 80027de:	e07a      	b.n	80028d6 <HAL_ADC_Start_DMA+0x122>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 fc05 	bl	8002ff8 <ADC_Enable>
 80027ee:	4603      	mov	r3, r0
 80027f0:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80027f2:	7dfb      	ldrb	r3, [r7, #23]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d166      	bne.n	80028c6 <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002800:	f023 0301 	bic.w	r3, r3, #1
 8002804:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	641a      	str	r2, [r3, #64]	; 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002810:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800282e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	641a      	str	r2, [r3, #64]	; 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800283e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002842:	d106      	bne.n	8002852 <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002848:	f023 0206 	bic.w	r2, r3, #6
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	645a      	str	r2, [r3, #68]	; 0x44
 8002850:	e002      	b.n	8002858 <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002864:	4a1e      	ldr	r2, [pc, #120]	; (80028e0 <HAL_ADC_Start_DMA+0x12c>)
 8002866:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286c:	4a1d      	ldr	r2, [pc, #116]	; (80028e4 <HAL_ADC_Start_DMA+0x130>)
 800286e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002874:	4a1c      	ldr	r2, [pc, #112]	; (80028e8 <HAL_ADC_Start_DMA+0x134>)
 8002876:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	221c      	movs	r2, #28
 800287e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	685a      	ldr	r2, [r3, #4]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0210 	orr.w	r2, r2, #16
 800288e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0201 	orr.w	r2, r2, #1
 800289e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	3340      	adds	r3, #64	; 0x40
 80028aa:	4619      	mov	r1, r3
 80028ac:	68ba      	ldr	r2, [r7, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f001 fca2 	bl	80041f8 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689a      	ldr	r2, [r3, #8]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f042 0204 	orr.w	r2, r2, #4
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	e006      	b.n	80028d4 <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80028ce:	e001      	b.n	80028d4 <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028d0:	2302      	movs	r3, #2
 80028d2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	08002f2d 	.word	0x08002f2d
 80028e4:	08002fa7 	.word	0x08002fa7
 80028e8:	08002fc3 	.word	0x08002fc3

080028ec <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_ADCEx_Calibration_Start+0x1c>
 8002904:	2302      	movs	r3, #2
 8002906:	e057      	b.n	80029b8 <HAL_ADCEx_Calibration_Start+0xcc>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 fbcf 	bl	80030b4 <ADC_Disable>
 8002916:	4603      	mov	r3, r0
 8002918:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d146      	bne.n	80029ae <HAL_ADCEx_Calibration_Start+0xc2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002934:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d107      	bne.n	800294c <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800294a:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800295a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800295c:	f7ff fd58 	bl	8002410 <HAL_GetTick>
 8002960:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002962:	e014      	b.n	800298e <HAL_ADCEx_Calibration_Start+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002964:	f7ff fd54 	bl	8002410 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b0a      	cmp	r3, #10
 8002970:	d90d      	bls.n	800298e <HAL_ADCEx_Calibration_Start+0xa2>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002976:	f023 0312 	bic.w	r3, r3, #18
 800297a:	f043 0210 	orr.w	r2, r3, #16
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e014      	b.n	80029b8 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002998:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800299c:	d0e2      	beq.n	8002964 <HAL_ADCEx_Calibration_Start+0x78>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f023 0303 	bic.w	r3, r3, #3
 80029a6:	f043 0201 	orr.w	r2, r3, #1
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b09b      	sub	sp, #108	; 0x6c
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x22>
 80029de:	2302      	movs	r3, #2
 80029e0:	e299      	b.n	8002f16 <HAL_ADC_ConfigChannel+0x556>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f040 827d 	bne.w	8002ef4 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	d81c      	bhi.n	8002a3c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	4413      	add	r3, r2
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	461a      	mov	r2, r3
 8002a16:	231f      	movs	r3, #31
 8002a18:	4093      	lsls	r3, r2
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	4019      	ands	r1, r3
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6818      	ldr	r0, [r3, #0]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	4413      	add	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	631a      	str	r2, [r3, #48]	; 0x30
 8002a3a:	e063      	b.n	8002b04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	2b09      	cmp	r3, #9
 8002a42:	d81e      	bhi.n	8002a82 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	4413      	add	r3, r2
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	3b1e      	subs	r3, #30
 8002a58:	221f      	movs	r2, #31
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	4019      	ands	r1, r3
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	6818      	ldr	r0, [r3, #0]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	4413      	add	r3, r2
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	3b1e      	subs	r3, #30
 8002a74:	fa00 f203 	lsl.w	r2, r0, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	635a      	str	r2, [r3, #52]	; 0x34
 8002a80:	e040      	b.n	8002b04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b0e      	cmp	r3, #14
 8002a88:	d81e      	bhi.n	8002ac8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	4613      	mov	r3, r2
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	4413      	add	r3, r2
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	3b3c      	subs	r3, #60	; 0x3c
 8002a9e:	221f      	movs	r2, #31
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	4019      	ands	r1, r3
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	6818      	ldr	r0, [r3, #0]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	4413      	add	r3, r2
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	3b3c      	subs	r3, #60	; 0x3c
 8002aba:	fa00 f203 	lsl.w	r2, r0, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	639a      	str	r2, [r3, #56]	; 0x38
 8002ac6:	e01d      	b.n	8002b04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	4413      	add	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	3b5a      	subs	r3, #90	; 0x5a
 8002adc:	221f      	movs	r2, #31
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	4019      	ands	r1, r3
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	3b5a      	subs	r3, #90	; 0x5a
 8002af8:	fa00 f203 	lsl.w	r2, r0, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f040 80e5 	bne.w	8002cde <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b09      	cmp	r3, #9
 8002b1a:	d91c      	bls.n	8002b56 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6999      	ldr	r1, [r3, #24]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3b1e      	subs	r3, #30
 8002b2e:	2207      	movs	r2, #7
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	4019      	ands	r1, r3
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	6898      	ldr	r0, [r3, #8]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	4613      	mov	r3, r2
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	4413      	add	r3, r2
 8002b46:	3b1e      	subs	r3, #30
 8002b48:	fa00 f203 	lsl.w	r2, r0, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	619a      	str	r2, [r3, #24]
 8002b54:	e019      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6959      	ldr	r1, [r3, #20]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	2207      	movs	r2, #7
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	4019      	ands	r1, r3
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	6898      	ldr	r0, [r3, #8]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	4413      	add	r3, r2
 8002b7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	695a      	ldr	r2, [r3, #20]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	08db      	lsrs	r3, r3, #3
 8002b96:	f003 0303 	and.w	r3, r3, #3
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	2b03      	cmp	r3, #3
 8002baa:	d84f      	bhi.n	8002c4c <HAL_ADC_ConfigChannel+0x28c>
 8002bac:	a201      	add	r2, pc, #4	; (adr r2, 8002bb4 <HAL_ADC_ConfigChannel+0x1f4>)
 8002bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb2:	bf00      	nop
 8002bb4:	08002bc5 	.word	0x08002bc5
 8002bb8:	08002be7 	.word	0x08002be7
 8002bbc:	08002c09 	.word	0x08002c09
 8002bc0:	08002c2b 	.word	0x08002c2b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bca:	4b99      	ldr	r3, [pc, #612]	; (8002e30 <HAL_ADC_ConfigChannel+0x470>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	6812      	ldr	r2, [r2, #0]
 8002bd2:	0691      	lsls	r1, r2, #26
 8002bd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002be2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002be4:	e07e      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002bec:	4b90      	ldr	r3, [pc, #576]	; (8002e30 <HAL_ADC_ConfigChannel+0x470>)
 8002bee:	4013      	ands	r3, r2
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	6812      	ldr	r2, [r2, #0]
 8002bf4:	0691      	lsls	r1, r2, #26
 8002bf6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c04:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c06:	e06d      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002c0e:	4b88      	ldr	r3, [pc, #544]	; (8002e30 <HAL_ADC_ConfigChannel+0x470>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	6812      	ldr	r2, [r2, #0]
 8002c16:	0691      	lsls	r1, r2, #26
 8002c18:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c26:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c28:	e05c      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002c30:	4b7f      	ldr	r3, [pc, #508]	; (8002e30 <HAL_ADC_ConfigChannel+0x470>)
 8002c32:	4013      	ands	r3, r2
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	6812      	ldr	r2, [r2, #0]
 8002c38:	0691      	lsls	r1, r2, #26
 8002c3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c48:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c4a:	e04b      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	069b      	lsls	r3, r3, #26
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d107      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c6e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	069b      	lsls	r3, r3, #26
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d107      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c92:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	069b      	lsls	r3, r3, #26
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d107      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002cb6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	069b      	lsls	r3, r3, #26
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d10a      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002cda:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002cdc:	e001      	b.n	8002ce2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002cde:	bf00      	nop
 8002ce0:	e000      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002ce2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d108      	bne.n	8002d04 <HAL_ADC_ConfigChannel+0x344>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d101      	bne.n	8002d04 <HAL_ADC_ConfigChannel+0x344>
 8002d00:	2301      	movs	r3, #1
 8002d02:	e000      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x346>
 8002d04:	2300      	movs	r3, #0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f040 80ff 	bne.w	8002f0a <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d00f      	beq.n	8002d34 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2201      	movs	r2, #1
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43da      	mvns	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	400a      	ands	r2, r1
 8002d2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002d32:	e049      	b.n	8002dc8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2201      	movs	r2, #1
 8002d42:	409a      	lsls	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2b09      	cmp	r3, #9
 8002d54:	d91c      	bls.n	8002d90 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	6999      	ldr	r1, [r3, #24]
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	3b1b      	subs	r3, #27
 8002d68:	2207      	movs	r2, #7
 8002d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	4019      	ands	r1, r3
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	6898      	ldr	r0, [r3, #8]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	4413      	add	r3, r2
 8002d80:	3b1b      	subs	r3, #27
 8002d82:	fa00 f203 	lsl.w	r2, r0, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	619a      	str	r2, [r3, #24]
 8002d8e:	e01b      	b.n	8002dc8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6959      	ldr	r1, [r3, #20]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	1c5a      	adds	r2, r3, #1
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	4413      	add	r3, r2
 8002da2:	2207      	movs	r2, #7
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	43db      	mvns	r3, r3
 8002daa:	4019      	ands	r1, r3
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	6898      	ldr	r0, [r3, #8]
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	1c5a      	adds	r2, r3, #1
 8002db6:	4613      	mov	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4413      	add	r3, r2
 8002dbc:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dc8:	4b1a      	ldr	r3, [pc, #104]	; (8002e34 <HAL_ADC_ConfigChannel+0x474>)
 8002dca:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b10      	cmp	r3, #16
 8002dd2:	d105      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002dd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d014      	beq.n	8002e0a <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002de4:	2b11      	cmp	r3, #17
 8002de6:	d105      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002de8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00a      	beq.n	8002e0a <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002df8:	2b12      	cmp	r3, #18
 8002dfa:	f040 8086 	bne.w	8002f0a <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002dfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d17f      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d10d      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x478>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d106      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x478>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e005      	b.n	8002e3a <HAL_ADC_ConfigChannel+0x47a>
 8002e2e:	bf00      	nop
 8002e30:	83fff000 	.word	0x83fff000
 8002e34:	50000300 	.word	0x50000300
 8002e38:	2300      	movs	r3, #0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d150      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e3e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d010      	beq.n	8002e66 <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d107      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x4a0>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x4a0>
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e000      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x4a2>
 8002e60:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d13c      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2b10      	cmp	r3, #16
 8002e6c:	d11d      	bne.n	8002eaa <HAL_ADC_ConfigChannel+0x4ea>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e76:	d118      	bne.n	8002eaa <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002e78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e82:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e84:	4b27      	ldr	r3, [pc, #156]	; (8002f24 <HAL_ADC_ConfigChannel+0x564>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a27      	ldr	r2, [pc, #156]	; (8002f28 <HAL_ADC_ConfigChannel+0x568>)
 8002e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8e:	0c9a      	lsrs	r2, r3, #18
 8002e90:	4613      	mov	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e9a:	e002      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1f9      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ea8:	e02e      	b.n	8002f08 <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b11      	cmp	r3, #17
 8002eb0:	d10b      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x50a>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002eba:	d106      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002ebc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002ec4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ec6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ec8:	e01e      	b.n	8002f08 <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2b12      	cmp	r3, #18
 8002ed0:	d11a      	bne.n	8002f08 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002ed2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002eda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002edc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ede:	e013      	b.n	8002f08 <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee4:	f043 0220 	orr.w	r2, r3, #32
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002ef2:	e00a      	b.n	8002f0a <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	f043 0220 	orr.w	r2, r3, #32
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002f06:	e000      	b.n	8002f0a <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002f08:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002f12:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	376c      	adds	r7, #108	; 0x6c
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	20000008 	.word	0x20000008
 8002f28:	431bde83 	.word	0x431bde83

08002f2c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f38:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d126      	bne.n	8002f94 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d115      	bne.n	8002f8c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d111      	bne.n	8002f8c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d105      	bne.n	8002f8c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f043 0201 	orr.w	r2, r3, #1
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f7ff fa6d 	bl	800246c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002f92:	e004      	b.n	8002f9e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	4798      	blx	r3
}
 8002f9e:	bf00      	nop
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b084      	sub	sp, #16
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f7ff fa63 	bl	8002480 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe0:	f043 0204 	orr.w	r2, r3, #4
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f7ff fa53 	bl	8002494 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002fee:	bf00      	nop
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	2b01      	cmp	r3, #1
 8003010:	d108      	bne.n	8003024 <ADC_Enable+0x2c>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <ADC_Enable+0x2c>
 8003020:	2301      	movs	r3, #1
 8003022:	e000      	b.n	8003026 <ADC_Enable+0x2e>
 8003024:	2300      	movs	r3, #0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d13c      	bne.n	80030a4 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	4b1f      	ldr	r3, [pc, #124]	; (80030b0 <ADC_Enable+0xb8>)
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00d      	beq.n	8003054 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	f043 0210 	orr.w	r2, r3, #16
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003048:	f043 0201 	orr.w	r2, r3, #1
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e028      	b.n	80030a6 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0201 	orr.w	r2, r2, #1
 8003062:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003064:	f7ff f9d4 	bl	8002410 <HAL_GetTick>
 8003068:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800306a:	e014      	b.n	8003096 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800306c:	f7ff f9d0 	bl	8002410 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d90d      	bls.n	8003096 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	f043 0210 	orr.w	r2, r3, #16
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308a:	f043 0201 	orr.w	r2, r3, #1
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e007      	b.n	80030a6 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d1e3      	bne.n	800306c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	8000003f 	.word	0x8000003f

080030b4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d108      	bne.n	80030e0 <ADC_Disable+0x2c>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <ADC_Disable+0x2c>
 80030dc:	2301      	movs	r3, #1
 80030de:	e000      	b.n	80030e2 <ADC_Disable+0x2e>
 80030e0:	2300      	movs	r3, #0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d040      	beq.n	8003168 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f003 030d 	and.w	r3, r3, #13
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d10f      	bne.n	8003114 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0202 	orr.w	r2, r2, #2
 8003102:	609a      	str	r2, [r3, #8]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2203      	movs	r2, #3
 800310a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800310c:	f7ff f980 	bl	8002410 <HAL_GetTick>
 8003110:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003112:	e022      	b.n	800315a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f043 0210 	orr.w	r2, r3, #16
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003124:	f043 0201 	orr.w	r2, r3, #1
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e01c      	b.n	800316a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003130:	f7ff f96e 	bl	8002410 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d90d      	bls.n	800315a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003142:	f043 0210 	orr.w	r2, r3, #16
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	f043 0201 	orr.w	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e007      	b.n	800316a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	2b01      	cmp	r3, #1
 8003166:	d0e3      	beq.n	8003130 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b084      	sub	sp, #16
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0ed      	b.n	8003360 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3020 	ldrb.w	r3, [r3, #32]
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b00      	cmp	r3, #0
 800318e:	d102      	bne.n	8003196 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7fe fde7 	bl	8001d64 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 0202 	bic.w	r2, r2, #2
 80031a4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031a6:	f7ff f933 	bl	8002410 <HAL_GetTick>
 80031aa:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031ac:	e012      	b.n	80031d4 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031ae:	f7ff f92f 	bl	8002410 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b0a      	cmp	r3, #10
 80031ba:	d90b      	bls.n	80031d4 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2205      	movs	r2, #5
 80031cc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e0c5      	b.n	8003360 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1e5      	bne.n	80031ae <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f042 0201 	orr.w	r2, r2, #1
 80031f0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031f2:	f7ff f90d 	bl	8002410 <HAL_GetTick>
 80031f6:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031f8:	e012      	b.n	8003220 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031fa:	f7ff f909 	bl	8002410 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b0a      	cmp	r3, #10
 8003206:	d90b      	bls.n	8003220 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2205      	movs	r2, #5
 8003218:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e09f      	b.n	8003360 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0e5      	beq.n	80031fa <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	7e1b      	ldrb	r3, [r3, #24]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d108      	bne.n	8003248 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	e007      	b.n	8003258 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003256:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	7e5b      	ldrb	r3, [r3, #25]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d108      	bne.n	8003272 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	e007      	b.n	8003282 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003280:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	7e9b      	ldrb	r3, [r3, #26]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d108      	bne.n	800329c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f042 0220 	orr.w	r2, r2, #32
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	e007      	b.n	80032ac <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0220 	bic.w	r2, r2, #32
 80032aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	7edb      	ldrb	r3, [r3, #27]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d108      	bne.n	80032c6 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f022 0210 	bic.w	r2, r2, #16
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	e007      	b.n	80032d6 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0210 	orr.w	r2, r2, #16
 80032d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	7f1b      	ldrb	r3, [r3, #28]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d108      	bne.n	80032f0 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f042 0208 	orr.w	r2, r2, #8
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	e007      	b.n	8003300 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0208 	bic.w	r2, r2, #8
 80032fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	7f5b      	ldrb	r3, [r3, #29]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d108      	bne.n	800331a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0204 	orr.w	r2, r2, #4
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	e007      	b.n	800332a <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0204 	bic.w	r2, r2, #4
 8003328:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	ea42 0103 	orr.w	r1, r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	1e5a      	subs	r2, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800335e:	2300      	movs	r3, #0
}
 8003360:	4618      	mov	r0, r3
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003368:	b480      	push	{r7}
 800336a:	b087      	sub	sp, #28
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800337e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003380:	7cfb      	ldrb	r3, [r7, #19]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d003      	beq.n	800338e <HAL_CAN_ConfigFilter+0x26>
 8003386:	7cfb      	ldrb	r3, [r7, #19]
 8003388:	2b02      	cmp	r3, #2
 800338a:	f040 80aa 	bne.w	80034e2 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003394:	f043 0201 	orr.w	r2, r3, #1
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	f003 031f 	and.w	r3, r3, #31
 80033a6:	2201      	movs	r2, #1
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	43db      	mvns	r3, r3
 80033b8:	401a      	ands	r2, r3
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d123      	bne.n	8003410 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	43db      	mvns	r3, r3
 80033d2:	401a      	ands	r2, r3
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033ea:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	3248      	adds	r2, #72	; 0x48
 80033f0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003404:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003406:	6979      	ldr	r1, [r7, #20]
 8003408:	3348      	adds	r3, #72	; 0x48
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	440b      	add	r3, r1
 800340e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d122      	bne.n	800345e <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	431a      	orrs	r2, r3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003438:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	3248      	adds	r2, #72	; 0x48
 800343e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003452:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003454:	6979      	ldr	r1, [r7, #20]
 8003456:	3348      	adds	r3, #72	; 0x48
 8003458:	00db      	lsls	r3, r3, #3
 800345a:	440b      	add	r3, r1
 800345c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d109      	bne.n	800347a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	43db      	mvns	r3, r3
 8003470:	401a      	ands	r2, r3
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003478:	e007      	b.n	800348a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	431a      	orrs	r2, r3
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d109      	bne.n	80034a6 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	43db      	mvns	r3, r3
 800349c:	401a      	ands	r2, r3
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80034a4:	e007      	b.n	80034b6 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	431a      	orrs	r2, r3
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d107      	bne.n	80034ce <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80034d4:	f023 0201 	bic.w	r2, r3, #1
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	e006      	b.n	80034f0 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
  }
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	371c      	adds	r7, #28
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f893 3020 	ldrb.w	r3, [r3, #32]
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b01      	cmp	r3, #1
 800350e:	d12e      	bne.n	800356e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0201 	bic.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003528:	f7fe ff72 	bl	8002410 <HAL_GetTick>
 800352c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800352e:	e012      	b.n	8003556 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003530:	f7fe ff6e 	bl	8002410 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b0a      	cmp	r3, #10
 800353c:	d90b      	bls.n	8003556 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003542:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2205      	movs	r2, #5
 800354e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e012      	b.n	800357c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e5      	bne.n	8003530 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800356a:	2300      	movs	r3, #0
 800356c:	e006      	b.n	800357c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003572:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
  }
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003584:	b480      	push	{r7}
 8003586:	b089      	sub	sp, #36	; 0x24
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003598:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80035a2:	7ffb      	ldrb	r3, [r7, #31]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d003      	beq.n	80035b0 <HAL_CAN_AddTxMessage+0x2c>
 80035a8:	7ffb      	ldrb	r3, [r7, #31]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	f040 80b8 	bne.w	8003720 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10a      	bne.n	80035d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d105      	bne.n	80035d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 80a0 	beq.w	8003710 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	0e1b      	lsrs	r3, r3, #24
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d907      	bls.n	80035f0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e09e      	b.n	800372e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80035f0:	2201      	movs	r2, #1
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	409a      	lsls	r2, r3
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10d      	bne.n	800361e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800360c:	68f9      	ldr	r1, [r7, #12]
 800360e:	6809      	ldr	r1, [r1, #0]
 8003610:	431a      	orrs	r2, r3
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	3318      	adds	r3, #24
 8003616:	011b      	lsls	r3, r3, #4
 8003618:	440b      	add	r3, r1
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	e00f      	b.n	800363e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003628:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800362e:	68f9      	ldr	r1, [r7, #12]
 8003630:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003632:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	3318      	adds	r3, #24
 8003638:	011b      	lsls	r3, r3, #4
 800363a:	440b      	add	r3, r1
 800363c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6819      	ldr	r1, [r3, #0]
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	691a      	ldr	r2, [r3, #16]
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	3318      	adds	r3, #24
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	440b      	add	r3, r1
 800364e:	3304      	adds	r3, #4
 8003650:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	7d1b      	ldrb	r3, [r3, #20]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d111      	bne.n	800367e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	3318      	adds	r3, #24
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	4413      	add	r3, r2
 8003666:	3304      	adds	r3, #4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	6811      	ldr	r1, [r2, #0]
 800366e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	3318      	adds	r3, #24
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	440b      	add	r3, r1
 800367a:	3304      	adds	r3, #4
 800367c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3307      	adds	r3, #7
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	061a      	lsls	r2, r3, #24
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	3306      	adds	r3, #6
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	041b      	lsls	r3, r3, #16
 800368e:	431a      	orrs	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3305      	adds	r3, #5
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	021b      	lsls	r3, r3, #8
 8003698:	4313      	orrs	r3, r2
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	3204      	adds	r2, #4
 800369e:	7812      	ldrb	r2, [r2, #0]
 80036a0:	4610      	mov	r0, r2
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	6811      	ldr	r1, [r2, #0]
 80036a6:	ea43 0200 	orr.w	r2, r3, r0
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	011b      	lsls	r3, r3, #4
 80036ae:	440b      	add	r3, r1
 80036b0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80036b4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3303      	adds	r3, #3
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	061a      	lsls	r2, r3, #24
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3302      	adds	r3, #2
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	041b      	lsls	r3, r3, #16
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3301      	adds	r3, #1
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	4313      	orrs	r3, r2
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	7812      	ldrb	r2, [r2, #0]
 80036d6:	4610      	mov	r0, r2
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	6811      	ldr	r1, [r2, #0]
 80036dc:	ea43 0200 	orr.w	r2, r3, r0
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	440b      	add	r3, r1
 80036e6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80036ea:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	3318      	adds	r3, #24
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	4413      	add	r3, r2
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	6811      	ldr	r1, [r2, #0]
 80036fe:	f043 0201 	orr.w	r2, r3, #1
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	3318      	adds	r3, #24
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	440b      	add	r3, r1
 800370a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800370c:	2300      	movs	r3, #0
 800370e:	e00e      	b.n	800372e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e006      	b.n	800372e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
  }
}
 800372e:	4618      	mov	r0, r3
 8003730:	3724      	adds	r7, #36	; 0x24
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800373a:	b480      	push	{r7}
 800373c:	b087      	sub	sp, #28
 800373e:	af00      	add	r7, sp, #0
 8003740:	60f8      	str	r0, [r7, #12]
 8003742:	60b9      	str	r1, [r7, #8]
 8003744:	607a      	str	r2, [r7, #4]
 8003746:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800374e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003750:	7dfb      	ldrb	r3, [r7, #23]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d003      	beq.n	800375e <HAL_CAN_GetRxMessage+0x24>
 8003756:	7dfb      	ldrb	r3, [r7, #23]
 8003758:	2b02      	cmp	r3, #2
 800375a:	f040 80f3 	bne.w	8003944 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10e      	bne.n	8003782 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d116      	bne.n	80037a0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003776:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e0e7      	b.n	8003952 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	f003 0303 	and.w	r3, r3, #3
 800378c:	2b00      	cmp	r3, #0
 800378e:	d107      	bne.n	80037a0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e0d8      	b.n	8003952 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	331b      	adds	r3, #27
 80037a8:	011b      	lsls	r3, r3, #4
 80037aa:	4413      	add	r3, r2
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0204 	and.w	r2, r3, #4
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10c      	bne.n	80037d8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	331b      	adds	r3, #27
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	4413      	add	r3, r2
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	0d5b      	lsrs	r3, r3, #21
 80037ce:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	601a      	str	r2, [r3, #0]
 80037d6:	e00b      	b.n	80037f0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	331b      	adds	r3, #27
 80037e0:	011b      	lsls	r3, r3, #4
 80037e2:	4413      	add	r3, r2
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	08db      	lsrs	r3, r3, #3
 80037e8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	331b      	adds	r3, #27
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	4413      	add	r3, r2
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0202 	and.w	r2, r3, #2
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	331b      	adds	r3, #27
 800380e:	011b      	lsls	r3, r3, #4
 8003810:	4413      	add	r3, r2
 8003812:	3304      	adds	r3, #4
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 020f 	and.w	r2, r3, #15
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	331b      	adds	r3, #27
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	4413      	add	r3, r2
 800382a:	3304      	adds	r3, #4
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	0a1b      	lsrs	r3, r3, #8
 8003830:	b2da      	uxtb	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	331b      	adds	r3, #27
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	4413      	add	r3, r2
 8003842:	3304      	adds	r3, #4
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	0c1b      	lsrs	r3, r3, #16
 8003848:	b29a      	uxth	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	4413      	add	r3, r2
 8003858:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	b2da      	uxtb	r2, r3
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	4413      	add	r3, r2
 800386e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	0a1a      	lsrs	r2, r3, #8
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	3301      	adds	r3, #1
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	4413      	add	r3, r2
 8003888:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	0c1a      	lsrs	r2, r3, #16
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	3302      	adds	r3, #2
 8003894:	b2d2      	uxtb	r2, r2
 8003896:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	4413      	add	r3, r2
 80038a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	0e1a      	lsrs	r2, r3, #24
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	3303      	adds	r3, #3
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	4413      	add	r3, r2
 80038bc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	3304      	adds	r3, #4
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	4413      	add	r3, r2
 80038d4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	0a1a      	lsrs	r2, r3, #8
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	3305      	adds	r3, #5
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	4413      	add	r3, r2
 80038ee:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	0c1a      	lsrs	r2, r3, #16
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	3306      	adds	r3, #6
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	4413      	add	r3, r2
 8003908:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	0e1a      	lsrs	r2, r3, #24
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	3307      	adds	r3, #7
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d108      	bne.n	8003930 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68da      	ldr	r2, [r3, #12]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 0220 	orr.w	r2, r2, #32
 800392c:	60da      	str	r2, [r3, #12]
 800392e:	e007      	b.n	8003940 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	691a      	ldr	r2, [r3, #16]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0220 	orr.w	r2, r2, #32
 800393e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003940:	2300      	movs	r3, #0
 8003942:	e006      	b.n	8003952 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
  }
}
 8003952:	4618      	mov	r0, r3
 8003954:	371c      	adds	r7, #28
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800395e:	b480      	push	{r7}
 8003960:	b085      	sub	sp, #20
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
 8003966:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800396e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003970:	7bfb      	ldrb	r3, [r7, #15]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d002      	beq.n	800397c <HAL_CAN_ActivateNotification+0x1e>
 8003976:	7bfb      	ldrb	r3, [r7, #15]
 8003978:	2b02      	cmp	r3, #2
 800397a:	d109      	bne.n	8003990 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6959      	ldr	r1, [r3, #20]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	e006      	b.n	800399e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003994:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
  }
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3714      	adds	r7, #20
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b08a      	sub	sp, #40	; 0x28
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80039e6:	6a3b      	ldr	r3, [r7, #32]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d07c      	beq.n	8003aea <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d023      	beq.n	8003a42 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2201      	movs	r2, #1
 8003a00:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f97d 	bl	8003d0c <HAL_CAN_TxMailbox0CompleteCallback>
 8003a12:	e016      	b.n	8003a42 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d004      	beq.n	8003a28 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
 8003a26:	e00c      	b.n	8003a42 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
 8003a3a:	e002      	b.n	8003a42 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f983 	bl	8003d48 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d024      	beq.n	8003a96 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a54:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 f95d 	bl	8003d20 <HAL_CAN_TxMailbox1CompleteCallback>
 8003a66:	e016      	b.n	8003a96 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d004      	beq.n	8003a7c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
 8003a7a:	e00c      	b.n	8003a96 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d004      	beq.n	8003a90 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a8e:	e002      	b.n	8003a96 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f963 	bl	8003d5c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d024      	beq.n	8003aea <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003aa8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 f93d 	bl	8003d34 <HAL_CAN_TxMailbox2CompleteCallback>
 8003aba:	e016      	b.n	8003aea <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d004      	beq.n	8003ad0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003acc:	627b      	str	r3, [r7, #36]	; 0x24
 8003ace:	e00c      	b.n	8003aea <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d004      	beq.n	8003ae4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae2:	e002      	b.n	8003aea <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f943 	bl	8003d70 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	f003 0308 	and.w	r3, r3, #8
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00c      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f003 0310 	and.w	r3, r3, #16
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d007      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2210      	movs	r2, #16
 8003b0c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00b      	beq.n	8003b30 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d006      	beq.n	8003b30 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2208      	movs	r2, #8
 8003b28:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f92a 	bl	8003d84 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003b30:	6a3b      	ldr	r3, [r7, #32]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d009      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d002      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7fd f825 	bl	8000b98 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00c      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d007      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2210      	movs	r2, #16
 8003b70:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	f003 0320 	and.w	r3, r3, #32
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00b      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d006      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2208      	movs	r2, #8
 8003b8c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f90c 	bl	8003dac <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	f003 0310 	and.w	r3, r3, #16
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d009      	beq.n	8003bb2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f8f3 	bl	8003d98 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003bb2:	6a3b      	ldr	r3, [r7, #32]
 8003bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00b      	beq.n	8003bd4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d006      	beq.n	8003bd4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2210      	movs	r2, #16
 8003bcc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f8f6 	bl	8003dc0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003bd4:	6a3b      	ldr	r3, [r7, #32]
 8003bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00b      	beq.n	8003bf6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	f003 0308 	and.w	r3, r3, #8
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d006      	beq.n	8003bf6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2208      	movs	r2, #8
 8003bee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f8ef 	bl	8003dd4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
 8003bf8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d075      	beq.n	8003cec <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d06c      	beq.n	8003ce4 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d008      	beq.n	8003c26 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	f043 0301 	orr.w	r3, r3, #1
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d008      	beq.n	8003c42 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3c:	f043 0302 	orr.w	r3, r3, #2
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c42:	6a3b      	ldr	r3, [r7, #32]
 8003c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d003      	beq.n	8003c5e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	f043 0304 	orr.w	r3, r3, #4
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c5e:	6a3b      	ldr	r3, [r7, #32]
 8003c60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d03d      	beq.n	8003ce4 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d038      	beq.n	8003ce4 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c78:	2b30      	cmp	r3, #48	; 0x30
 8003c7a:	d017      	beq.n	8003cac <HAL_CAN_IRQHandler+0x302>
 8003c7c:	2b30      	cmp	r3, #48	; 0x30
 8003c7e:	d804      	bhi.n	8003c8a <HAL_CAN_IRQHandler+0x2e0>
 8003c80:	2b10      	cmp	r3, #16
 8003c82:	d009      	beq.n	8003c98 <HAL_CAN_IRQHandler+0x2ee>
 8003c84:	2b20      	cmp	r3, #32
 8003c86:	d00c      	beq.n	8003ca2 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003c88:	e024      	b.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003c8a:	2b50      	cmp	r3, #80	; 0x50
 8003c8c:	d018      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0x316>
 8003c8e:	2b60      	cmp	r3, #96	; 0x60
 8003c90:	d01b      	beq.n	8003cca <HAL_CAN_IRQHandler+0x320>
 8003c92:	2b40      	cmp	r3, #64	; 0x40
 8003c94:	d00f      	beq.n	8003cb6 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003c96:	e01d      	b.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9a:	f043 0308 	orr.w	r3, r3, #8
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ca0:	e018      	b.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca4:	f043 0310 	orr.w	r3, r3, #16
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003caa:	e013      	b.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	f043 0320 	orr.w	r3, r3, #32
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cb4:	e00e      	b.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cbe:	e009      	b.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cc8:	e004      	b.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cd2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699a      	ldr	r2, [r3, #24]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ce2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2204      	movs	r2, #4
 8003cea:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d008      	beq.n	8003d04 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f872 	bl	8003de8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d04:	bf00      	nop
 8003d06:	3728      	adds	r7, #40	; 0x28
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003dc8:	bf00      	nop
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003ddc:	bf00      	nop
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003df0:	bf00      	nop
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr

08003dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e0c:	4b0c      	ldr	r3, [pc, #48]	; (8003e40 <__NVIC_SetPriorityGrouping+0x44>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e18:	4013      	ands	r3, r2
 8003e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e2e:	4a04      	ldr	r2, [pc, #16]	; (8003e40 <__NVIC_SetPriorityGrouping+0x44>)
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	60d3      	str	r3, [r2, #12]
}
 8003e34:	bf00      	nop
 8003e36:	3714      	adds	r7, #20
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr
 8003e40:	e000ed00 	.word	0xe000ed00

08003e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e48:	4b04      	ldr	r3, [pc, #16]	; (8003e5c <__NVIC_GetPriorityGrouping+0x18>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	0a1b      	lsrs	r3, r3, #8
 8003e4e:	f003 0307 	and.w	r3, r3, #7
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	db0b      	blt.n	8003e8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e72:	79fb      	ldrb	r3, [r7, #7]
 8003e74:	f003 021f 	and.w	r2, r3, #31
 8003e78:	4907      	ldr	r1, [pc, #28]	; (8003e98 <__NVIC_EnableIRQ+0x38>)
 8003e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7e:	095b      	lsrs	r3, r3, #5
 8003e80:	2001      	movs	r0, #1
 8003e82:	fa00 f202 	lsl.w	r2, r0, r2
 8003e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	e000e100 	.word	0xe000e100

08003e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	6039      	str	r1, [r7, #0]
 8003ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	db0a      	blt.n	8003ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	490c      	ldr	r1, [pc, #48]	; (8003ee8 <__NVIC_SetPriority+0x4c>)
 8003eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eba:	0112      	lsls	r2, r2, #4
 8003ebc:	b2d2      	uxtb	r2, r2
 8003ebe:	440b      	add	r3, r1
 8003ec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ec4:	e00a      	b.n	8003edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	4908      	ldr	r1, [pc, #32]	; (8003eec <__NVIC_SetPriority+0x50>)
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	3b04      	subs	r3, #4
 8003ed4:	0112      	lsls	r2, r2, #4
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	440b      	add	r3, r1
 8003eda:	761a      	strb	r2, [r3, #24]
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	e000e100 	.word	0xe000e100
 8003eec:	e000ed00 	.word	0xe000ed00

08003ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b089      	sub	sp, #36	; 0x24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f1c3 0307 	rsb	r3, r3, #7
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	bf28      	it	cs
 8003f0e:	2304      	movcs	r3, #4
 8003f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	3304      	adds	r3, #4
 8003f16:	2b06      	cmp	r3, #6
 8003f18:	d902      	bls.n	8003f20 <NVIC_EncodePriority+0x30>
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	3b03      	subs	r3, #3
 8003f1e:	e000      	b.n	8003f22 <NVIC_EncodePriority+0x32>
 8003f20:	2300      	movs	r3, #0
 8003f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f24:	f04f 32ff 	mov.w	r2, #4294967295
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	43da      	mvns	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	401a      	ands	r2, r3
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f38:	f04f 31ff 	mov.w	r1, #4294967295
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f42:	43d9      	mvns	r1, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f48:	4313      	orrs	r3, r2
         );
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3724      	adds	r7, #36	; 0x24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
	...

08003f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f68:	d301      	bcc.n	8003f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e00f      	b.n	8003f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <SysTick_Config+0x40>)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f76:	210f      	movs	r1, #15
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	f7ff ff8e 	bl	8003e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f80:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <SysTick_Config+0x40>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f86:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <SysTick_Config+0x40>)
 8003f88:	2207      	movs	r2, #7
 8003f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	e000e010 	.word	0xe000e010

08003f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f7ff ff29 	bl	8003dfc <__NVIC_SetPriorityGrouping>
}
 8003faa:	bf00      	nop
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b086      	sub	sp, #24
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	4603      	mov	r3, r0
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	607a      	str	r2, [r7, #4]
 8003fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fc4:	f7ff ff3e 	bl	8003e44 <__NVIC_GetPriorityGrouping>
 8003fc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	68b9      	ldr	r1, [r7, #8]
 8003fce:	6978      	ldr	r0, [r7, #20]
 8003fd0:	f7ff ff8e 	bl	8003ef0 <NVIC_EncodePriority>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fda:	4611      	mov	r1, r2
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff ff5d 	bl	8003e9c <__NVIC_SetPriority>
}
 8003fe2:	bf00      	nop
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b082      	sub	sp, #8
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff ff31 	bl	8003e60 <__NVIC_EnableIRQ>
}
 8003ffe:	bf00      	nop
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7ff ffa2 	bl	8003f58 <SysTick_Config>
 8004014:	4603      	mov	r3, r0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800401e:	b580      	push	{r7, lr}
 8004020:	b082      	sub	sp, #8
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d101      	bne.n	8004030 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e014      	b.n	800405a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	791b      	ldrb	r3, [r3, #4]
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d105      	bne.n	8004046 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f7fd fedb 	bl	8001dfc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 selected
  * @retval HAL status 
  */

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	795b      	ldrb	r3, [r3, #5]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_DAC_Start+0x16>
 8004074:	2302      	movs	r3, #2
 8004076:	e025      	b.n	80040c4 <HAL_DAC_Start+0x62>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2202      	movs	r2, #2
 8004082:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	6819      	ldr	r1, [r3, #0]
 800408a:	2201      	movs	r2, #1
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	409a      	lsls	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	430a      	orrs	r2, r1
 8004096:	601a      	str	r2, [r3, #0]
  
  /* Check if software trigger enabled */
  if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80040a2:	2b3c      	cmp	r3, #60	; 0x3c
 80040a4:	d107      	bne.n	80040b6 <HAL_DAC_Start+0x54>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f042 0201 	orr.w	r2, r2, #1
 80040b4:	605a      	str	r2, [r3, #4]
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	617b      	str	r3, [r7, #20]
 80040e0:	2300      	movs	r3, #0
 80040e2:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	795b      	ldrb	r3, [r3, #5]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d101      	bne.n	80040f0 <HAL_DAC_ConfigChannel+0x20>
 80040ec:	2302      	movs	r3, #2
 80040ee:	e036      	b.n	800415e <HAL_DAC_ConfigChannel+0x8e>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2201      	movs	r2, #1
 80040f4:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2202      	movs	r2, #2
 80040fa:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004104:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	43db      	mvns	r3, r3
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	4013      	ands	r3, r2
 8004114:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	4313      	orrs	r3, r2
 8004120:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	fa02 f303 	lsl.w	r3, r2, r3
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	4313      	orrs	r3, r2
 800412e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6819      	ldr	r1, [r3, #0]
 800413e:	22c0      	movs	r2, #192	; 0xc0
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	fa02 f303 	lsl.w	r3, r2, r3
 8004146:	43da      	mvns	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	400a      	ands	r2, r1
 800414e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2201      	movs	r2, #1
 8004154:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	371c      	adds	r7, #28
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr

0800416a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800416a:	b580      	push	{r7, lr}
 800416c:	b084      	sub	sp, #16
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e037      	b.n	80041f0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004196:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800419a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80041a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80041c4:	68fa      	ldr	r2, [r7, #12]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f940 	bl	8004458 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}  
 80041f0:	4618      	mov	r0, r3
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
 8004204:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d101      	bne.n	8004218 <HAL_DMA_Start_IT+0x20>
 8004214:	2302      	movs	r3, #2
 8004216:	e04a      	b.n	80042ae <HAL_DMA_Start_IT+0xb6>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004226:	2b01      	cmp	r3, #1
 8004228:	d13a      	bne.n	80042a0 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2202      	movs	r2, #2
 800422e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0201 	bic.w	r2, r2, #1
 8004246:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	68b9      	ldr	r1, [r7, #8]
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f8d4 	bl	80043fc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004258:	2b00      	cmp	r3, #0
 800425a:	d008      	beq.n	800426e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f042 020e 	orr.w	r2, r2, #14
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	e00f      	b.n	800428e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f042 020a 	orr.w	r2, r2, #10
 800427c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0204 	bic.w	r2, r2, #4
 800428c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 0201 	orr.w	r2, r2, #1
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	e005      	b.n	80042ac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80042a8:	2302      	movs	r3, #2
 80042aa:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80042ac:	7dfb      	ldrb	r3, [r7, #23]
} 
 80042ae:	4618      	mov	r0, r3
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b084      	sub	sp, #16
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	2204      	movs	r2, #4
 80042d4:	409a      	lsls	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	4013      	ands	r3, r2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d024      	beq.n	8004328 <HAL_DMA_IRQHandler+0x72>
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	f003 0304 	and.w	r3, r3, #4
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d01f      	beq.n	8004328 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d107      	bne.n	8004306 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0204 	bic.w	r2, r2, #4
 8004304:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800430e:	2104      	movs	r1, #4
 8004310:	fa01 f202 	lsl.w	r2, r1, r2
 8004314:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800431a:	2b00      	cmp	r3, #0
 800431c:	d06a      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004326:	e065      	b.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432c:	2202      	movs	r2, #2
 800432e:	409a      	lsls	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4013      	ands	r3, r2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d02c      	beq.n	8004392 <HAL_DMA_IRQHandler+0xdc>
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d027      	beq.n	8004392 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0320 	and.w	r3, r3, #32
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10b      	bne.n	8004368 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 020a 	bic.w	r2, r2, #10
 800435e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004370:	2102      	movs	r1, #2
 8004372:	fa01 f202 	lsl.w	r2, r1, r2
 8004376:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004384:	2b00      	cmp	r3, #0
 8004386:	d035      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004390:	e030      	b.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	2208      	movs	r2, #8
 8004398:	409a      	lsls	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4013      	ands	r3, r2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d028      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d023      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 020e 	bic.w	r2, r2, #14
 80043ba:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c4:	2101      	movs	r1, #1
 80043c6:	fa01 f202 	lsl.w	r2, r1, r2
 80043ca:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d004      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	4798      	blx	r3
    }
  }
}  
 80043f2:	e7ff      	b.n	80043f4 <HAL_DMA_IRQHandler+0x13e>
 80043f4:	bf00      	nop
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
 8004408:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004412:	2101      	movs	r1, #1
 8004414:	fa01 f202 	lsl.w	r2, r1, r2
 8004418:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b10      	cmp	r3, #16
 8004428:	d108      	bne.n	800443c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800443a:	e007      	b.n	800444c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	60da      	str	r2, [r3, #12]
}
 800444c:	bf00      	nop
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	461a      	mov	r2, r3
 8004466:	4b09      	ldr	r3, [pc, #36]	; (800448c <DMA_CalcBaseAndBitshift+0x34>)
 8004468:	4413      	add	r3, r2
 800446a:	4a09      	ldr	r2, [pc, #36]	; (8004490 <DMA_CalcBaseAndBitshift+0x38>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	091b      	lsrs	r3, r3, #4
 8004472:	009a      	lsls	r2, r3, #2
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a06      	ldr	r2, [pc, #24]	; (8004494 <DMA_CalcBaseAndBitshift+0x3c>)
 800447c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800447e:	bf00      	nop
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	bffdfff8 	.word	0xbffdfff8
 8004490:	cccccccd 	.word	0xcccccccd
 8004494:	40020000 	.word	0x40020000

08004498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004498:	b480      	push	{r7}
 800449a:	b087      	sub	sp, #28
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80044a2:	2300      	movs	r3, #0
 80044a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044a6:	e14e      	b.n	8004746 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	2101      	movs	r1, #1
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	fa01 f303 	lsl.w	r3, r1, r3
 80044b4:	4013      	ands	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f000 8140 	beq.w	8004740 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d00b      	beq.n	80044e0 <HAL_GPIO_Init+0x48>
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d007      	beq.n	80044e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044d4:	2b11      	cmp	r3, #17
 80044d6:	d003      	beq.n	80044e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b12      	cmp	r3, #18
 80044de:	d130      	bne.n	8004542 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	2203      	movs	r2, #3
 80044ec:	fa02 f303 	lsl.w	r3, r2, r3
 80044f0:	43db      	mvns	r3, r3
 80044f2:	693a      	ldr	r2, [r7, #16]
 80044f4:	4013      	ands	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	68da      	ldr	r2, [r3, #12]
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	005b      	lsls	r3, r3, #1
 8004500:	fa02 f303 	lsl.w	r3, r2, r3
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	4313      	orrs	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004516:	2201      	movs	r2, #1
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	fa02 f303 	lsl.w	r3, r2, r3
 800451e:	43db      	mvns	r3, r3
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4013      	ands	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	091b      	lsrs	r3, r3, #4
 800452c:	f003 0201 	and.w	r2, r3, #1
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	fa02 f303 	lsl.w	r3, r2, r3
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	4313      	orrs	r3, r2
 800453a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	2203      	movs	r2, #3
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	43db      	mvns	r3, r3
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4013      	ands	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	4313      	orrs	r3, r2
 800456a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	2b02      	cmp	r3, #2
 8004578:	d003      	beq.n	8004582 <HAL_GPIO_Init+0xea>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b12      	cmp	r3, #18
 8004580:	d123      	bne.n	80045ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	08da      	lsrs	r2, r3, #3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3208      	adds	r2, #8
 800458a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800458e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	f003 0307 	and.w	r3, r3, #7
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	220f      	movs	r2, #15
 800459a:	fa02 f303 	lsl.w	r3, r2, r3
 800459e:	43db      	mvns	r3, r3
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4013      	ands	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	691a      	ldr	r2, [r3, #16]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	08da      	lsrs	r2, r3, #3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3208      	adds	r2, #8
 80045c4:	6939      	ldr	r1, [r7, #16]
 80045c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	2203      	movs	r2, #3
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	43db      	mvns	r3, r3
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4013      	ands	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 0203 	and.w	r2, r3, #3
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 809a 	beq.w	8004740 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800460c:	4b55      	ldr	r3, [pc, #340]	; (8004764 <HAL_GPIO_Init+0x2cc>)
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	4a54      	ldr	r2, [pc, #336]	; (8004764 <HAL_GPIO_Init+0x2cc>)
 8004612:	f043 0301 	orr.w	r3, r3, #1
 8004616:	6193      	str	r3, [r2, #24]
 8004618:	4b52      	ldr	r3, [pc, #328]	; (8004764 <HAL_GPIO_Init+0x2cc>)
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	60bb      	str	r3, [r7, #8]
 8004622:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004624:	4a50      	ldr	r2, [pc, #320]	; (8004768 <HAL_GPIO_Init+0x2d0>)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	089b      	lsrs	r3, r3, #2
 800462a:	3302      	adds	r3, #2
 800462c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004630:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	f003 0303 	and.w	r3, r3, #3
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	220f      	movs	r2, #15
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	43db      	mvns	r3, r3
 8004642:	693a      	ldr	r2, [r7, #16]
 8004644:	4013      	ands	r3, r2
 8004646:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800464e:	d013      	beq.n	8004678 <HAL_GPIO_Init+0x1e0>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a46      	ldr	r2, [pc, #280]	; (800476c <HAL_GPIO_Init+0x2d4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d00d      	beq.n	8004674 <HAL_GPIO_Init+0x1dc>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a45      	ldr	r2, [pc, #276]	; (8004770 <HAL_GPIO_Init+0x2d8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d007      	beq.n	8004670 <HAL_GPIO_Init+0x1d8>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a44      	ldr	r2, [pc, #272]	; (8004774 <HAL_GPIO_Init+0x2dc>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d101      	bne.n	800466c <HAL_GPIO_Init+0x1d4>
 8004668:	2303      	movs	r3, #3
 800466a:	e006      	b.n	800467a <HAL_GPIO_Init+0x1e2>
 800466c:	2305      	movs	r3, #5
 800466e:	e004      	b.n	800467a <HAL_GPIO_Init+0x1e2>
 8004670:	2302      	movs	r3, #2
 8004672:	e002      	b.n	800467a <HAL_GPIO_Init+0x1e2>
 8004674:	2301      	movs	r3, #1
 8004676:	e000      	b.n	800467a <HAL_GPIO_Init+0x1e2>
 8004678:	2300      	movs	r3, #0
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	f002 0203 	and.w	r2, r2, #3
 8004680:	0092      	lsls	r2, r2, #2
 8004682:	4093      	lsls	r3, r2
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800468a:	4937      	ldr	r1, [pc, #220]	; (8004768 <HAL_GPIO_Init+0x2d0>)
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	089b      	lsrs	r3, r3, #2
 8004690:	3302      	adds	r3, #2
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004698:	4b37      	ldr	r3, [pc, #220]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	43db      	mvns	r3, r3
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	4013      	ands	r3, r2
 80046a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d003      	beq.n	80046bc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80046bc:	4a2e      	ldr	r2, [pc, #184]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80046c2:	4b2d      	ldr	r3, [pc, #180]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	43db      	mvns	r3, r3
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	4013      	ands	r3, r2
 80046d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80046e6:	4a24      	ldr	r2, [pc, #144]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046ec:	4b22      	ldr	r3, [pc, #136]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	43db      	mvns	r3, r3
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4013      	ands	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	4313      	orrs	r3, r2
 800470e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004710:	4a19      	ldr	r2, [pc, #100]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004716:	4b18      	ldr	r3, [pc, #96]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	43db      	mvns	r3, r3
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4013      	ands	r3, r2
 8004724:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4313      	orrs	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800473a:	4a0f      	ldr	r2, [pc, #60]	; (8004778 <HAL_GPIO_Init+0x2e0>)
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	3301      	adds	r3, #1
 8004744:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	fa22 f303 	lsr.w	r3, r2, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	f47f aea9 	bne.w	80044a8 <HAL_GPIO_Init+0x10>
  }
}
 8004756:	bf00      	nop
 8004758:	371c      	adds	r7, #28
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	40021000 	.word	0x40021000
 8004768:	40010000 	.word	0x40010000
 800476c:	48000400 	.word	0x48000400
 8004770:	48000800 	.word	0x48000800
 8004774:	48000c00 	.word	0x48000c00
 8004778:	40010400 	.word	0x40010400

0800477c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
 8004788:	4613      	mov	r3, r2
 800478a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800478c:	787b      	ldrb	r3, [r7, #1]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004792:	887a      	ldrh	r2, [r7, #2]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004798:	e002      	b.n	80047a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800479a:	887a      	ldrh	r2, [r7, #2]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e081      	b.n	80048c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d106      	bne.n	80047d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7fd fb50 	bl	8001e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2224      	movs	r2, #36	; 0x24
 80047dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0201 	bic.w	r2, r2, #1
 80047ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800480c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d107      	bne.n	8004826 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004822:	609a      	str	r2, [r3, #8]
 8004824:	e006      	b.n	8004834 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689a      	ldr	r2, [r3, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004832:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	2b02      	cmp	r3, #2
 800483a:	d104      	bne.n	8004846 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004844:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	6812      	ldr	r2, [r2, #0]
 8004850:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004854:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004858:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68da      	ldr	r2, [r3, #12]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004868:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	691a      	ldr	r2, [r3, #16]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	ea42 0103 	orr.w	r1, r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	021a      	lsls	r2, r3, #8
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	69d9      	ldr	r1, [r3, #28]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a1a      	ldr	r2, [r3, #32]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	430a      	orrs	r2, r1
 8004892:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0201 	orr.w	r2, r2, #1
 80048a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2220      	movs	r2, #32
 80048ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
 80048d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b20      	cmp	r3, #32
 80048de:	d138      	bne.n	8004952 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d101      	bne.n	80048ee <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80048ea:	2302      	movs	r3, #2
 80048ec:	e032      	b.n	8004954 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2224      	movs	r2, #36	; 0x24
 80048fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0201 	bic.w	r2, r2, #1
 800490c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800491c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6819      	ldr	r1, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	430a      	orrs	r2, r1
 800492c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f042 0201 	orr.w	r2, r2, #1
 800493c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2220      	movs	r2, #32
 8004942:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800494e:	2300      	movs	r3, #0
 8004950:	e000      	b.n	8004954 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004952:	2302      	movs	r3, #2
  }
}
 8004954:	4618      	mov	r0, r3
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b20      	cmp	r3, #32
 8004974:	d139      	bne.n	80049ea <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800497c:	2b01      	cmp	r3, #1
 800497e:	d101      	bne.n	8004984 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004980:	2302      	movs	r3, #2
 8004982:	e033      	b.n	80049ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2224      	movs	r2, #36	; 0x24
 8004990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0201 	bic.w	r2, r2, #1
 80049a2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80049b2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	021b      	lsls	r3, r3, #8
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f042 0201 	orr.w	r2, r2, #1
 80049d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2220      	movs	r2, #32
 80049da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	e000      	b.n	80049ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80049ea:	2302      	movs	r3, #2
  }
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	1d3b      	adds	r3, r7, #4
 8004a02:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a04:	1d3b      	adds	r3, r7, #4
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d102      	bne.n	8004a12 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	f000 bef4 	b.w	80057fa <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a12:	1d3b      	adds	r3, r7, #4
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 816a 	beq.w	8004cf6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004a22:	4bb3      	ldr	r3, [pc, #716]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f003 030c 	and.w	r3, r3, #12
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d00c      	beq.n	8004a48 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a2e:	4bb0      	ldr	r3, [pc, #704]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f003 030c 	and.w	r3, r3, #12
 8004a36:	2b08      	cmp	r3, #8
 8004a38:	d159      	bne.n	8004aee <HAL_RCC_OscConfig+0xf6>
 8004a3a:	4bad      	ldr	r3, [pc, #692]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a46:	d152      	bne.n	8004aee <HAL_RCC_OscConfig+0xf6>
 8004a48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a4c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004a54:	fa93 f3a3 	rbit	r3, r3
 8004a58:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a5c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a60:	fab3 f383 	clz	r3, r3
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	095b      	lsrs	r3, r3, #5
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	f043 0301 	orr.w	r3, r3, #1
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d102      	bne.n	8004a7a <HAL_RCC_OscConfig+0x82>
 8004a74:	4b9e      	ldr	r3, [pc, #632]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	e015      	b.n	8004aa6 <HAL_RCC_OscConfig+0xae>
 8004a7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a7e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a82:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004a86:	fa93 f3a3 	rbit	r3, r3
 8004a8a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004a8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a92:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004a96:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004a9a:	fa93 f3a3 	rbit	r3, r3
 8004a9e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004aa2:	4b93      	ldr	r3, [pc, #588]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004aaa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004aae:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004ab2:	fa92 f2a2 	rbit	r2, r2
 8004ab6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004aba:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004abe:	fab2 f282 	clz	r2, r2
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	f042 0220 	orr.w	r2, r2, #32
 8004ac8:	b2d2      	uxtb	r2, r2
 8004aca:	f002 021f 	and.w	r2, r2, #31
 8004ace:	2101      	movs	r1, #1
 8004ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f000 810c 	beq.w	8004cf4 <HAL_RCC_OscConfig+0x2fc>
 8004adc:	1d3b      	adds	r3, r7, #4
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f040 8106 	bne.w	8004cf4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	f000 be86 	b.w	80057fa <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aee:	1d3b      	adds	r3, r7, #4
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af8:	d106      	bne.n	8004b08 <HAL_RCC_OscConfig+0x110>
 8004afa:	4b7d      	ldr	r3, [pc, #500]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a7c      	ldr	r2, [pc, #496]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	e030      	b.n	8004b6a <HAL_RCC_OscConfig+0x172>
 8004b08:	1d3b      	adds	r3, r7, #4
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10c      	bne.n	8004b2c <HAL_RCC_OscConfig+0x134>
 8004b12:	4b77      	ldr	r3, [pc, #476]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a76      	ldr	r2, [pc, #472]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b1c:	6013      	str	r3, [r2, #0]
 8004b1e:	4b74      	ldr	r3, [pc, #464]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a73      	ldr	r2, [pc, #460]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	e01e      	b.n	8004b6a <HAL_RCC_OscConfig+0x172>
 8004b2c:	1d3b      	adds	r3, r7, #4
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b36:	d10c      	bne.n	8004b52 <HAL_RCC_OscConfig+0x15a>
 8004b38:	4b6d      	ldr	r3, [pc, #436]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a6c      	ldr	r2, [pc, #432]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b42:	6013      	str	r3, [r2, #0]
 8004b44:	4b6a      	ldr	r3, [pc, #424]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a69      	ldr	r2, [pc, #420]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b4e:	6013      	str	r3, [r2, #0]
 8004b50:	e00b      	b.n	8004b6a <HAL_RCC_OscConfig+0x172>
 8004b52:	4b67      	ldr	r3, [pc, #412]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a66      	ldr	r2, [pc, #408]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	4b64      	ldr	r3, [pc, #400]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a63      	ldr	r2, [pc, #396]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b68:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b6a:	4b61      	ldr	r3, [pc, #388]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6e:	f023 020f 	bic.w	r2, r3, #15
 8004b72:	1d3b      	adds	r3, r7, #4
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	495d      	ldr	r1, [pc, #372]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b7e:	1d3b      	adds	r3, r7, #4
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d059      	beq.n	8004c3c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b88:	f7fd fc42 	bl	8002410 <HAL_GetTick>
 8004b8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b90:	e00a      	b.n	8004ba8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b92:	f7fd fc3d 	bl	8002410 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	2b64      	cmp	r3, #100	; 0x64
 8004ba0:	d902      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	f000 be29 	b.w	80057fa <HAL_RCC_OscConfig+0xe02>
 8004ba8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bac:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004bb4:	fa93 f3a3 	rbit	r3, r3
 8004bb8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004bbc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bc0:	fab3 f383 	clz	r3, r3
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	095b      	lsrs	r3, r3, #5
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d102      	bne.n	8004bda <HAL_RCC_OscConfig+0x1e2>
 8004bd4:	4b46      	ldr	r3, [pc, #280]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	e015      	b.n	8004c06 <HAL_RCC_OscConfig+0x20e>
 8004bda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bde:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004be6:	fa93 f3a3 	rbit	r3, r3
 8004bea:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004bee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bf2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004bf6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004bfa:	fa93 f3a3 	rbit	r3, r3
 8004bfe:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004c02:	4b3b      	ldr	r3, [pc, #236]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c0a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004c0e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004c12:	fa92 f2a2 	rbit	r2, r2
 8004c16:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004c1a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004c1e:	fab2 f282 	clz	r2, r2
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	f042 0220 	orr.w	r2, r2, #32
 8004c28:	b2d2      	uxtb	r2, r2
 8004c2a:	f002 021f 	and.w	r2, r2, #31
 8004c2e:	2101      	movs	r1, #1
 8004c30:	fa01 f202 	lsl.w	r2, r1, r2
 8004c34:	4013      	ands	r3, r2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0ab      	beq.n	8004b92 <HAL_RCC_OscConfig+0x19a>
 8004c3a:	e05c      	b.n	8004cf6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c3c:	f7fd fbe8 	bl	8002410 <HAL_GetTick>
 8004c40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c44:	e00a      	b.n	8004c5c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c46:	f7fd fbe3 	bl	8002410 <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b64      	cmp	r3, #100	; 0x64
 8004c54:	d902      	bls.n	8004c5c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	f000 bdcf 	b.w	80057fa <HAL_RCC_OscConfig+0xe02>
 8004c5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c60:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c64:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004c68:	fa93 f3a3 	rbit	r3, r3
 8004c6c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004c70:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c74:	fab3 f383 	clz	r3, r3
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	095b      	lsrs	r3, r3, #5
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	f043 0301 	orr.w	r3, r3, #1
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d102      	bne.n	8004c8e <HAL_RCC_OscConfig+0x296>
 8004c88:	4b19      	ldr	r3, [pc, #100]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	e015      	b.n	8004cba <HAL_RCC_OscConfig+0x2c2>
 8004c8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c92:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c96:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c9a:	fa93 f3a3 	rbit	r3, r3
 8004c9e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004ca2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ca6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004caa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004cae:	fa93 f3a3 	rbit	r3, r3
 8004cb2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004cb6:	4b0e      	ldr	r3, [pc, #56]	; (8004cf0 <HAL_RCC_OscConfig+0x2f8>)
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cbe:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004cc2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004cc6:	fa92 f2a2 	rbit	r2, r2
 8004cca:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004cce:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004cd2:	fab2 f282 	clz	r2, r2
 8004cd6:	b2d2      	uxtb	r2, r2
 8004cd8:	f042 0220 	orr.w	r2, r2, #32
 8004cdc:	b2d2      	uxtb	r2, r2
 8004cde:	f002 021f 	and.w	r2, r2, #31
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce8:	4013      	ands	r3, r2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1ab      	bne.n	8004c46 <HAL_RCC_OscConfig+0x24e>
 8004cee:	e002      	b.n	8004cf6 <HAL_RCC_OscConfig+0x2fe>
 8004cf0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cf6:	1d3b      	adds	r3, r7, #4
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	f000 816f 	beq.w	8004fe4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004d06:	4bd0      	ldr	r3, [pc, #832]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f003 030c 	and.w	r3, r3, #12
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00b      	beq.n	8004d2a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004d12:	4bcd      	ldr	r3, [pc, #820]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f003 030c 	and.w	r3, r3, #12
 8004d1a:	2b08      	cmp	r3, #8
 8004d1c:	d16c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x400>
 8004d1e:	4bca      	ldr	r3, [pc, #808]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d166      	bne.n	8004df8 <HAL_RCC_OscConfig+0x400>
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d30:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004d34:	fa93 f3a3 	rbit	r3, r3
 8004d38:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004d3c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d40:	fab3 f383 	clz	r3, r3
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	095b      	lsrs	r3, r3, #5
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	f043 0301 	orr.w	r3, r3, #1
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d102      	bne.n	8004d5a <HAL_RCC_OscConfig+0x362>
 8004d54:	4bbc      	ldr	r3, [pc, #752]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	e013      	b.n	8004d82 <HAL_RCC_OscConfig+0x38a>
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d60:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004d64:	fa93 f3a3 	rbit	r3, r3
 8004d68:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004d72:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004d76:	fa93 f3a3 	rbit	r3, r3
 8004d7a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004d7e:	4bb2      	ldr	r3, [pc, #712]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d82:	2202      	movs	r2, #2
 8004d84:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004d88:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004d8c:	fa92 f2a2 	rbit	r2, r2
 8004d90:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004d94:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004d98:	fab2 f282 	clz	r2, r2
 8004d9c:	b2d2      	uxtb	r2, r2
 8004d9e:	f042 0220 	orr.w	r2, r2, #32
 8004da2:	b2d2      	uxtb	r2, r2
 8004da4:	f002 021f 	and.w	r2, r2, #31
 8004da8:	2101      	movs	r1, #1
 8004daa:	fa01 f202 	lsl.w	r2, r1, r2
 8004dae:	4013      	ands	r3, r2
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d007      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x3cc>
 8004db4:	1d3b      	adds	r3, r7, #4
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d002      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	f000 bd1b 	b.w	80057fa <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc4:	4ba0      	ldr	r3, [pc, #640]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dcc:	1d3b      	adds	r3, r7, #4
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	21f8      	movs	r1, #248	; 0xf8
 8004dd4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004ddc:	fa91 f1a1 	rbit	r1, r1
 8004de0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004de4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004de8:	fab1 f181 	clz	r1, r1
 8004dec:	b2c9      	uxtb	r1, r1
 8004dee:	408b      	lsls	r3, r1
 8004df0:	4995      	ldr	r1, [pc, #596]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004df6:	e0f5      	b.n	8004fe4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004df8:	1d3b      	adds	r3, r7, #4
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 8085 	beq.w	8004f0e <HAL_RCC_OscConfig+0x516>
 8004e04:	2301      	movs	r3, #1
 8004e06:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e0a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004e0e:	fa93 f3a3 	rbit	r3, r3
 8004e12:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004e16:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e1a:	fab3 f383 	clz	r3, r3
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e24:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e30:	f7fd faee 	bl	8002410 <HAL_GetTick>
 8004e34:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e38:	e00a      	b.n	8004e50 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e3a:	f7fd fae9 	bl	8002410 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d902      	bls.n	8004e50 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	f000 bcd5 	b.w	80057fa <HAL_RCC_OscConfig+0xe02>
 8004e50:	2302      	movs	r3, #2
 8004e52:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e56:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004e5a:	fa93 f3a3 	rbit	r3, r3
 8004e5e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004e62:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e66:	fab3 f383 	clz	r3, r3
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	095b      	lsrs	r3, r3, #5
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	f043 0301 	orr.w	r3, r3, #1
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d102      	bne.n	8004e80 <HAL_RCC_OscConfig+0x488>
 8004e7a:	4b73      	ldr	r3, [pc, #460]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	e013      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4b0>
 8004e80:	2302      	movs	r3, #2
 8004e82:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e86:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004e8a:	fa93 f3a3 	rbit	r3, r3
 8004e8e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004e92:	2302      	movs	r3, #2
 8004e94:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004e98:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004e9c:	fa93 f3a3 	rbit	r3, r3
 8004ea0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004ea4:	4b68      	ldr	r3, [pc, #416]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004eae:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004eb2:	fa92 f2a2 	rbit	r2, r2
 8004eb6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004eba:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004ebe:	fab2 f282 	clz	r2, r2
 8004ec2:	b2d2      	uxtb	r2, r2
 8004ec4:	f042 0220 	orr.w	r2, r2, #32
 8004ec8:	b2d2      	uxtb	r2, r2
 8004eca:	f002 021f 	and.w	r2, r2, #31
 8004ece:	2101      	movs	r1, #1
 8004ed0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d0af      	beq.n	8004e3a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eda:	4b5b      	ldr	r3, [pc, #364]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ee2:	1d3b      	adds	r3, r7, #4
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	21f8      	movs	r1, #248	; 0xf8
 8004eea:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eee:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004ef2:	fa91 f1a1 	rbit	r1, r1
 8004ef6:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004efa:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004efe:	fab1 f181 	clz	r1, r1
 8004f02:	b2c9      	uxtb	r1, r1
 8004f04:	408b      	lsls	r3, r1
 8004f06:	4950      	ldr	r1, [pc, #320]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	600b      	str	r3, [r1, #0]
 8004f0c:	e06a      	b.n	8004fe4 <HAL_RCC_OscConfig+0x5ec>
 8004f0e:	2301      	movs	r3, #1
 8004f10:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f14:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004f18:	fa93 f3a3 	rbit	r3, r3
 8004f1c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004f20:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f24:	fab3 f383 	clz	r3, r3
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f2e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	461a      	mov	r2, r3
 8004f36:	2300      	movs	r3, #0
 8004f38:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3a:	f7fd fa69 	bl	8002410 <HAL_GetTick>
 8004f3e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f42:	e00a      	b.n	8004f5a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f44:	f7fd fa64 	bl	8002410 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d902      	bls.n	8004f5a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	f000 bc50 	b.w	80057fa <HAL_RCC_OscConfig+0xe02>
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f60:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004f64:	fa93 f3a3 	rbit	r3, r3
 8004f68:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004f6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f70:	fab3 f383 	clz	r3, r3
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	095b      	lsrs	r3, r3, #5
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	f043 0301 	orr.w	r3, r3, #1
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d102      	bne.n	8004f8a <HAL_RCC_OscConfig+0x592>
 8004f84:	4b30      	ldr	r3, [pc, #192]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	e013      	b.n	8004fb2 <HAL_RCC_OscConfig+0x5ba>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f90:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004f94:	fa93 f3a3 	rbit	r3, r3
 8004f98:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004fa2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004fa6:	fa93 f3a3 	rbit	r3, r3
 8004faa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004fae:	4b26      	ldr	r3, [pc, #152]	; (8005048 <HAL_RCC_OscConfig+0x650>)
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	2202      	movs	r2, #2
 8004fb4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004fb8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004fbc:	fa92 f2a2 	rbit	r2, r2
 8004fc0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004fc4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004fc8:	fab2 f282 	clz	r2, r2
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	f042 0220 	orr.w	r2, r2, #32
 8004fd2:	b2d2      	uxtb	r2, r2
 8004fd4:	f002 021f 	and.w	r2, r2, #31
 8004fd8:	2101      	movs	r1, #1
 8004fda:	fa01 f202 	lsl.w	r2, r1, r2
 8004fde:	4013      	ands	r3, r2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1af      	bne.n	8004f44 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fe4:	1d3b      	adds	r3, r7, #4
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0308 	and.w	r3, r3, #8
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f000 80da 	beq.w	80051a8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ff4:	1d3b      	adds	r3, r7, #4
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d069      	beq.n	80050d2 <HAL_RCC_OscConfig+0x6da>
 8004ffe:	2301      	movs	r3, #1
 8005000:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005004:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005008:	fa93 f3a3 	rbit	r3, r3
 800500c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005010:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005014:	fab3 f383 	clz	r3, r3
 8005018:	b2db      	uxtb	r3, r3
 800501a:	461a      	mov	r2, r3
 800501c:	4b0b      	ldr	r3, [pc, #44]	; (800504c <HAL_RCC_OscConfig+0x654>)
 800501e:	4413      	add	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	461a      	mov	r2, r3
 8005024:	2301      	movs	r3, #1
 8005026:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005028:	f7fd f9f2 	bl	8002410 <HAL_GetTick>
 800502c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005030:	e00e      	b.n	8005050 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005032:	f7fd f9ed 	bl	8002410 <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d906      	bls.n	8005050 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e3d9      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
 8005046:	bf00      	nop
 8005048:	40021000 	.word	0x40021000
 800504c:	10908120 	.word	0x10908120
 8005050:	2302      	movs	r3, #2
 8005052:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005056:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800505a:	fa93 f3a3 	rbit	r3, r3
 800505e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005062:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005066:	2202      	movs	r2, #2
 8005068:	601a      	str	r2, [r3, #0]
 800506a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	fa93 f2a3 	rbit	r2, r3
 8005074:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005078:	601a      	str	r2, [r3, #0]
 800507a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800507e:	2202      	movs	r2, #2
 8005080:	601a      	str	r2, [r3, #0]
 8005082:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	fa93 f2a3 	rbit	r2, r3
 800508c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005090:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005092:	4ba5      	ldr	r3, [pc, #660]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005094:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005096:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800509a:	2102      	movs	r1, #2
 800509c:	6019      	str	r1, [r3, #0]
 800509e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	fa93 f1a3 	rbit	r1, r3
 80050a8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80050ac:	6019      	str	r1, [r3, #0]
  return result;
 80050ae:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	fab3 f383 	clz	r3, r3
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	f003 031f 	and.w	r3, r3, #31
 80050c4:	2101      	movs	r1, #1
 80050c6:	fa01 f303 	lsl.w	r3, r1, r3
 80050ca:	4013      	ands	r3, r2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d0b0      	beq.n	8005032 <HAL_RCC_OscConfig+0x63a>
 80050d0:	e06a      	b.n	80051a8 <HAL_RCC_OscConfig+0x7b0>
 80050d2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80050d6:	2201      	movs	r2, #1
 80050d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050da:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	fa93 f2a3 	rbit	r2, r3
 80050e4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80050e8:	601a      	str	r2, [r3, #0]
  return result;
 80050ea:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80050ee:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050f0:	fab3 f383 	clz	r3, r3
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	461a      	mov	r2, r3
 80050f8:	4b8c      	ldr	r3, [pc, #560]	; (800532c <HAL_RCC_OscConfig+0x934>)
 80050fa:	4413      	add	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	461a      	mov	r2, r3
 8005100:	2300      	movs	r3, #0
 8005102:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005104:	f7fd f984 	bl	8002410 <HAL_GetTick>
 8005108:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800510c:	e009      	b.n	8005122 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800510e:	f7fd f97f 	bl	8002410 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	2b02      	cmp	r3, #2
 800511c:	d901      	bls.n	8005122 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e36b      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
 8005122:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005126:	2202      	movs	r2, #2
 8005128:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	fa93 f2a3 	rbit	r2, r3
 8005134:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005138:	601a      	str	r2, [r3, #0]
 800513a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800513e:	2202      	movs	r2, #2
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	fa93 f2a3 	rbit	r2, r3
 800514c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005156:	2202      	movs	r2, #2
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	fa93 f2a3 	rbit	r2, r3
 8005164:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005168:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800516a:	4b6f      	ldr	r3, [pc, #444]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 800516c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800516e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005172:	2102      	movs	r1, #2
 8005174:	6019      	str	r1, [r3, #0]
 8005176:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	fa93 f1a3 	rbit	r1, r3
 8005180:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005184:	6019      	str	r1, [r3, #0]
  return result;
 8005186:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	fab3 f383 	clz	r3, r3
 8005190:	b2db      	uxtb	r3, r3
 8005192:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005196:	b2db      	uxtb	r3, r3
 8005198:	f003 031f 	and.w	r3, r3, #31
 800519c:	2101      	movs	r1, #1
 800519e:	fa01 f303 	lsl.w	r3, r1, r3
 80051a2:	4013      	ands	r3, r2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1b2      	bne.n	800510e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051a8:	1d3b      	adds	r3, r7, #4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0304 	and.w	r3, r3, #4
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f000 8158 	beq.w	8005468 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051b8:	2300      	movs	r3, #0
 80051ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051be:	4b5a      	ldr	r3, [pc, #360]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d112      	bne.n	80051f0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ca:	4b57      	ldr	r3, [pc, #348]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	4a56      	ldr	r2, [pc, #344]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 80051d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d4:	61d3      	str	r3, [r2, #28]
 80051d6:	4b54      	ldr	r3, [pc, #336]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80051de:	f107 0308 	add.w	r3, r7, #8
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	f107 0308 	add.w	r3, r7, #8
 80051e8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f0:	4b4f      	ldr	r3, [pc, #316]	; (8005330 <HAL_RCC_OscConfig+0x938>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d11a      	bne.n	8005232 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051fc:	4b4c      	ldr	r3, [pc, #304]	; (8005330 <HAL_RCC_OscConfig+0x938>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a4b      	ldr	r2, [pc, #300]	; (8005330 <HAL_RCC_OscConfig+0x938>)
 8005202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005206:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005208:	f7fd f902 	bl	8002410 <HAL_GetTick>
 800520c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005210:	e009      	b.n	8005226 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005212:	f7fd f8fd 	bl	8002410 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	2b64      	cmp	r3, #100	; 0x64
 8005220:	d901      	bls.n	8005226 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e2e9      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005226:	4b42      	ldr	r3, [pc, #264]	; (8005330 <HAL_RCC_OscConfig+0x938>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800522e:	2b00      	cmp	r3, #0
 8005230:	d0ef      	beq.n	8005212 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005232:	1d3b      	adds	r3, r7, #4
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d106      	bne.n	800524a <HAL_RCC_OscConfig+0x852>
 800523c:	4b3a      	ldr	r3, [pc, #232]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	4a39      	ldr	r2, [pc, #228]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005242:	f043 0301 	orr.w	r3, r3, #1
 8005246:	6213      	str	r3, [r2, #32]
 8005248:	e02f      	b.n	80052aa <HAL_RCC_OscConfig+0x8b2>
 800524a:	1d3b      	adds	r3, r7, #4
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10c      	bne.n	800526e <HAL_RCC_OscConfig+0x876>
 8005254:	4b34      	ldr	r3, [pc, #208]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	4a33      	ldr	r2, [pc, #204]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 800525a:	f023 0301 	bic.w	r3, r3, #1
 800525e:	6213      	str	r3, [r2, #32]
 8005260:	4b31      	ldr	r3, [pc, #196]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	4a30      	ldr	r2, [pc, #192]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005266:	f023 0304 	bic.w	r3, r3, #4
 800526a:	6213      	str	r3, [r2, #32]
 800526c:	e01d      	b.n	80052aa <HAL_RCC_OscConfig+0x8b2>
 800526e:	1d3b      	adds	r3, r7, #4
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	2b05      	cmp	r3, #5
 8005276:	d10c      	bne.n	8005292 <HAL_RCC_OscConfig+0x89a>
 8005278:	4b2b      	ldr	r3, [pc, #172]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	4a2a      	ldr	r2, [pc, #168]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 800527e:	f043 0304 	orr.w	r3, r3, #4
 8005282:	6213      	str	r3, [r2, #32]
 8005284:	4b28      	ldr	r3, [pc, #160]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	4a27      	ldr	r2, [pc, #156]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 800528a:	f043 0301 	orr.w	r3, r3, #1
 800528e:	6213      	str	r3, [r2, #32]
 8005290:	e00b      	b.n	80052aa <HAL_RCC_OscConfig+0x8b2>
 8005292:	4b25      	ldr	r3, [pc, #148]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	4a24      	ldr	r2, [pc, #144]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005298:	f023 0301 	bic.w	r3, r3, #1
 800529c:	6213      	str	r3, [r2, #32]
 800529e:	4b22      	ldr	r3, [pc, #136]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 80052a0:	6a1b      	ldr	r3, [r3, #32]
 80052a2:	4a21      	ldr	r2, [pc, #132]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 80052a4:	f023 0304 	bic.w	r3, r3, #4
 80052a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052aa:	1d3b      	adds	r3, r7, #4
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d06b      	beq.n	800538c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b4:	f7fd f8ac 	bl	8002410 <HAL_GetTick>
 80052b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052bc:	e00b      	b.n	80052d6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052be:	f7fd f8a7 	bl	8002410 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e291      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
 80052d6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80052da:	2202      	movs	r2, #2
 80052dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052de:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	fa93 f2a3 	rbit	r2, r3
 80052e8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80052f2:	2202      	movs	r2, #2
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	fa93 f2a3 	rbit	r2, r3
 8005300:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005304:	601a      	str	r2, [r3, #0]
  return result;
 8005306:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800530a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800530c:	fab3 f383 	clz	r3, r3
 8005310:	b2db      	uxtb	r3, r3
 8005312:	095b      	lsrs	r3, r3, #5
 8005314:	b2db      	uxtb	r3, r3
 8005316:	f043 0302 	orr.w	r3, r3, #2
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b02      	cmp	r3, #2
 800531e:	d109      	bne.n	8005334 <HAL_RCC_OscConfig+0x93c>
 8005320:	4b01      	ldr	r3, [pc, #4]	; (8005328 <HAL_RCC_OscConfig+0x930>)
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	e014      	b.n	8005350 <HAL_RCC_OscConfig+0x958>
 8005326:	bf00      	nop
 8005328:	40021000 	.word	0x40021000
 800532c:	10908120 	.word	0x10908120
 8005330:	40007000 	.word	0x40007000
 8005334:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005338:	2202      	movs	r2, #2
 800533a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800533c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	fa93 f2a3 	rbit	r2, r3
 8005346:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	4bbb      	ldr	r3, [pc, #748]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 800534e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005350:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005354:	2102      	movs	r1, #2
 8005356:	6011      	str	r1, [r2, #0]
 8005358:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800535c:	6812      	ldr	r2, [r2, #0]
 800535e:	fa92 f1a2 	rbit	r1, r2
 8005362:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005366:	6011      	str	r1, [r2, #0]
  return result;
 8005368:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	fab2 f282 	clz	r2, r2
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	f002 021f 	and.w	r2, r2, #31
 800537e:	2101      	movs	r1, #1
 8005380:	fa01 f202 	lsl.w	r2, r1, r2
 8005384:	4013      	ands	r3, r2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d099      	beq.n	80052be <HAL_RCC_OscConfig+0x8c6>
 800538a:	e063      	b.n	8005454 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800538c:	f7fd f840 	bl	8002410 <HAL_GetTick>
 8005390:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005394:	e00b      	b.n	80053ae <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005396:	f7fd f83b 	bl	8002410 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e225      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
 80053ae:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80053b2:	2202      	movs	r2, #2
 80053b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	fa93 f2a3 	rbit	r2, r3
 80053c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80053ca:	2202      	movs	r2, #2
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	fa93 f2a3 	rbit	r2, r3
 80053d8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80053dc:	601a      	str	r2, [r3, #0]
  return result;
 80053de:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80053e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e4:	fab3 f383 	clz	r3, r3
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	095b      	lsrs	r3, r3, #5
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	f043 0302 	orr.w	r3, r3, #2
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d102      	bne.n	80053fe <HAL_RCC_OscConfig+0xa06>
 80053f8:	4b90      	ldr	r3, [pc, #576]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	e00d      	b.n	800541a <HAL_RCC_OscConfig+0xa22>
 80053fe:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005402:	2202      	movs	r2, #2
 8005404:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005406:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	fa93 f2a3 	rbit	r2, r3
 8005410:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005414:	601a      	str	r2, [r3, #0]
 8005416:	4b89      	ldr	r3, [pc, #548]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 8005418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800541e:	2102      	movs	r1, #2
 8005420:	6011      	str	r1, [r2, #0]
 8005422:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005426:	6812      	ldr	r2, [r2, #0]
 8005428:	fa92 f1a2 	rbit	r1, r2
 800542c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005430:	6011      	str	r1, [r2, #0]
  return result;
 8005432:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005436:	6812      	ldr	r2, [r2, #0]
 8005438:	fab2 f282 	clz	r2, r2
 800543c:	b2d2      	uxtb	r2, r2
 800543e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005442:	b2d2      	uxtb	r2, r2
 8005444:	f002 021f 	and.w	r2, r2, #31
 8005448:	2101      	movs	r1, #1
 800544a:	fa01 f202 	lsl.w	r2, r1, r2
 800544e:	4013      	ands	r3, r2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1a0      	bne.n	8005396 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005454:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005458:	2b01      	cmp	r3, #1
 800545a:	d105      	bne.n	8005468 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800545c:	4b77      	ldr	r3, [pc, #476]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 800545e:	69db      	ldr	r3, [r3, #28]
 8005460:	4a76      	ldr	r2, [pc, #472]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 8005462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005466:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005468:	1d3b      	adds	r3, r7, #4
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	2b00      	cmp	r3, #0
 8005470:	f000 81c2 	beq.w	80057f8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005474:	4b71      	ldr	r3, [pc, #452]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f003 030c 	and.w	r3, r3, #12
 800547c:	2b08      	cmp	r3, #8
 800547e:	f000 819c 	beq.w	80057ba <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005482:	1d3b      	adds	r3, r7, #4
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	69db      	ldr	r3, [r3, #28]
 8005488:	2b02      	cmp	r3, #2
 800548a:	f040 8114 	bne.w	80056b6 <HAL_RCC_OscConfig+0xcbe>
 800548e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005492:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005496:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005498:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	fa93 f2a3 	rbit	r2, r3
 80054a2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80054a6:	601a      	str	r2, [r3, #0]
  return result;
 80054a8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80054ac:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054ae:	fab3 f383 	clz	r3, r3
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80054b8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	461a      	mov	r2, r3
 80054c0:	2300      	movs	r3, #0
 80054c2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054c4:	f7fc ffa4 	bl	8002410 <HAL_GetTick>
 80054c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054cc:	e009      	b.n	80054e2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054ce:	f7fc ff9f 	bl	8002410 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d901      	bls.n	80054e2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e18b      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
 80054e2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80054e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ec:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	fa93 f2a3 	rbit	r2, r3
 80054f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80054fa:	601a      	str	r2, [r3, #0]
  return result;
 80054fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005500:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005502:	fab3 f383 	clz	r3, r3
 8005506:	b2db      	uxtb	r3, r3
 8005508:	095b      	lsrs	r3, r3, #5
 800550a:	b2db      	uxtb	r3, r3
 800550c:	f043 0301 	orr.w	r3, r3, #1
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b01      	cmp	r3, #1
 8005514:	d102      	bne.n	800551c <HAL_RCC_OscConfig+0xb24>
 8005516:	4b49      	ldr	r3, [pc, #292]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	e01b      	b.n	8005554 <HAL_RCC_OscConfig+0xb5c>
 800551c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005520:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005524:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005526:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	fa93 f2a3 	rbit	r2, r3
 8005530:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005534:	601a      	str	r2, [r3, #0]
 8005536:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800553a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800553e:	601a      	str	r2, [r3, #0]
 8005540:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	fa93 f2a3 	rbit	r2, r3
 800554a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800554e:	601a      	str	r2, [r3, #0]
 8005550:	4b3a      	ldr	r3, [pc, #232]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 8005552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005554:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005558:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800555c:	6011      	str	r1, [r2, #0]
 800555e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005562:	6812      	ldr	r2, [r2, #0]
 8005564:	fa92 f1a2 	rbit	r1, r2
 8005568:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800556c:	6011      	str	r1, [r2, #0]
  return result;
 800556e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005572:	6812      	ldr	r2, [r2, #0]
 8005574:	fab2 f282 	clz	r2, r2
 8005578:	b2d2      	uxtb	r2, r2
 800557a:	f042 0220 	orr.w	r2, r2, #32
 800557e:	b2d2      	uxtb	r2, r2
 8005580:	f002 021f 	and.w	r2, r2, #31
 8005584:	2101      	movs	r1, #1
 8005586:	fa01 f202 	lsl.w	r2, r1, r2
 800558a:	4013      	ands	r3, r2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d19e      	bne.n	80054ce <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005590:	4b2a      	ldr	r3, [pc, #168]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005598:	1d3b      	adds	r3, r7, #4
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800559e:	1d3b      	adds	r3, r7, #4
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	430b      	orrs	r3, r1
 80055a6:	4925      	ldr	r1, [pc, #148]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	604b      	str	r3, [r1, #4]
 80055ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80055b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80055b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	fa93 f2a3 	rbit	r2, r3
 80055c0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80055c4:	601a      	str	r2, [r3, #0]
  return result;
 80055c6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80055ca:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055cc:	fab3 f383 	clz	r3, r3
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80055d6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	461a      	mov	r2, r3
 80055de:	2301      	movs	r3, #1
 80055e0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e2:	f7fc ff15 	bl	8002410 <HAL_GetTick>
 80055e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055ea:	e009      	b.n	8005600 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ec:	f7fc ff10 	bl	8002410 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d901      	bls.n	8005600 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e0fc      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
 8005600:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005604:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005608:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800560a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	fa93 f2a3 	rbit	r2, r3
 8005614:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005618:	601a      	str	r2, [r3, #0]
  return result;
 800561a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800561e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005620:	fab3 f383 	clz	r3, r3
 8005624:	b2db      	uxtb	r3, r3
 8005626:	095b      	lsrs	r3, r3, #5
 8005628:	b2db      	uxtb	r3, r3
 800562a:	f043 0301 	orr.w	r3, r3, #1
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	d105      	bne.n	8005640 <HAL_RCC_OscConfig+0xc48>
 8005634:	4b01      	ldr	r3, [pc, #4]	; (800563c <HAL_RCC_OscConfig+0xc44>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	e01e      	b.n	8005678 <HAL_RCC_OscConfig+0xc80>
 800563a:	bf00      	nop
 800563c:	40021000 	.word	0x40021000
 8005640:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005644:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005648:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	fa93 f2a3 	rbit	r2, r3
 8005654:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800565e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	fa93 f2a3 	rbit	r2, r3
 800566e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	4b63      	ldr	r3, [pc, #396]	; (8005804 <HAL_RCC_OscConfig+0xe0c>)
 8005676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005678:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800567c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005680:	6011      	str	r1, [r2, #0]
 8005682:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005686:	6812      	ldr	r2, [r2, #0]
 8005688:	fa92 f1a2 	rbit	r1, r2
 800568c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005690:	6011      	str	r1, [r2, #0]
  return result;
 8005692:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005696:	6812      	ldr	r2, [r2, #0]
 8005698:	fab2 f282 	clz	r2, r2
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	f042 0220 	orr.w	r2, r2, #32
 80056a2:	b2d2      	uxtb	r2, r2
 80056a4:	f002 021f 	and.w	r2, r2, #31
 80056a8:	2101      	movs	r1, #1
 80056aa:	fa01 f202 	lsl.w	r2, r1, r2
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d09b      	beq.n	80055ec <HAL_RCC_OscConfig+0xbf4>
 80056b4:	e0a0      	b.n	80057f8 <HAL_RCC_OscConfig+0xe00>
 80056b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80056ba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	fa93 f2a3 	rbit	r2, r3
 80056ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80056ce:	601a      	str	r2, [r3, #0]
  return result;
 80056d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80056d4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056d6:	fab3 f383 	clz	r3, r3
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80056e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	461a      	mov	r2, r3
 80056e8:	2300      	movs	r3, #0
 80056ea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ec:	f7fc fe90 	bl	8002410 <HAL_GetTick>
 80056f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056f4:	e009      	b.n	800570a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056f6:	f7fc fe8b 	bl	8002410 <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b02      	cmp	r3, #2
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e077      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
 800570a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800570e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005712:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005714:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	fa93 f2a3 	rbit	r2, r3
 800571e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005722:	601a      	str	r2, [r3, #0]
  return result;
 8005724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005728:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800572a:	fab3 f383 	clz	r3, r3
 800572e:	b2db      	uxtb	r3, r3
 8005730:	095b      	lsrs	r3, r3, #5
 8005732:	b2db      	uxtb	r3, r3
 8005734:	f043 0301 	orr.w	r3, r3, #1
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b01      	cmp	r3, #1
 800573c:	d102      	bne.n	8005744 <HAL_RCC_OscConfig+0xd4c>
 800573e:	4b31      	ldr	r3, [pc, #196]	; (8005804 <HAL_RCC_OscConfig+0xe0c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	e01b      	b.n	800577c <HAL_RCC_OscConfig+0xd84>
 8005744:	f107 0320 	add.w	r3, r7, #32
 8005748:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800574c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800574e:	f107 0320 	add.w	r3, r7, #32
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	fa93 f2a3 	rbit	r2, r3
 8005758:	f107 031c 	add.w	r3, r7, #28
 800575c:	601a      	str	r2, [r3, #0]
 800575e:	f107 0318 	add.w	r3, r7, #24
 8005762:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005766:	601a      	str	r2, [r3, #0]
 8005768:	f107 0318 	add.w	r3, r7, #24
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	fa93 f2a3 	rbit	r2, r3
 8005772:	f107 0314 	add.w	r3, r7, #20
 8005776:	601a      	str	r2, [r3, #0]
 8005778:	4b22      	ldr	r3, [pc, #136]	; (8005804 <HAL_RCC_OscConfig+0xe0c>)
 800577a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577c:	f107 0210 	add.w	r2, r7, #16
 8005780:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005784:	6011      	str	r1, [r2, #0]
 8005786:	f107 0210 	add.w	r2, r7, #16
 800578a:	6812      	ldr	r2, [r2, #0]
 800578c:	fa92 f1a2 	rbit	r1, r2
 8005790:	f107 020c 	add.w	r2, r7, #12
 8005794:	6011      	str	r1, [r2, #0]
  return result;
 8005796:	f107 020c 	add.w	r2, r7, #12
 800579a:	6812      	ldr	r2, [r2, #0]
 800579c:	fab2 f282 	clz	r2, r2
 80057a0:	b2d2      	uxtb	r2, r2
 80057a2:	f042 0220 	orr.w	r2, r2, #32
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	f002 021f 	and.w	r2, r2, #31
 80057ac:	2101      	movs	r1, #1
 80057ae:	fa01 f202 	lsl.w	r2, r1, r2
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d19e      	bne.n	80056f6 <HAL_RCC_OscConfig+0xcfe>
 80057b8:	e01e      	b.n	80057f8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057ba:	1d3b      	adds	r3, r7, #4
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	69db      	ldr	r3, [r3, #28]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d101      	bne.n	80057c8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e018      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80057c8:	4b0e      	ldr	r3, [pc, #56]	; (8005804 <HAL_RCC_OscConfig+0xe0c>)
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80057d0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80057d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80057d8:	1d3b      	adds	r3, r7, #4
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d108      	bne.n	80057f4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80057e2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80057e6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80057ea:	1d3b      	adds	r3, r7, #4
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d001      	beq.n	80057f8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e000      	b.n	80057fa <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	40021000 	.word	0x40021000

08005808 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b09e      	sub	sp, #120	; 0x78
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005812:	2300      	movs	r3, #0
 8005814:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d101      	bne.n	8005820 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e162      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005820:	4b90      	ldr	r3, [pc, #576]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	683a      	ldr	r2, [r7, #0]
 800582a:	429a      	cmp	r2, r3
 800582c:	d910      	bls.n	8005850 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800582e:	4b8d      	ldr	r3, [pc, #564]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f023 0207 	bic.w	r2, r3, #7
 8005836:	498b      	ldr	r1, [pc, #556]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	4313      	orrs	r3, r2
 800583c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800583e:	4b89      	ldr	r3, [pc, #548]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0307 	and.w	r3, r3, #7
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	429a      	cmp	r2, r3
 800584a:	d001      	beq.n	8005850 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e14a      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d008      	beq.n	800586e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800585c:	4b82      	ldr	r3, [pc, #520]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	497f      	ldr	r1, [pc, #508]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 800586a:	4313      	orrs	r3, r2
 800586c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b00      	cmp	r3, #0
 8005878:	f000 80dc 	beq.w	8005a34 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d13c      	bne.n	80058fe <HAL_RCC_ClockConfig+0xf6>
 8005884:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005888:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800588c:	fa93 f3a3 	rbit	r3, r3
 8005890:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005894:	fab3 f383 	clz	r3, r3
 8005898:	b2db      	uxtb	r3, r3
 800589a:	095b      	lsrs	r3, r3, #5
 800589c:	b2db      	uxtb	r3, r3
 800589e:	f043 0301 	orr.w	r3, r3, #1
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d102      	bne.n	80058ae <HAL_RCC_ClockConfig+0xa6>
 80058a8:	4b6f      	ldr	r3, [pc, #444]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	e00f      	b.n	80058ce <HAL_RCC_ClockConfig+0xc6>
 80058ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80058b6:	fa93 f3a3 	rbit	r3, r3
 80058ba:	667b      	str	r3, [r7, #100]	; 0x64
 80058bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058c0:	663b      	str	r3, [r7, #96]	; 0x60
 80058c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058c4:	fa93 f3a3 	rbit	r3, r3
 80058c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80058ca:	4b67      	ldr	r3, [pc, #412]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 80058cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80058d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80058d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058d6:	fa92 f2a2 	rbit	r2, r2
 80058da:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80058dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80058de:	fab2 f282 	clz	r2, r2
 80058e2:	b2d2      	uxtb	r2, r2
 80058e4:	f042 0220 	orr.w	r2, r2, #32
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	f002 021f 	and.w	r2, r2, #31
 80058ee:	2101      	movs	r1, #1
 80058f0:	fa01 f202 	lsl.w	r2, r1, r2
 80058f4:	4013      	ands	r3, r2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d17b      	bne.n	80059f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e0f3      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	2b02      	cmp	r3, #2
 8005904:	d13c      	bne.n	8005980 <HAL_RCC_ClockConfig+0x178>
 8005906:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800590a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800590c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800590e:	fa93 f3a3 	rbit	r3, r3
 8005912:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005916:	fab3 f383 	clz	r3, r3
 800591a:	b2db      	uxtb	r3, r3
 800591c:	095b      	lsrs	r3, r3, #5
 800591e:	b2db      	uxtb	r3, r3
 8005920:	f043 0301 	orr.w	r3, r3, #1
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b01      	cmp	r3, #1
 8005928:	d102      	bne.n	8005930 <HAL_RCC_ClockConfig+0x128>
 800592a:	4b4f      	ldr	r3, [pc, #316]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	e00f      	b.n	8005950 <HAL_RCC_ClockConfig+0x148>
 8005930:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005934:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005936:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005938:	fa93 f3a3 	rbit	r3, r3
 800593c:	647b      	str	r3, [r7, #68]	; 0x44
 800593e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005942:	643b      	str	r3, [r7, #64]	; 0x40
 8005944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005946:	fa93 f3a3 	rbit	r3, r3
 800594a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800594c:	4b46      	ldr	r3, [pc, #280]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 800594e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005950:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005954:	63ba      	str	r2, [r7, #56]	; 0x38
 8005956:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005958:	fa92 f2a2 	rbit	r2, r2
 800595c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800595e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005960:	fab2 f282 	clz	r2, r2
 8005964:	b2d2      	uxtb	r2, r2
 8005966:	f042 0220 	orr.w	r2, r2, #32
 800596a:	b2d2      	uxtb	r2, r2
 800596c:	f002 021f 	and.w	r2, r2, #31
 8005970:	2101      	movs	r1, #1
 8005972:	fa01 f202 	lsl.w	r2, r1, r2
 8005976:	4013      	ands	r3, r2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d13a      	bne.n	80059f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e0b2      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x2de>
 8005980:	2302      	movs	r3, #2
 8005982:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005986:	fa93 f3a3 	rbit	r3, r3
 800598a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800598c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800598e:	fab3 f383 	clz	r3, r3
 8005992:	b2db      	uxtb	r3, r3
 8005994:	095b      	lsrs	r3, r3, #5
 8005996:	b2db      	uxtb	r3, r3
 8005998:	f043 0301 	orr.w	r3, r3, #1
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d102      	bne.n	80059a8 <HAL_RCC_ClockConfig+0x1a0>
 80059a2:	4b31      	ldr	r3, [pc, #196]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	e00d      	b.n	80059c4 <HAL_RCC_ClockConfig+0x1bc>
 80059a8:	2302      	movs	r3, #2
 80059aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ae:	fa93 f3a3 	rbit	r3, r3
 80059b2:	627b      	str	r3, [r7, #36]	; 0x24
 80059b4:	2302      	movs	r3, #2
 80059b6:	623b      	str	r3, [r7, #32]
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	fa93 f3a3 	rbit	r3, r3
 80059be:	61fb      	str	r3, [r7, #28]
 80059c0:	4b29      	ldr	r3, [pc, #164]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	2202      	movs	r2, #2
 80059c6:	61ba      	str	r2, [r7, #24]
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	fa92 f2a2 	rbit	r2, r2
 80059ce:	617a      	str	r2, [r7, #20]
  return result;
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	fab2 f282 	clz	r2, r2
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	f042 0220 	orr.w	r2, r2, #32
 80059dc:	b2d2      	uxtb	r2, r2
 80059de:	f002 021f 	and.w	r2, r2, #31
 80059e2:	2101      	movs	r1, #1
 80059e4:	fa01 f202 	lsl.w	r2, r1, r2
 80059e8:	4013      	ands	r3, r2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e079      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059f2:	4b1d      	ldr	r3, [pc, #116]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f023 0203 	bic.w	r2, r3, #3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	491a      	ldr	r1, [pc, #104]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 8005a00:	4313      	orrs	r3, r2
 8005a02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a04:	f7fc fd04 	bl	8002410 <HAL_GetTick>
 8005a08:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a0a:	e00a      	b.n	8005a22 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a0c:	f7fc fd00 	bl	8002410 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e061      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a22:	4b11      	ldr	r3, [pc, #68]	; (8005a68 <HAL_RCC_ClockConfig+0x260>)
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f003 020c 	and.w	r2, r3, #12
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d1eb      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a34:	4b0b      	ldr	r3, [pc, #44]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	683a      	ldr	r2, [r7, #0]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d214      	bcs.n	8005a6c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a42:	4b08      	ldr	r3, [pc, #32]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f023 0207 	bic.w	r2, r3, #7
 8005a4a:	4906      	ldr	r1, [pc, #24]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a52:	4b04      	ldr	r3, [pc, #16]	; (8005a64 <HAL_RCC_ClockConfig+0x25c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0307 	and.w	r3, r3, #7
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d005      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e040      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x2de>
 8005a64:	40022000 	.word	0x40022000
 8005a68:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d008      	beq.n	8005a8a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a78:	4b1d      	ldr	r3, [pc, #116]	; (8005af0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	491a      	ldr	r1, [pc, #104]	; (8005af0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0308 	and.w	r3, r3, #8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d009      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a96:	4b16      	ldr	r3, [pc, #88]	; (8005af0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	00db      	lsls	r3, r3, #3
 8005aa4:	4912      	ldr	r1, [pc, #72]	; (8005af0 <HAL_RCC_ClockConfig+0x2e8>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005aaa:	f000 f829 	bl	8005b00 <HAL_RCC_GetSysClockFreq>
 8005aae:	4601      	mov	r1, r0
 8005ab0:	4b0f      	ldr	r3, [pc, #60]	; (8005af0 <HAL_RCC_ClockConfig+0x2e8>)
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ab8:	22f0      	movs	r2, #240	; 0xf0
 8005aba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	fa92 f2a2 	rbit	r2, r2
 8005ac2:	60fa      	str	r2, [r7, #12]
  return result;
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	fab2 f282 	clz	r2, r2
 8005aca:	b2d2      	uxtb	r2, r2
 8005acc:	40d3      	lsrs	r3, r2
 8005ace:	4a09      	ldr	r2, [pc, #36]	; (8005af4 <HAL_RCC_ClockConfig+0x2ec>)
 8005ad0:	5cd3      	ldrb	r3, [r2, r3]
 8005ad2:	fa21 f303 	lsr.w	r3, r1, r3
 8005ad6:	4a08      	ldr	r2, [pc, #32]	; (8005af8 <HAL_RCC_ClockConfig+0x2f0>)
 8005ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005ada:	4b08      	ldr	r3, [pc, #32]	; (8005afc <HAL_RCC_ClockConfig+0x2f4>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fc fc52 	bl	8002388 <HAL_InitTick>
  
  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3778      	adds	r7, #120	; 0x78
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40021000 	.word	0x40021000
 8005af4:	08007608 	.word	0x08007608
 8005af8:	20000008 	.word	0x20000008
 8005afc:	2000000c 	.word	0x2000000c

08005b00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b08b      	sub	sp, #44	; 0x2c
 8005b04:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005b06:	2300      	movs	r3, #0
 8005b08:	61fb      	str	r3, [r7, #28]
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	61bb      	str	r3, [r7, #24]
 8005b0e:	2300      	movs	r3, #0
 8005b10:	627b      	str	r3, [r7, #36]	; 0x24
 8005b12:	2300      	movs	r3, #0
 8005b14:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005b16:	2300      	movs	r3, #0
 8005b18:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005b1a:	4b29      	ldr	r3, [pc, #164]	; (8005bc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	f003 030c 	and.w	r3, r3, #12
 8005b26:	2b04      	cmp	r3, #4
 8005b28:	d002      	beq.n	8005b30 <HAL_RCC_GetSysClockFreq+0x30>
 8005b2a:	2b08      	cmp	r3, #8
 8005b2c:	d003      	beq.n	8005b36 <HAL_RCC_GetSysClockFreq+0x36>
 8005b2e:	e03c      	b.n	8005baa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005b30:	4b24      	ldr	r3, [pc, #144]	; (8005bc4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b32:	623b      	str	r3, [r7, #32]
      break;
 8005b34:	e03c      	b.n	8005bb0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005b3c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005b40:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	fa92 f2a2 	rbit	r2, r2
 8005b48:	607a      	str	r2, [r7, #4]
  return result;
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	fab2 f282 	clz	r2, r2
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	40d3      	lsrs	r3, r2
 8005b54:	4a1c      	ldr	r2, [pc, #112]	; (8005bc8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b56:	5cd3      	ldrb	r3, [r2, r3]
 8005b58:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005b5a:	4b19      	ldr	r3, [pc, #100]	; (8005bc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	220f      	movs	r2, #15
 8005b64:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	fa92 f2a2 	rbit	r2, r2
 8005b6c:	60fa      	str	r2, [r7, #12]
  return result;
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	fab2 f282 	clz	r2, r2
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	40d3      	lsrs	r3, r2
 8005b78:	4a14      	ldr	r2, [pc, #80]	; (8005bcc <HAL_RCC_GetSysClockFreq+0xcc>)
 8005b7a:	5cd3      	ldrb	r3, [r2, r3]
 8005b7c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d008      	beq.n	8005b9a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b88:	4a0e      	ldr	r2, [pc, #56]	; (8005bc4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	fb02 f303 	mul.w	r3, r2, r3
 8005b96:	627b      	str	r3, [r7, #36]	; 0x24
 8005b98:	e004      	b.n	8005ba4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	4a0c      	ldr	r2, [pc, #48]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005b9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ba2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba6:	623b      	str	r3, [r7, #32]
      break;
 8005ba8:	e002      	b.n	8005bb0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005baa:	4b06      	ldr	r3, [pc, #24]	; (8005bc4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005bac:	623b      	str	r3, [r7, #32]
      break;
 8005bae:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	372c      	adds	r7, #44	; 0x2c
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	007a1200 	.word	0x007a1200
 8005bc8:	08007620 	.word	0x08007620
 8005bcc:	08007630 	.word	0x08007630
 8005bd0:	003d0900 	.word	0x003d0900

08005bd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bd8:	4b03      	ldr	r3, [pc, #12]	; (8005be8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bda:	681b      	ldr	r3, [r3, #0]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	20000008 	.word	0x20000008

08005bec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005bf2:	f7ff ffef 	bl	8005bd4 <HAL_RCC_GetHCLKFreq>
 8005bf6:	4601      	mov	r1, r0
 8005bf8:	4b0b      	ldr	r3, [pc, #44]	; (8005c28 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005c00:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005c04:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	fa92 f2a2 	rbit	r2, r2
 8005c0c:	603a      	str	r2, [r7, #0]
  return result;
 8005c0e:	683a      	ldr	r2, [r7, #0]
 8005c10:	fab2 f282 	clz	r2, r2
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	40d3      	lsrs	r3, r2
 8005c18:	4a04      	ldr	r2, [pc, #16]	; (8005c2c <HAL_RCC_GetPCLK1Freq+0x40>)
 8005c1a:	5cd3      	ldrb	r3, [r2, r3]
 8005c1c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005c20:	4618      	mov	r0, r3
 8005c22:	3708      	adds	r7, #8
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	08007618 	.word	0x08007618

08005c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005c36:	f7ff ffcd 	bl	8005bd4 <HAL_RCC_GetHCLKFreq>
 8005c3a:	4601      	mov	r1, r0
 8005c3c:	4b0b      	ldr	r3, [pc, #44]	; (8005c6c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005c44:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005c48:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	fa92 f2a2 	rbit	r2, r2
 8005c50:	603a      	str	r2, [r7, #0]
  return result;
 8005c52:	683a      	ldr	r2, [r7, #0]
 8005c54:	fab2 f282 	clz	r2, r2
 8005c58:	b2d2      	uxtb	r2, r2
 8005c5a:	40d3      	lsrs	r3, r2
 8005c5c:	4a04      	ldr	r2, [pc, #16]	; (8005c70 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005c5e:	5cd3      	ldrb	r3, [r2, r3]
 8005c60:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005c64:	4618      	mov	r0, r3
 8005c66:	3708      	adds	r7, #8
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	08007618 	.word	0x08007618

08005c74 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b092      	sub	sp, #72	; 0x48
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005c84:	2300      	movs	r3, #0
 8005c86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 80d4 	beq.w	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c98:	4b4e      	ldr	r3, [pc, #312]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c9a:	69db      	ldr	r3, [r3, #28]
 8005c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10e      	bne.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ca4:	4b4b      	ldr	r3, [pc, #300]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ca6:	69db      	ldr	r3, [r3, #28]
 8005ca8:	4a4a      	ldr	r2, [pc, #296]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005caa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cae:	61d3      	str	r3, [r2, #28]
 8005cb0:	4b48      	ldr	r3, [pc, #288]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cb8:	60bb      	str	r3, [r7, #8]
 8005cba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc2:	4b45      	ldr	r3, [pc, #276]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d118      	bne.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cce:	4b42      	ldr	r3, [pc, #264]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a41      	ldr	r2, [pc, #260]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cd8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cda:	f7fc fb99 	bl	8002410 <HAL_GetTick>
 8005cde:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ce0:	e008      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ce2:	f7fc fb95 	bl	8002410 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b64      	cmp	r3, #100	; 0x64
 8005cee:	d901      	bls.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e14b      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cf4:	4b38      	ldr	r3, [pc, #224]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d0f0      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d00:	4b34      	ldr	r3, [pc, #208]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d08:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 8084 	beq.w	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d1a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d07c      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d20:	4b2c      	ldr	r3, [pc, #176]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d32:	fa93 f3a3 	rbit	r3, r3
 8005d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d3a:	fab3 f383 	clz	r3, r3
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	461a      	mov	r2, r3
 8005d42:	4b26      	ldr	r3, [pc, #152]	; (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d44:	4413      	add	r3, r2
 8005d46:	009b      	lsls	r3, r3, #2
 8005d48:	461a      	mov	r2, r3
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d52:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d56:	fa93 f3a3 	rbit	r3, r3
 8005d5a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d5e:	fab3 f383 	clz	r3, r3
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	461a      	mov	r2, r3
 8005d66:	4b1d      	ldr	r3, [pc, #116]	; (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d68:	4413      	add	r3, r2
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	2300      	movs	r3, #0
 8005d70:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d72:	4a18      	ldr	r2, [pc, #96]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d76:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d04b      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d82:	f7fc fb45 	bl	8002410 <HAL_GetTick>
 8005d86:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d88:	e00a      	b.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d8a:	f7fc fb41 	bl	8002410 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d901      	bls.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e0f5      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8005da0:	2302      	movs	r3, #2
 8005da2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da6:	fa93 f3a3 	rbit	r3, r3
 8005daa:	627b      	str	r3, [r7, #36]	; 0x24
 8005dac:	2302      	movs	r3, #2
 8005dae:	623b      	str	r3, [r7, #32]
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	fa93 f3a3 	rbit	r3, r3
 8005db6:	61fb      	str	r3, [r7, #28]
  return result;
 8005db8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dba:	fab3 f383 	clz	r3, r3
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	095b      	lsrs	r3, r3, #5
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	f043 0302 	orr.w	r3, r3, #2
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d108      	bne.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005dce:	4b01      	ldr	r3, [pc, #4]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	e00d      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005dd4:	40021000 	.word	0x40021000
 8005dd8:	40007000 	.word	0x40007000
 8005ddc:	10908100 	.word	0x10908100
 8005de0:	2302      	movs	r3, #2
 8005de2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	fa93 f3a3 	rbit	r3, r3
 8005dea:	617b      	str	r3, [r7, #20]
 8005dec:	4b69      	ldr	r3, [pc, #420]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df0:	2202      	movs	r2, #2
 8005df2:	613a      	str	r2, [r7, #16]
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	fa92 f2a2 	rbit	r2, r2
 8005dfa:	60fa      	str	r2, [r7, #12]
  return result;
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	fab2 f282 	clz	r2, r2
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e08:	b2d2      	uxtb	r2, r2
 8005e0a:	f002 021f 	and.w	r2, r2, #31
 8005e0e:	2101      	movs	r1, #1
 8005e10:	fa01 f202 	lsl.w	r2, r1, r2
 8005e14:	4013      	ands	r3, r2
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d0b7      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005e1a:	4b5e      	ldr	r3, [pc, #376]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	495b      	ldr	r1, [pc, #364]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d105      	bne.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e34:	4b57      	ldr	r3, [pc, #348]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	4a56      	ldr	r2, [pc, #344]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e3e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0301 	and.w	r3, r3, #1
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d008      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e4c:	4b51      	ldr	r3, [pc, #324]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e50:	f023 0203 	bic.w	r2, r3, #3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	494e      	ldr	r1, [pc, #312]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d008      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e6a:	4b4a      	ldr	r3, [pc, #296]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6e:	f023 0210 	bic.w	r2, r3, #16
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	4947      	ldr	r1, [pc, #284]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d008      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005e88:	4b42      	ldr	r3, [pc, #264]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e94:	493f      	ldr	r1, [pc, #252]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d008      	beq.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ea6:	4b3b      	ldr	r3, [pc, #236]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eaa:	f023 0220 	bic.w	r2, r3, #32
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	4938      	ldr	r1, [pc, #224]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d008      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ec4:	4b33      	ldr	r3, [pc, #204]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	4930      	ldr	r1, [pc, #192]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d008      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005ee2:	4b2c      	ldr	r3, [pc, #176]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	69db      	ldr	r3, [r3, #28]
 8005eee:	4929      	ldr	r1, [pc, #164]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d008      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8005f00:	4b24      	ldr	r3, [pc, #144]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f04:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	4921      	ldr	r1, [pc, #132]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d008      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005f1e:	4b1d      	ldr	r3, [pc, #116]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	491a      	ldr	r1, [pc, #104]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d008      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005f3c:	4b15      	ldr	r3, [pc, #84]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f40:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f48:	4912      	ldr	r1, [pc, #72]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d008      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005f5a:	4b0e      	ldr	r3, [pc, #56]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f66:	490b      	ldr	r1, [pc, #44]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d008      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005f78:	4b06      	ldr	r3, [pc, #24]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f84:	4903      	ldr	r1, [pc, #12]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3748      	adds	r7, #72	; 0x48
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	40021000 	.word	0x40021000

08005f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e049      	b.n	800603e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7fb ffbc 	bl	8001f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	f000 fb3c 	bl	8006654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b082      	sub	sp, #8
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d101      	bne.n	8006058 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e049      	b.n	80060ec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	d106      	bne.n	8006072 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f7fb ffff 	bl	8002070 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2202      	movs	r2, #2
 8006076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	3304      	adds	r3, #4
 8006082:	4619      	mov	r1, r3
 8006084:	4610      	mov	r0, r2
 8006086:	f000 fae5 	bl	8006654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2201      	movs	r2, #1
 8006096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3708      	adds	r7, #8
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d109      	bne.n	8006118 <HAL_TIM_PWM_Start+0x24>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b01      	cmp	r3, #1
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	e03c      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	2b04      	cmp	r3, #4
 800611c:	d109      	bne.n	8006132 <HAL_TIM_PWM_Start+0x3e>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	bf14      	ite	ne
 800612a:	2301      	movne	r3, #1
 800612c:	2300      	moveq	r3, #0
 800612e:	b2db      	uxtb	r3, r3
 8006130:	e02f      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b08      	cmp	r3, #8
 8006136:	d109      	bne.n	800614c <HAL_TIM_PWM_Start+0x58>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b01      	cmp	r3, #1
 8006142:	bf14      	ite	ne
 8006144:	2301      	movne	r3, #1
 8006146:	2300      	moveq	r3, #0
 8006148:	b2db      	uxtb	r3, r3
 800614a:	e022      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b0c      	cmp	r3, #12
 8006150:	d109      	bne.n	8006166 <HAL_TIM_PWM_Start+0x72>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006158:	b2db      	uxtb	r3, r3
 800615a:	2b01      	cmp	r3, #1
 800615c:	bf14      	ite	ne
 800615e:	2301      	movne	r3, #1
 8006160:	2300      	moveq	r3, #0
 8006162:	b2db      	uxtb	r3, r3
 8006164:	e015      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	2b10      	cmp	r3, #16
 800616a:	d109      	bne.n	8006180 <HAL_TIM_PWM_Start+0x8c>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006172:	b2db      	uxtb	r3, r3
 8006174:	2b01      	cmp	r3, #1
 8006176:	bf14      	ite	ne
 8006178:	2301      	movne	r3, #1
 800617a:	2300      	moveq	r3, #0
 800617c:	b2db      	uxtb	r3, r3
 800617e:	e008      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b01      	cmp	r3, #1
 800618a:	bf14      	ite	ne
 800618c:	2301      	movne	r3, #1
 800618e:	2300      	moveq	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e083      	b.n	80062a2 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d104      	bne.n	80061aa <HAL_TIM_PWM_Start+0xb6>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061a8:	e023      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2b04      	cmp	r3, #4
 80061ae:	d104      	bne.n	80061ba <HAL_TIM_PWM_Start+0xc6>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061b8:	e01b      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d104      	bne.n	80061ca <HAL_TIM_PWM_Start+0xd6>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061c8:	e013      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b0c      	cmp	r3, #12
 80061ce:	d104      	bne.n	80061da <HAL_TIM_PWM_Start+0xe6>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2202      	movs	r2, #2
 80061d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061d8:	e00b      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b10      	cmp	r3, #16
 80061de:	d104      	bne.n	80061ea <HAL_TIM_PWM_Start+0xf6>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061e8:	e003      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2202      	movs	r2, #2
 80061ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2201      	movs	r2, #1
 80061f8:	6839      	ldr	r1, [r7, #0]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f000 fdd8 	bl	8006db0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a29      	ldr	r2, [pc, #164]	; (80062ac <HAL_TIM_PWM_Start+0x1b8>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d00e      	beq.n	8006228 <HAL_TIM_PWM_Start+0x134>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a28      	ldr	r2, [pc, #160]	; (80062b0 <HAL_TIM_PWM_Start+0x1bc>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d009      	beq.n	8006228 <HAL_TIM_PWM_Start+0x134>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a26      	ldr	r2, [pc, #152]	; (80062b4 <HAL_TIM_PWM_Start+0x1c0>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d004      	beq.n	8006228 <HAL_TIM_PWM_Start+0x134>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a25      	ldr	r2, [pc, #148]	; (80062b8 <HAL_TIM_PWM_Start+0x1c4>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d101      	bne.n	800622c <HAL_TIM_PWM_Start+0x138>
 8006228:	2301      	movs	r3, #1
 800622a:	e000      	b.n	800622e <HAL_TIM_PWM_Start+0x13a>
 800622c:	2300      	movs	r3, #0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d007      	beq.n	8006242 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006240:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a19      	ldr	r2, [pc, #100]	; (80062ac <HAL_TIM_PWM_Start+0x1b8>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d009      	beq.n	8006260 <HAL_TIM_PWM_Start+0x16c>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006254:	d004      	beq.n	8006260 <HAL_TIM_PWM_Start+0x16c>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a15      	ldr	r2, [pc, #84]	; (80062b0 <HAL_TIM_PWM_Start+0x1bc>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d115      	bne.n	800628c <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	689a      	ldr	r2, [r3, #8]
 8006266:	4b15      	ldr	r3, [pc, #84]	; (80062bc <HAL_TIM_PWM_Start+0x1c8>)
 8006268:	4013      	ands	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2b06      	cmp	r3, #6
 8006270:	d015      	beq.n	800629e <HAL_TIM_PWM_Start+0x1aa>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006278:	d011      	beq.n	800629e <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f042 0201 	orr.w	r2, r2, #1
 8006288:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800628a:	e008      	b.n	800629e <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f042 0201 	orr.w	r2, r2, #1
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	e000      	b.n	80062a0 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	40012c00 	.word	0x40012c00
 80062b0:	40014000 	.word	0x40014000
 80062b4:	40014400 	.word	0x40014400
 80062b8:	40014800 	.word	0x40014800
 80062bc:	00010007 	.word	0x00010007

080062c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d101      	bne.n	80062da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80062d6:	2302      	movs	r3, #2
 80062d8:	e0fd      	b.n	80064d6 <HAL_TIM_PWM_ConfigChannel+0x216>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b14      	cmp	r3, #20
 80062e6:	f200 80f0 	bhi.w	80064ca <HAL_TIM_PWM_ConfigChannel+0x20a>
 80062ea:	a201      	add	r2, pc, #4	; (adr r2, 80062f0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80062ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f0:	08006345 	.word	0x08006345
 80062f4:	080064cb 	.word	0x080064cb
 80062f8:	080064cb 	.word	0x080064cb
 80062fc:	080064cb 	.word	0x080064cb
 8006300:	08006385 	.word	0x08006385
 8006304:	080064cb 	.word	0x080064cb
 8006308:	080064cb 	.word	0x080064cb
 800630c:	080064cb 	.word	0x080064cb
 8006310:	080063c7 	.word	0x080063c7
 8006314:	080064cb 	.word	0x080064cb
 8006318:	080064cb 	.word	0x080064cb
 800631c:	080064cb 	.word	0x080064cb
 8006320:	08006407 	.word	0x08006407
 8006324:	080064cb 	.word	0x080064cb
 8006328:	080064cb 	.word	0x080064cb
 800632c:	080064cb 	.word	0x080064cb
 8006330:	08006449 	.word	0x08006449
 8006334:	080064cb 	.word	0x080064cb
 8006338:	080064cb 	.word	0x080064cb
 800633c:	080064cb 	.word	0x080064cb
 8006340:	08006489 	.word	0x08006489
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68b9      	ldr	r1, [r7, #8]
 800634a:	4618      	mov	r0, r3
 800634c:	f000 f9f0 	bl	8006730 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	699a      	ldr	r2, [r3, #24]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f042 0208 	orr.w	r2, r2, #8
 800635e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	699a      	ldr	r2, [r3, #24]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0204 	bic.w	r2, r2, #4
 800636e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6999      	ldr	r1, [r3, #24]
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	691a      	ldr	r2, [r3, #16]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	430a      	orrs	r2, r1
 8006380:	619a      	str	r2, [r3, #24]
      break;
 8006382:	e0a3      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68b9      	ldr	r1, [r7, #8]
 800638a:	4618      	mov	r0, r3
 800638c:	f000 fa56 	bl	800683c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	699a      	ldr	r2, [r3, #24]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800639e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699a      	ldr	r2, [r3, #24]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6999      	ldr	r1, [r3, #24]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	021a      	lsls	r2, r3, #8
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	430a      	orrs	r2, r1
 80063c2:	619a      	str	r2, [r3, #24]
      break;
 80063c4:	e082      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68b9      	ldr	r1, [r7, #8]
 80063cc:	4618      	mov	r0, r3
 80063ce:	f000 fab5 	bl	800693c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	69da      	ldr	r2, [r3, #28]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f042 0208 	orr.w	r2, r2, #8
 80063e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	69da      	ldr	r2, [r3, #28]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 0204 	bic.w	r2, r2, #4
 80063f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	69d9      	ldr	r1, [r3, #28]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	691a      	ldr	r2, [r3, #16]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	430a      	orrs	r2, r1
 8006402:	61da      	str	r2, [r3, #28]
      break;
 8006404:	e062      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68b9      	ldr	r1, [r7, #8]
 800640c:	4618      	mov	r0, r3
 800640e:	f000 fb13 	bl	8006a38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	69da      	ldr	r2, [r3, #28]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	69da      	ldr	r2, [r3, #28]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	69d9      	ldr	r1, [r3, #28]
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	021a      	lsls	r2, r3, #8
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	430a      	orrs	r2, r1
 8006444:	61da      	str	r2, [r3, #28]
      break;
 8006446:	e041      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68b9      	ldr	r1, [r7, #8]
 800644e:	4618      	mov	r0, r3
 8006450:	f000 fb56 	bl	8006b00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0208 	orr.w	r2, r2, #8
 8006462:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f022 0204 	bic.w	r2, r2, #4
 8006472:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	691a      	ldr	r2, [r3, #16]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	430a      	orrs	r2, r1
 8006484:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006486:	e021      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68b9      	ldr	r1, [r7, #8]
 800648e:	4618      	mov	r0, r3
 8006490:	f000 fb94 	bl	8006bbc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	021a      	lsls	r2, r3, #8
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80064c8:	e000      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80064ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3710      	adds	r7, #16
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop

080064e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d101      	bne.n	80064f8 <HAL_TIM_ConfigClockSource+0x18>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e0a8      	b.n	800664a <HAL_TIM_ConfigClockSource+0x16a>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006516:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800651a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006522:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68fa      	ldr	r2, [r7, #12]
 800652a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b40      	cmp	r3, #64	; 0x40
 8006532:	d067      	beq.n	8006604 <HAL_TIM_ConfigClockSource+0x124>
 8006534:	2b40      	cmp	r3, #64	; 0x40
 8006536:	d80b      	bhi.n	8006550 <HAL_TIM_ConfigClockSource+0x70>
 8006538:	2b10      	cmp	r3, #16
 800653a:	d073      	beq.n	8006624 <HAL_TIM_ConfigClockSource+0x144>
 800653c:	2b10      	cmp	r3, #16
 800653e:	d802      	bhi.n	8006546 <HAL_TIM_ConfigClockSource+0x66>
 8006540:	2b00      	cmp	r3, #0
 8006542:	d06f      	beq.n	8006624 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006544:	e078      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006546:	2b20      	cmp	r3, #32
 8006548:	d06c      	beq.n	8006624 <HAL_TIM_ConfigClockSource+0x144>
 800654a:	2b30      	cmp	r3, #48	; 0x30
 800654c:	d06a      	beq.n	8006624 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800654e:	e073      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006550:	2b70      	cmp	r3, #112	; 0x70
 8006552:	d00d      	beq.n	8006570 <HAL_TIM_ConfigClockSource+0x90>
 8006554:	2b70      	cmp	r3, #112	; 0x70
 8006556:	d804      	bhi.n	8006562 <HAL_TIM_ConfigClockSource+0x82>
 8006558:	2b50      	cmp	r3, #80	; 0x50
 800655a:	d033      	beq.n	80065c4 <HAL_TIM_ConfigClockSource+0xe4>
 800655c:	2b60      	cmp	r3, #96	; 0x60
 800655e:	d041      	beq.n	80065e4 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006560:	e06a      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006566:	d066      	beq.n	8006636 <HAL_TIM_ConfigClockSource+0x156>
 8006568:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800656c:	d017      	beq.n	800659e <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800656e:	e063      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6818      	ldr	r0, [r3, #0]
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	6899      	ldr	r1, [r3, #8]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	685a      	ldr	r2, [r3, #4]
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f000 fbf6 	bl	8006d70 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006592:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	609a      	str	r2, [r3, #8]
      break;
 800659c:	e04c      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	6899      	ldr	r1, [r3, #8]
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	685a      	ldr	r2, [r3, #4]
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f000 fbdf 	bl	8006d70 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689a      	ldr	r2, [r3, #8]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065c0:	609a      	str	r2, [r3, #8]
      break;
 80065c2:	e039      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6818      	ldr	r0, [r3, #0]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	6859      	ldr	r1, [r3, #4]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	461a      	mov	r2, r3
 80065d2:	f000 fb53 	bl	8006c7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2150      	movs	r1, #80	; 0x50
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 fbac 	bl	8006d3a <TIM_ITRx_SetConfig>
      break;
 80065e2:	e029      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6818      	ldr	r0, [r3, #0]
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	6859      	ldr	r1, [r3, #4]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	461a      	mov	r2, r3
 80065f2:	f000 fb72 	bl	8006cda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2160      	movs	r1, #96	; 0x60
 80065fc:	4618      	mov	r0, r3
 80065fe:	f000 fb9c 	bl	8006d3a <TIM_ITRx_SetConfig>
      break;
 8006602:	e019      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6818      	ldr	r0, [r3, #0]
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	6859      	ldr	r1, [r3, #4]
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	461a      	mov	r2, r3
 8006612:	f000 fb33 	bl	8006c7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2140      	movs	r1, #64	; 0x40
 800661c:	4618      	mov	r0, r3
 800661e:	f000 fb8c 	bl	8006d3a <TIM_ITRx_SetConfig>
      break;
 8006622:	e009      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4619      	mov	r1, r3
 800662e:	4610      	mov	r0, r2
 8006630:	f000 fb83 	bl	8006d3a <TIM_ITRx_SetConfig>
        break;
 8006634:	e000      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006636:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
	...

08006654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006654:	b480      	push	{r7}
 8006656:	b085      	sub	sp, #20
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a2e      	ldr	r2, [pc, #184]	; (8006720 <TIM_Base_SetConfig+0xcc>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d003      	beq.n	8006674 <TIM_Base_SetConfig+0x20>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006672:	d108      	bne.n	8006686 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	4313      	orrs	r3, r2
 8006684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a25      	ldr	r2, [pc, #148]	; (8006720 <TIM_Base_SetConfig+0xcc>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00f      	beq.n	80066ae <TIM_Base_SetConfig+0x5a>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006694:	d00b      	beq.n	80066ae <TIM_Base_SetConfig+0x5a>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a22      	ldr	r2, [pc, #136]	; (8006724 <TIM_Base_SetConfig+0xd0>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d007      	beq.n	80066ae <TIM_Base_SetConfig+0x5a>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a21      	ldr	r2, [pc, #132]	; (8006728 <TIM_Base_SetConfig+0xd4>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d003      	beq.n	80066ae <TIM_Base_SetConfig+0x5a>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a20      	ldr	r2, [pc, #128]	; (800672c <TIM_Base_SetConfig+0xd8>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d108      	bne.n	80066c0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	695b      	ldr	r3, [r3, #20]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	689a      	ldr	r2, [r3, #8]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a0e      	ldr	r2, [pc, #56]	; (8006720 <TIM_Base_SetConfig+0xcc>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d00b      	beq.n	8006704 <TIM_Base_SetConfig+0xb0>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a0d      	ldr	r2, [pc, #52]	; (8006724 <TIM_Base_SetConfig+0xd0>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d007      	beq.n	8006704 <TIM_Base_SetConfig+0xb0>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a0c      	ldr	r2, [pc, #48]	; (8006728 <TIM_Base_SetConfig+0xd4>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d003      	beq.n	8006704 <TIM_Base_SetConfig+0xb0>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a0b      	ldr	r2, [pc, #44]	; (800672c <TIM_Base_SetConfig+0xd8>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d103      	bne.n	800670c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	691a      	ldr	r2, [r3, #16]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	615a      	str	r2, [r3, #20]
}
 8006712:	bf00      	nop
 8006714:	3714      	adds	r7, #20
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	40012c00 	.word	0x40012c00
 8006724:	40014000 	.word	0x40014000
 8006728:	40014400 	.word	0x40014400
 800672c:	40014800 	.word	0x40014800

08006730 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006730:	b480      	push	{r7}
 8006732:	b087      	sub	sp, #28
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	f023 0201 	bic.w	r2, r3, #1
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800675e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 0303 	bic.w	r3, r3, #3
 800676a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	4313      	orrs	r3, r2
 8006774:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	f023 0302 	bic.w	r3, r3, #2
 800677c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	4313      	orrs	r3, r2
 8006786:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a28      	ldr	r2, [pc, #160]	; (800682c <TIM_OC1_SetConfig+0xfc>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d00b      	beq.n	80067a8 <TIM_OC1_SetConfig+0x78>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a27      	ldr	r2, [pc, #156]	; (8006830 <TIM_OC1_SetConfig+0x100>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d007      	beq.n	80067a8 <TIM_OC1_SetConfig+0x78>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a26      	ldr	r2, [pc, #152]	; (8006834 <TIM_OC1_SetConfig+0x104>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d003      	beq.n	80067a8 <TIM_OC1_SetConfig+0x78>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a25      	ldr	r2, [pc, #148]	; (8006838 <TIM_OC1_SetConfig+0x108>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d10c      	bne.n	80067c2 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f023 0308 	bic.w	r3, r3, #8
 80067ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f023 0304 	bic.w	r3, r3, #4
 80067c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a19      	ldr	r2, [pc, #100]	; (800682c <TIM_OC1_SetConfig+0xfc>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00b      	beq.n	80067e2 <TIM_OC1_SetConfig+0xb2>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a18      	ldr	r2, [pc, #96]	; (8006830 <TIM_OC1_SetConfig+0x100>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d007      	beq.n	80067e2 <TIM_OC1_SetConfig+0xb2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a17      	ldr	r2, [pc, #92]	; (8006834 <TIM_OC1_SetConfig+0x104>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d003      	beq.n	80067e2 <TIM_OC1_SetConfig+0xb2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a16      	ldr	r2, [pc, #88]	; (8006838 <TIM_OC1_SetConfig+0x108>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d111      	bne.n	8006806 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4313      	orrs	r3, r2
 8006804:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	685a      	ldr	r2, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	621a      	str	r2, [r3, #32]
}
 8006820:	bf00      	nop
 8006822:	371c      	adds	r7, #28
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr
 800682c:	40012c00 	.word	0x40012c00
 8006830:	40014000 	.word	0x40014000
 8006834:	40014400 	.word	0x40014400
 8006838:	40014800 	.word	0x40014800

0800683c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	f023 0210 	bic.w	r2, r3, #16
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a1b      	ldr	r3, [r3, #32]
 8006856:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800686a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800686e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	021b      	lsls	r3, r3, #8
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	4313      	orrs	r3, r2
 8006882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	f023 0320 	bic.w	r3, r3, #32
 800688a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	011b      	lsls	r3, r3, #4
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	4313      	orrs	r3, r2
 8006896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a24      	ldr	r2, [pc, #144]	; (800692c <TIM_OC2_SetConfig+0xf0>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d10d      	bne.n	80068bc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	011b      	lsls	r3, r3, #4
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a1b      	ldr	r2, [pc, #108]	; (800692c <TIM_OC2_SetConfig+0xf0>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d00b      	beq.n	80068dc <TIM_OC2_SetConfig+0xa0>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a1a      	ldr	r2, [pc, #104]	; (8006930 <TIM_OC2_SetConfig+0xf4>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d007      	beq.n	80068dc <TIM_OC2_SetConfig+0xa0>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a19      	ldr	r2, [pc, #100]	; (8006934 <TIM_OC2_SetConfig+0xf8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_OC2_SetConfig+0xa0>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a18      	ldr	r2, [pc, #96]	; (8006938 <TIM_OC2_SetConfig+0xfc>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d113      	bne.n	8006904 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068e2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068ea:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	695b      	ldr	r3, [r3, #20]
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	4313      	orrs	r3, r2
 8006902:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	685a      	ldr	r2, [r3, #4]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	621a      	str	r2, [r3, #32]
}
 800691e:	bf00      	nop
 8006920:	371c      	adds	r7, #28
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	40012c00 	.word	0x40012c00
 8006930:	40014000 	.word	0x40014000
 8006934:	40014400 	.word	0x40014400
 8006938:	40014800 	.word	0x40014800

0800693c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800693c:	b480      	push	{r7}
 800693e:	b087      	sub	sp, #28
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a1b      	ldr	r3, [r3, #32]
 800694a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6a1b      	ldr	r3, [r3, #32]
 8006956:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	69db      	ldr	r3, [r3, #28]
 8006962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800696a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800696e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f023 0303 	bic.w	r3, r3, #3
 8006976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	4313      	orrs	r3, r2
 8006980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	021b      	lsls	r3, r3, #8
 8006990:	697a      	ldr	r2, [r7, #20]
 8006992:	4313      	orrs	r3, r2
 8006994:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a23      	ldr	r2, [pc, #140]	; (8006a28 <TIM_OC3_SetConfig+0xec>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d10d      	bne.n	80069ba <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	021b      	lsls	r3, r3, #8
 80069ac:	697a      	ldr	r2, [r7, #20]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069b8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a1a      	ldr	r2, [pc, #104]	; (8006a28 <TIM_OC3_SetConfig+0xec>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d00b      	beq.n	80069da <TIM_OC3_SetConfig+0x9e>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a19      	ldr	r2, [pc, #100]	; (8006a2c <TIM_OC3_SetConfig+0xf0>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d007      	beq.n	80069da <TIM_OC3_SetConfig+0x9e>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a18      	ldr	r2, [pc, #96]	; (8006a30 <TIM_OC3_SetConfig+0xf4>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d003      	beq.n	80069da <TIM_OC3_SetConfig+0x9e>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a17      	ldr	r2, [pc, #92]	; (8006a34 <TIM_OC3_SetConfig+0xf8>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d113      	bne.n	8006a02 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	011b      	lsls	r3, r3, #4
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	011b      	lsls	r3, r3, #4
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	621a      	str	r2, [r3, #32]
}
 8006a1c:	bf00      	nop
 8006a1e:	371c      	adds	r7, #28
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr
 8006a28:	40012c00 	.word	0x40012c00
 8006a2c:	40014000 	.word	0x40014000
 8006a30:	40014400 	.word	0x40014400
 8006a34:	40014800 	.word	0x40014800

08006a38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b087      	sub	sp, #28
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	69db      	ldr	r3, [r3, #28]
 8006a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	021b      	lsls	r3, r3, #8
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	031b      	lsls	r3, r3, #12
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a16      	ldr	r2, [pc, #88]	; (8006af0 <TIM_OC4_SetConfig+0xb8>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d00b      	beq.n	8006ab4 <TIM_OC4_SetConfig+0x7c>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a15      	ldr	r2, [pc, #84]	; (8006af4 <TIM_OC4_SetConfig+0xbc>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d007      	beq.n	8006ab4 <TIM_OC4_SetConfig+0x7c>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a14      	ldr	r2, [pc, #80]	; (8006af8 <TIM_OC4_SetConfig+0xc0>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d003      	beq.n	8006ab4 <TIM_OC4_SetConfig+0x7c>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a13      	ldr	r2, [pc, #76]	; (8006afc <TIM_OC4_SetConfig+0xc4>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d109      	bne.n	8006ac8 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006aba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	019b      	lsls	r3, r3, #6
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	697a      	ldr	r2, [r7, #20]
 8006acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	621a      	str	r2, [r3, #32]
}
 8006ae2:	bf00      	nop
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40012c00 	.word	0x40012c00
 8006af4:	40014000 	.word	0x40014000
 8006af8:	40014400 	.word	0x40014400
 8006afc:	40014800 	.word	0x40014800

08006b00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b087      	sub	sp, #28
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a1b      	ldr	r3, [r3, #32]
 8006b0e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006b44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	041b      	lsls	r3, r3, #16
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a15      	ldr	r2, [pc, #84]	; (8006bac <TIM_OC5_SetConfig+0xac>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d00b      	beq.n	8006b72 <TIM_OC5_SetConfig+0x72>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a14      	ldr	r2, [pc, #80]	; (8006bb0 <TIM_OC5_SetConfig+0xb0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d007      	beq.n	8006b72 <TIM_OC5_SetConfig+0x72>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a13      	ldr	r2, [pc, #76]	; (8006bb4 <TIM_OC5_SetConfig+0xb4>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d003      	beq.n	8006b72 <TIM_OC5_SetConfig+0x72>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a12      	ldr	r2, [pc, #72]	; (8006bb8 <TIM_OC5_SetConfig+0xb8>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d109      	bne.n	8006b86 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	021b      	lsls	r3, r3, #8
 8006b80:	697a      	ldr	r2, [r7, #20]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	621a      	str	r2, [r3, #32]
}
 8006ba0:	bf00      	nop
 8006ba2:	371c      	adds	r7, #28
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr
 8006bac:	40012c00 	.word	0x40012c00
 8006bb0:	40014000 	.word	0x40014000
 8006bb4:	40014400 	.word	0x40014400
 8006bb8:	40014800 	.word	0x40014800

08006bbc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b087      	sub	sp, #28
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a1b      	ldr	r3, [r3, #32]
 8006bd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	021b      	lsls	r3, r3, #8
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	051b      	lsls	r3, r3, #20
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a16      	ldr	r2, [pc, #88]	; (8006c6c <TIM_OC6_SetConfig+0xb0>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d00b      	beq.n	8006c30 <TIM_OC6_SetConfig+0x74>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a15      	ldr	r2, [pc, #84]	; (8006c70 <TIM_OC6_SetConfig+0xb4>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d007      	beq.n	8006c30 <TIM_OC6_SetConfig+0x74>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a14      	ldr	r2, [pc, #80]	; (8006c74 <TIM_OC6_SetConfig+0xb8>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d003      	beq.n	8006c30 <TIM_OC6_SetConfig+0x74>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a13      	ldr	r2, [pc, #76]	; (8006c78 <TIM_OC6_SetConfig+0xbc>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d109      	bne.n	8006c44 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	029b      	lsls	r3, r3, #10
 8006c3e:	697a      	ldr	r2, [r7, #20]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	693a      	ldr	r2, [r7, #16]
 8006c5c:	621a      	str	r2, [r3, #32]
}
 8006c5e:	bf00      	nop
 8006c60:	371c      	adds	r7, #28
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	40012c00 	.word	0x40012c00
 8006c70:	40014000 	.word	0x40014000
 8006c74:	40014400 	.word	0x40014400
 8006c78:	40014800 	.word	0x40014800

08006c7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b087      	sub	sp, #28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	f023 0201 	bic.w	r2, r3, #1
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ca6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	011b      	lsls	r3, r3, #4
 8006cac:	693a      	ldr	r2, [r7, #16]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	f023 030a 	bic.w	r3, r3, #10
 8006cb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	621a      	str	r2, [r3, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b087      	sub	sp, #28
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	60f8      	str	r0, [r7, #12]
 8006ce2:	60b9      	str	r1, [r7, #8]
 8006ce4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	f023 0210 	bic.w	r2, r3, #16
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a1b      	ldr	r3, [r3, #32]
 8006cfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	031b      	lsls	r3, r3, #12
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	011b      	lsls	r3, r3, #4
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	693a      	ldr	r2, [r7, #16]
 8006d2c:	621a      	str	r2, [r3, #32]
}
 8006d2e:	bf00      	nop
 8006d30:	371c      	adds	r7, #28
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b085      	sub	sp, #20
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
 8006d42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d52:	683a      	ldr	r2, [r7, #0]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	f043 0307 	orr.w	r3, r3, #7
 8006d5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	609a      	str	r2, [r3, #8]
}
 8006d64:	bf00      	nop
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
 8006d7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	021a      	lsls	r2, r3, #8
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	431a      	orrs	r2, r3
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	609a      	str	r2, [r3, #8]
}
 8006da4:	bf00      	nop
 8006da6:	371c      	adds	r7, #28
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b087      	sub	sp, #28
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f003 031f 	and.w	r3, r3, #31
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6a1a      	ldr	r2, [r3, #32]
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	43db      	mvns	r3, r3
 8006dd2:	401a      	ands	r2, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6a1a      	ldr	r2, [r3, #32]
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	f003 031f 	and.w	r3, r3, #31
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	fa01 f303 	lsl.w	r3, r1, r3
 8006de8:	431a      	orrs	r2, r3
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	621a      	str	r2, [r3, #32]
}
 8006dee:	bf00      	nop
 8006df0:	371c      	adds	r7, #28
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
	...

08006dfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d101      	bne.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e10:	2302      	movs	r3, #2
 8006e12:	e04f      	b.n	8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a21      	ldr	r2, [pc, #132]	; (8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d108      	bne.n	8006e50 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006e44:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a14      	ldr	r2, [pc, #80]	; (8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d009      	beq.n	8006e88 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e7c:	d004      	beq.n	8006e88 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a10      	ldr	r2, [pc, #64]	; (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d10c      	bne.n	8006ea2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e8e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr
 8006ec0:	40012c00 	.word	0x40012c00
 8006ec4:	40014000 	.word	0x40014000

08006ec8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d101      	bne.n	8006ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	e060      	b.n	8006fa6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	041b      	lsls	r3, r3, #16
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a14      	ldr	r2, [pc, #80]	; (8006fb4 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d115      	bne.n	8006f94 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f72:	051b      	lsls	r3, r3, #20
 8006f74:	4313      	orrs	r3, r2
 8006f76:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	6a1b      	ldr	r3, [r3, #32]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3714      	adds	r7, #20
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	40012c00 	.word	0x40012c00

08006fb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d101      	bne.n	8006fca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e040      	b.n	800704c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d106      	bne.n	8006fe0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f7fb f8e2 	bl	80021a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2224      	movs	r2, #36	; 0x24
 8006fe4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f022 0201 	bic.w	r2, r2, #1
 8006ff4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f82c 	bl	8007054 <UART_SetConfig>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d101      	bne.n	8007006 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e022      	b.n	800704c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	2b00      	cmp	r3, #0
 800700c:	d002      	beq.n	8007014 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f958 	bl	80072c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685a      	ldr	r2, [r3, #4]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007022:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007032:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f042 0201 	orr.w	r2, r2, #1
 8007042:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f9df 	bl	8007408 <UART_CheckIdleState>
 800704a:	4603      	mov	r3, r0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3708      	adds	r7, #8
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b088      	sub	sp, #32
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800705c:	2300      	movs	r3, #0
 800705e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689a      	ldr	r2, [r3, #8]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	691b      	ldr	r3, [r3, #16]
 8007068:	431a      	orrs	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	695b      	ldr	r3, [r3, #20]
 800706e:	431a      	orrs	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	69db      	ldr	r3, [r3, #28]
 8007074:	4313      	orrs	r3, r2
 8007076:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	4b8b      	ldr	r3, [pc, #556]	; (80072ac <UART_SetConfig+0x258>)
 8007080:	4013      	ands	r3, r2
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	6812      	ldr	r2, [r2, #0]
 8007086:	6979      	ldr	r1, [r7, #20]
 8007088:	430b      	orrs	r3, r1
 800708a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	68da      	ldr	r2, [r3, #12]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	430a      	orrs	r2, r1
 80070a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a1b      	ldr	r3, [r3, #32]
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	430a      	orrs	r2, r1
 80070c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a79      	ldr	r2, [pc, #484]	; (80072b0 <UART_SetConfig+0x25c>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d121      	bne.n	8007114 <UART_SetConfig+0xc0>
 80070d0:	4b78      	ldr	r3, [pc, #480]	; (80072b4 <UART_SetConfig+0x260>)
 80070d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d4:	f003 0303 	and.w	r3, r3, #3
 80070d8:	2b03      	cmp	r3, #3
 80070da:	d817      	bhi.n	800710c <UART_SetConfig+0xb8>
 80070dc:	a201      	add	r2, pc, #4	; (adr r2, 80070e4 <UART_SetConfig+0x90>)
 80070de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e2:	bf00      	nop
 80070e4:	080070f5 	.word	0x080070f5
 80070e8:	08007101 	.word	0x08007101
 80070ec:	08007107 	.word	0x08007107
 80070f0:	080070fb 	.word	0x080070fb
 80070f4:	2300      	movs	r3, #0
 80070f6:	77fb      	strb	r3, [r7, #31]
 80070f8:	e01e      	b.n	8007138 <UART_SetConfig+0xe4>
 80070fa:	2302      	movs	r3, #2
 80070fc:	77fb      	strb	r3, [r7, #31]
 80070fe:	e01b      	b.n	8007138 <UART_SetConfig+0xe4>
 8007100:	2304      	movs	r3, #4
 8007102:	77fb      	strb	r3, [r7, #31]
 8007104:	e018      	b.n	8007138 <UART_SetConfig+0xe4>
 8007106:	2308      	movs	r3, #8
 8007108:	77fb      	strb	r3, [r7, #31]
 800710a:	e015      	b.n	8007138 <UART_SetConfig+0xe4>
 800710c:	2310      	movs	r3, #16
 800710e:	77fb      	strb	r3, [r7, #31]
 8007110:	bf00      	nop
 8007112:	e011      	b.n	8007138 <UART_SetConfig+0xe4>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a67      	ldr	r2, [pc, #412]	; (80072b8 <UART_SetConfig+0x264>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d102      	bne.n	8007124 <UART_SetConfig+0xd0>
 800711e:	2300      	movs	r3, #0
 8007120:	77fb      	strb	r3, [r7, #31]
 8007122:	e009      	b.n	8007138 <UART_SetConfig+0xe4>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a64      	ldr	r2, [pc, #400]	; (80072bc <UART_SetConfig+0x268>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d102      	bne.n	8007134 <UART_SetConfig+0xe0>
 800712e:	2300      	movs	r3, #0
 8007130:	77fb      	strb	r3, [r7, #31]
 8007132:	e001      	b.n	8007138 <UART_SetConfig+0xe4>
 8007134:	2310      	movs	r3, #16
 8007136:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	69db      	ldr	r3, [r3, #28]
 800713c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007140:	d15c      	bne.n	80071fc <UART_SetConfig+0x1a8>
  {
    switch (clocksource)
 8007142:	7ffb      	ldrb	r3, [r7, #31]
 8007144:	2b08      	cmp	r3, #8
 8007146:	d828      	bhi.n	800719a <UART_SetConfig+0x146>
 8007148:	a201      	add	r2, pc, #4	; (adr r2, 8007150 <UART_SetConfig+0xfc>)
 800714a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800714e:	bf00      	nop
 8007150:	08007175 	.word	0x08007175
 8007154:	0800717d 	.word	0x0800717d
 8007158:	08007185 	.word	0x08007185
 800715c:	0800719b 	.word	0x0800719b
 8007160:	0800718b 	.word	0x0800718b
 8007164:	0800719b 	.word	0x0800719b
 8007168:	0800719b 	.word	0x0800719b
 800716c:	0800719b 	.word	0x0800719b
 8007170:	08007193 	.word	0x08007193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007174:	f7fe fd3a 	bl	8005bec <HAL_RCC_GetPCLK1Freq>
 8007178:	61b8      	str	r0, [r7, #24]
        break;
 800717a:	e013      	b.n	80071a4 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800717c:	f7fe fd58 	bl	8005c30 <HAL_RCC_GetPCLK2Freq>
 8007180:	61b8      	str	r0, [r7, #24]
        break;
 8007182:	e00f      	b.n	80071a4 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007184:	4b4e      	ldr	r3, [pc, #312]	; (80072c0 <UART_SetConfig+0x26c>)
 8007186:	61bb      	str	r3, [r7, #24]
        break;
 8007188:	e00c      	b.n	80071a4 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800718a:	f7fe fcb9 	bl	8005b00 <HAL_RCC_GetSysClockFreq>
 800718e:	61b8      	str	r0, [r7, #24]
        break;
 8007190:	e008      	b.n	80071a4 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007196:	61bb      	str	r3, [r7, #24]
        break;
 8007198:	e004      	b.n	80071a4 <UART_SetConfig+0x150>
      default:
        pclk = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	77bb      	strb	r3, [r7, #30]
        break;
 80071a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d074      	beq.n	8007294 <UART_SetConfig+0x240>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	005a      	lsls	r2, r3, #1
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	085b      	lsrs	r3, r3, #1
 80071b4:	441a      	add	r2, r3
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80071be:	b29b      	uxth	r3, r3
 80071c0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	2b0f      	cmp	r3, #15
 80071c6:	d916      	bls.n	80071f6 <UART_SetConfig+0x1a2>
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071ce:	d212      	bcs.n	80071f6 <UART_SetConfig+0x1a2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	f023 030f 	bic.w	r3, r3, #15
 80071d8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	085b      	lsrs	r3, r3, #1
 80071de:	b29b      	uxth	r3, r3
 80071e0:	f003 0307 	and.w	r3, r3, #7
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	89fb      	ldrh	r3, [r7, #14]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	89fa      	ldrh	r2, [r7, #14]
 80071f2:	60da      	str	r2, [r3, #12]
 80071f4:	e04e      	b.n	8007294 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	77bb      	strb	r3, [r7, #30]
 80071fa:	e04b      	b.n	8007294 <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071fc:	7ffb      	ldrb	r3, [r7, #31]
 80071fe:	2b08      	cmp	r3, #8
 8007200:	d827      	bhi.n	8007252 <UART_SetConfig+0x1fe>
 8007202:	a201      	add	r2, pc, #4	; (adr r2, 8007208 <UART_SetConfig+0x1b4>)
 8007204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007208:	0800722d 	.word	0x0800722d
 800720c:	08007235 	.word	0x08007235
 8007210:	0800723d 	.word	0x0800723d
 8007214:	08007253 	.word	0x08007253
 8007218:	08007243 	.word	0x08007243
 800721c:	08007253 	.word	0x08007253
 8007220:	08007253 	.word	0x08007253
 8007224:	08007253 	.word	0x08007253
 8007228:	0800724b 	.word	0x0800724b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800722c:	f7fe fcde 	bl	8005bec <HAL_RCC_GetPCLK1Freq>
 8007230:	61b8      	str	r0, [r7, #24]
        break;
 8007232:	e013      	b.n	800725c <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007234:	f7fe fcfc 	bl	8005c30 <HAL_RCC_GetPCLK2Freq>
 8007238:	61b8      	str	r0, [r7, #24]
        break;
 800723a:	e00f      	b.n	800725c <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800723c:	4b20      	ldr	r3, [pc, #128]	; (80072c0 <UART_SetConfig+0x26c>)
 800723e:	61bb      	str	r3, [r7, #24]
        break;
 8007240:	e00c      	b.n	800725c <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007242:	f7fe fc5d 	bl	8005b00 <HAL_RCC_GetSysClockFreq>
 8007246:	61b8      	str	r0, [r7, #24]
        break;
 8007248:	e008      	b.n	800725c <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800724a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800724e:	61bb      	str	r3, [r7, #24]
        break;
 8007250:	e004      	b.n	800725c <UART_SetConfig+0x208>
      default:
        pclk = 0U;
 8007252:	2300      	movs	r3, #0
 8007254:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	77bb      	strb	r3, [r7, #30]
        break;
 800725a:	bf00      	nop
    }

    if (pclk != 0U)
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d018      	beq.n	8007294 <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	085a      	lsrs	r2, r3, #1
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	441a      	add	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	fbb2 f3f3 	udiv	r3, r2, r3
 8007274:	b29b      	uxth	r3, r3
 8007276:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	2b0f      	cmp	r3, #15
 800727c:	d908      	bls.n	8007290 <UART_SetConfig+0x23c>
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007284:	d204      	bcs.n	8007290 <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = usartdiv;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	693a      	ldr	r2, [r7, #16]
 800728c:	60da      	str	r2, [r3, #12]
 800728e:	e001      	b.n	8007294 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80072a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3720      	adds	r7, #32
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	efff69f3 	.word	0xefff69f3
 80072b0:	40013800 	.word	0x40013800
 80072b4:	40021000 	.word	0x40021000
 80072b8:	40004400 	.word	0x40004400
 80072bc:	40004800 	.word	0x40004800
 80072c0:	007a1200 	.word	0x007a1200

080072c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d0:	f003 0301 	and.w	r3, r3, #1
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00a      	beq.n	80072ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	430a      	orrs	r2, r1
 80072ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f2:	f003 0302 	and.w	r3, r3, #2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00a      	beq.n	8007310 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	430a      	orrs	r2, r1
 800730e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007314:	f003 0304 	and.w	r3, r3, #4
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00a      	beq.n	8007332 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	430a      	orrs	r2, r1
 8007330:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007336:	f003 0308 	and.w	r3, r3, #8
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00a      	beq.n	8007354 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	430a      	orrs	r2, r1
 8007352:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007358:	f003 0310 	and.w	r3, r3, #16
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00a      	beq.n	8007376 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	430a      	orrs	r2, r1
 8007374:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737a:	f003 0320 	and.w	r3, r3, #32
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00a      	beq.n	8007398 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	430a      	orrs	r2, r1
 8007396:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d01a      	beq.n	80073da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	430a      	orrs	r2, r1
 80073b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073c2:	d10a      	bne.n	80073da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00a      	beq.n	80073fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	430a      	orrs	r2, r1
 80073fa:	605a      	str	r2, [r3, #4]
  }
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b086      	sub	sp, #24
 800740c:	af02      	add	r7, sp, #8
 800740e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007418:	f7fa fffa 	bl	8002410 <HAL_GetTick>
 800741c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 0308 	and.w	r3, r3, #8
 8007428:	2b08      	cmp	r3, #8
 800742a:	d10e      	bne.n	800744a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800742c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f82d 	bl	800749a <UART_WaitOnFlagUntilTimeout>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d001      	beq.n	800744a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e023      	b.n	8007492 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 0304 	and.w	r3, r3, #4
 8007454:	2b04      	cmp	r3, #4
 8007456:	d10e      	bne.n	8007476 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007458:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2200      	movs	r2, #0
 8007462:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 f817 	bl	800749a <UART_WaitOnFlagUntilTimeout>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e00d      	b.n	8007492 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2220      	movs	r2, #32
 800747a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2220      	movs	r2, #32
 8007480:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	60f8      	str	r0, [r7, #12]
 80074a2:	60b9      	str	r1, [r7, #8]
 80074a4:	603b      	str	r3, [r7, #0]
 80074a6:	4613      	mov	r3, r2
 80074a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074aa:	e05e      	b.n	800756a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074b2:	d05a      	beq.n	800756a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074b4:	f7fa ffac 	bl	8002410 <HAL_GetTick>
 80074b8:	4602      	mov	r2, r0
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	69ba      	ldr	r2, [r7, #24]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d302      	bcc.n	80074ca <UART_WaitOnFlagUntilTimeout+0x30>
 80074c4:	69bb      	ldr	r3, [r7, #24]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d11b      	bne.n	8007502 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80074d8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	689a      	ldr	r2, [r3, #8]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 0201 	bic.w	r2, r2, #1
 80074e8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2220      	movs	r2, #32
 80074ee:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2220      	movs	r2, #32
 80074f4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e043      	b.n	800758a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	2b00      	cmp	r3, #0
 800750e:	d02c      	beq.n	800756a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	69db      	ldr	r3, [r3, #28]
 8007516:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800751a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800751e:	d124      	bne.n	800756a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007528:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007538:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	689a      	ldr	r2, [r3, #8]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f022 0201 	bic.w	r2, r2, #1
 8007548:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2220      	movs	r2, #32
 800754e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2220      	movs	r2, #32
 8007554:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2220      	movs	r2, #32
 800755a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e00f      	b.n	800758a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	69da      	ldr	r2, [r3, #28]
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	4013      	ands	r3, r2
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	429a      	cmp	r2, r3
 8007578:	bf0c      	ite	eq
 800757a:	2301      	moveq	r3, #1
 800757c:	2300      	movne	r3, #0
 800757e:	b2db      	uxtb	r3, r3
 8007580:	461a      	mov	r2, r3
 8007582:	79fb      	ldrb	r3, [r7, #7]
 8007584:	429a      	cmp	r2, r3
 8007586:	d091      	beq.n	80074ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <__libc_init_array>:
 8007594:	b570      	push	{r4, r5, r6, lr}
 8007596:	4e0d      	ldr	r6, [pc, #52]	; (80075cc <__libc_init_array+0x38>)
 8007598:	4c0d      	ldr	r4, [pc, #52]	; (80075d0 <__libc_init_array+0x3c>)
 800759a:	1ba4      	subs	r4, r4, r6
 800759c:	10a4      	asrs	r4, r4, #2
 800759e:	2500      	movs	r5, #0
 80075a0:	42a5      	cmp	r5, r4
 80075a2:	d109      	bne.n	80075b8 <__libc_init_array+0x24>
 80075a4:	4e0b      	ldr	r6, [pc, #44]	; (80075d4 <__libc_init_array+0x40>)
 80075a6:	4c0c      	ldr	r4, [pc, #48]	; (80075d8 <__libc_init_array+0x44>)
 80075a8:	f000 f820 	bl	80075ec <_init>
 80075ac:	1ba4      	subs	r4, r4, r6
 80075ae:	10a4      	asrs	r4, r4, #2
 80075b0:	2500      	movs	r5, #0
 80075b2:	42a5      	cmp	r5, r4
 80075b4:	d105      	bne.n	80075c2 <__libc_init_array+0x2e>
 80075b6:	bd70      	pop	{r4, r5, r6, pc}
 80075b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075bc:	4798      	blx	r3
 80075be:	3501      	adds	r5, #1
 80075c0:	e7ee      	b.n	80075a0 <__libc_init_array+0xc>
 80075c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075c6:	4798      	blx	r3
 80075c8:	3501      	adds	r5, #1
 80075ca:	e7f2      	b.n	80075b2 <__libc_init_array+0x1e>
 80075cc:	08007640 	.word	0x08007640
 80075d0:	08007640 	.word	0x08007640
 80075d4:	08007640 	.word	0x08007640
 80075d8:	08007644 	.word	0x08007644

080075dc <memset>:
 80075dc:	4402      	add	r2, r0
 80075de:	4603      	mov	r3, r0
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d100      	bne.n	80075e6 <memset+0xa>
 80075e4:	4770      	bx	lr
 80075e6:	f803 1b01 	strb.w	r1, [r3], #1
 80075ea:	e7f9      	b.n	80075e0 <memset+0x4>

080075ec <_init>:
 80075ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ee:	bf00      	nop
 80075f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075f2:	bc08      	pop	{r3}
 80075f4:	469e      	mov	lr, r3
 80075f6:	4770      	bx	lr

080075f8 <_fini>:
 80075f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fa:	bf00      	nop
 80075fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075fe:	bc08      	pop	{r3}
 8007600:	469e      	mov	lr, r3
 8007602:	4770      	bx	lr
