

================================================================
== Vitis HLS Report for 'load_tile_mm_Pipeline_InputTileHread_InputTileWread'
================================================================
* Date:           Tue Oct 21 15:31:10 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      157|    71302|  1.570 us|  0.713 ms|  157|  71302|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- InputTileHread_InputTileWread  |      155|    71300|        13|          1|          1|  144 ~ 71289|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 16 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 17 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 19 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w0_cast2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0_cast2"   --->   Operation 20 'read' 'w0_cast2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln60_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln60"   --->   Operation 21 'read' 'select_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln43_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln43"   --->   Operation 22 'read' 'add_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %bound"   --->   Operation 23 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln48_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln48"   --->   Operation 24 'read' 'add_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln48_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln48"   --->   Operation 25 'read' 'sext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln60_215 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln60_2"   --->   Operation 26 'read' 'add_ln60_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w0_cast2_cast = zext i8 %w0_cast2_read"   --->   Operation 27 'zext' 'w0_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln48_cast = sext i10 %sext_ln48_read"   --->   Operation 28 'sext' 'sext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln60_cast = sext i6 %select_ln60_read"   --->   Operation 29 'sext' 'select_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln60_cast_cast = zext i7 %select_ln60_cast"   --->   Operation 30 'zext' 'select_ln60_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 65025, void @empty_41, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 39 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %py_1" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 41 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %py_1" [src/srcnn.cpp:48->src/srcnn.cpp:548]   --->   Operation 42 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i11 %sext_ln48_cast, i11 %zext_ln43" [src/srcnn.cpp:48->src/srcnn.cpp:548]   --->   Operation 43 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln49 = add i10 %add_ln48_read, i10 %zext_ln48" [src/srcnn.cpp:49->src/srcnn.cpp:548]   --->   Operation 44 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln48_1, i32 10" [src/srcnn.cpp:49->src/srcnn.cpp:548]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp, i10 0, i10 %add_ln49" [src/srcnn.cpp:49->src/srcnn.cpp:548]   --->   Operation 46 'select' 'iy' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i10 %iy" [src/srcnn.cpp:48->src/srcnn.cpp:548]   --->   Operation 47 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:50->src/srcnn.cpp:548]   --->   Operation 48 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln50, i8 254, i8 %trunc_ln48" [src/srcnn.cpp:50->src/srcnn.cpp:548]   --->   Operation 49 'select' 'iy_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%icmp_ln43 = icmp_eq  i17 %indvar_flatten_load, i17 %bound_read" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 50 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 71289, i64 0"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%add_ln43_1 = add i17 %indvar_flatten_load, i17 1" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 52 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc26.loopexit.i, void %load_tile_mm.exit.exitStub" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 53 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 54 'load' 'px_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln43_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 55 'add' 'add_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.77ns)   --->   "%icmp_ln53 = icmp_eq  i9 %px_load, i9 %add_ln43_read" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 56 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln53, i9 0, i9 %px_load" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 57 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln43_1 = select i1 %icmp_ln53, i9 %add_ln43_2, i9 %py_1" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 58 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i9 %select_ln43_1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 59 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln60_3 = add i10 %select_ln60_cast_cast, i10 %zext_ln60_3" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 60 'add' 'add_ln60_3' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i10 %add_ln60_3" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 61 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln60, i5 0" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 62 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln60_3, i2 0" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 63 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i12 %p_shl6" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 64 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_4 = add i13 %p_shl5, i13 %zext_ln60_4" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 65 'add' 'add_ln60_4' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %add_ln43_2" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 66 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i9 %add_ln43_2" [src/srcnn.cpp:48->src/srcnn.cpp:548]   --->   Operation 67 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln48_2 = add i11 %sext_ln48_cast, i11 %zext_ln43_1" [src/srcnn.cpp:48->src/srcnn.cpp:548]   --->   Operation 68 'add' 'add_ln48_2' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i10 %add_ln48_read, i10 %zext_ln48_1" [src/srcnn.cpp:49->src/srcnn.cpp:548]   --->   Operation 69 'add' 'add_ln49_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln48_2, i32 10" [src/srcnn.cpp:49->src/srcnn.cpp:548]   --->   Operation 70 'bitselect' 'tmp_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.40ns)   --->   "%select_ln49 = select i1 %tmp_4, i10 0, i10 %add_ln49_1" [src/srcnn.cpp:49->src/srcnn.cpp:548]   --->   Operation 71 'select' 'select_ln49' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%trunc_ln48_1 = trunc i10 %select_ln49" [src/srcnn.cpp:48->src/srcnn.cpp:548]   --->   Operation 72 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.78ns)   --->   "%icmp_ln50_1 = icmp_ugt  i10 %select_ln49, i10 254" [src/srcnn.cpp:50->src/srcnn.cpp:548]   --->   Operation 73 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%select_ln50 = select i1 %icmp_ln50_1, i8 254, i8 %trunc_ln48_1" [src/srcnn.cpp:50->src/srcnn.cpp:548]   --->   Operation 74 'select' 'select_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %icmp_ln53, i8 %select_ln50, i8 %iy_1" [src/srcnn.cpp:43->src/srcnn.cpp:548]   --->   Operation 75 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %select_ln43" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 76 'zext' 'zext_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i9 %select_ln43" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 77 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.14ns)   --->   "%mul_ln53 = mul i19 %zext_ln53_1, i19 683" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 78 'mul' 'mul_ln53' <Predicate = (!icmp_ln43)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln53, i32 11, i32 18" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 79 'partselect' 'tmp_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i8 %tmp_5" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 80 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln60_5 = add i13 %add_ln60_4, i13 %zext_ln60_5" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 81 'add' 'add_ln60_5' <Predicate = (!icmp_ln43)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [13/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 82 'urem' 'urem_ln53' <Predicate = (!icmp_ln43)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln57 = add i9 %w0_cast2_cast, i9 506" [src/srcnn.cpp:57->src/srcnn.cpp:548]   --->   Operation 83 'add' 'add_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i9 %add_ln57" [src/srcnn.cpp:57->src/srcnn.cpp:548]   --->   Operation 84 'sext' 'sext_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %select_ln43" [src/srcnn.cpp:57->src/srcnn.cpp:548]   --->   Operation 85 'zext' 'zext_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i9 %add_ln57" [src/srcnn.cpp:57->src/srcnn.cpp:548]   --->   Operation 86 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.77ns)   --->   "%add_ln57_1 = add i11 %sext_ln57, i11 %zext_ln53" [src/srcnn.cpp:57->src/srcnn.cpp:548]   --->   Operation 87 'add' 'add_ln57_1' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln58 = add i10 %sext_ln57_1, i10 %zext_ln57" [src/srcnn.cpp:58->src/srcnn.cpp:548]   --->   Operation 88 'add' 'add_ln58' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln57_1, i32 10" [src/srcnn.cpp:58->src/srcnn.cpp:548]   --->   Operation 89 'bitselect' 'tmp_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_6, i10 0, i10 %add_ln58" [src/srcnn.cpp:58->src/srcnn.cpp:548]   --->   Operation 90 'select' 'ix' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln59 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:59->src/srcnn.cpp:548]   --->   Operation 91 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln43_2, i10 0" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i18 %shl_ln" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 93 'zext' 'zext_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln43_2, i2 0" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 94 'bitconcatenate' 'shl_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %shl_ln60_1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 95 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i19 %zext_ln60, i19 %zext_ln60_1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 96 'sub' 'sub_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i10 %ix" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 97 'trunc' 'trunc_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.39ns)   --->   "%select_ln59 = select i1 %icmp_ln59, i8 254, i8 %trunc_ln60_1" [src/srcnn.cpp:59->src/srcnn.cpp:548]   --->   Operation 98 'select' 'select_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln59, i2 0" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 99 'bitconcatenate' 'shl_ln60_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i10 %shl_ln60_2" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 100 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln60 = add i19 %sub_ln60, i19 %zext_ln60_2" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 101 'add' 'add_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i19 %add_ln60" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 102 'sext' 'sext_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.08ns)   --->   "%add_ln60_1 = add i64 %sext_ln60, i64 %input_ftmap_read" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 103 'add' 'add_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_1, i32 2, i32 63" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 104 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i62 %trunc_ln9" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 105 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln60_1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 106 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.77ns)   --->   "%add_ln53 = add i9 %select_ln43, i9 1" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 107 'add' 'add_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln53 = store i17 %add_ln43_1, i17 %indvar_flatten" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 108 'store' 'store_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln53 = store i9 %select_ln43_1, i9 %py" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 109 'store' 'store_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln53 = store i9 %add_ln53, i9 %px" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 110 'store' 'store_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body10.i" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 111 'br' 'br_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 112 [12/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 112 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 113 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 114 [11/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 114 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 115 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 116 [10/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 116 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 117 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 118 [9/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 118 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 119 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [8/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 120 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 121 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 122 [7/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 122 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 123 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [6/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 124 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 125 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 126 [5/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 126 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 127 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 128 [4/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 128 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_in_addr" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 129 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 130 [3/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 130 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.53>
ST_13 : Operation 131 [2/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 131 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.76>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @InputTileHread_InputTileWread_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:55->src/srcnn.cpp:548]   --->   Operation 133 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 134 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i13 %add_ln60_5" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 135 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45, i64 0, i64 %zext_ln60_6" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 136 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44, i64 0, i64 %zext_ln60_6" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 137 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43, i64 0, i64 %zext_ln60_6" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 138 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 139 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i2 %urem_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:548]   --->   Operation 140 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 141 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.73ns)   --->   "%switch_ln60 = switch i2 %trunc_ln53, void %arrayidx2532.case.2.i, i2 0, void %arrayidx2532.case.0.i, i2 1, void %arrayidx2532.case.1.i" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 142 'switch' 'switch_ln60' <Predicate = true> <Delay = 0.73>
ST_14 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %bitcast_ln60, i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 143 'store' 'store_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 144 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %bitcast_ln60, i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 145 'store' 'store_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 146 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %bitcast_ln60, i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 147 'store' 'store_ln60' <Predicate = (trunc_ln53 != 0 & trunc_ln53 != 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:60->src/srcnn.cpp:548]   --->   Operation 148 'br' 'br_ln60' <Predicate = (trunc_ln53 != 0 & trunc_ln53 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln60_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0_cast2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
px                                                       (alloca           ) [ 011000000000000]
py                                                       (alloca           ) [ 011000000000000]
indvar_flatten                                           (alloca           ) [ 011000000000000]
input_ftmap_read                                         (read             ) [ 011000000000000]
w0_cast2_read                                            (read             ) [ 000000000000000]
select_ln60_read                                         (read             ) [ 000000000000000]
add_ln43_read                                            (read             ) [ 011000000000000]
bound_read                                               (read             ) [ 011000000000000]
add_ln48_read                                            (read             ) [ 011000000000000]
sext_ln48_read                                           (read             ) [ 000000000000000]
add_ln60_215                                             (read             ) [ 000000000000000]
w0_cast2_cast                                            (zext             ) [ 011000000000000]
sext_ln48_cast                                           (sext             ) [ 011000000000000]
select_ln60_cast                                         (sext             ) [ 000000000000000]
select_ln60_cast_cast                                    (zext             ) [ 011000000000000]
specmemcore_ln0                                          (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                          (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                          (specmemcore      ) [ 000000000000000]
specinterface_ln0                                        (specinterface    ) [ 000000000000000]
store_ln0                                                (store            ) [ 000000000000000]
store_ln0                                                (store            ) [ 000000000000000]
store_ln0                                                (store            ) [ 000000000000000]
br_ln0                                                   (br               ) [ 000000000000000]
py_1                                                     (load             ) [ 000000000000000]
indvar_flatten_load                                      (load             ) [ 000000000000000]
zext_ln43                                                (zext             ) [ 000000000000000]
zext_ln48                                                (zext             ) [ 000000000000000]
add_ln48_1                                               (add              ) [ 000000000000000]
add_ln49                                                 (add              ) [ 000000000000000]
tmp                                                      (bitselect        ) [ 000000000000000]
iy                                                       (select           ) [ 000000000000000]
trunc_ln48                                               (trunc            ) [ 000000000000000]
icmp_ln50                                                (icmp             ) [ 000000000000000]
iy_1                                                     (select           ) [ 000000000000000]
icmp_ln43                                                (icmp             ) [ 011111111111110]
speclooptripcount_ln0                                    (speclooptripcount) [ 000000000000000]
add_ln43_1                                               (add              ) [ 000000000000000]
br_ln43                                                  (br               ) [ 000000000000000]
px_load                                                  (load             ) [ 000000000000000]
add_ln43_2                                               (add              ) [ 000000000000000]
icmp_ln53                                                (icmp             ) [ 000000000000000]
select_ln43                                              (select           ) [ 010111111111111]
select_ln43_1                                            (select           ) [ 000000000000000]
zext_ln60_3                                              (zext             ) [ 000000000000000]
add_ln60_3                                               (add              ) [ 000000000000000]
trunc_ln60                                               (trunc            ) [ 000000000000000]
p_shl5                                                   (bitconcatenate   ) [ 000000000000000]
p_shl6                                                   (bitconcatenate   ) [ 000000000000000]
zext_ln60_4                                              (zext             ) [ 000000000000000]
add_ln60_4                                               (add              ) [ 000000000000000]
zext_ln43_1                                              (zext             ) [ 000000000000000]
zext_ln48_1                                              (zext             ) [ 000000000000000]
add_ln48_2                                               (add              ) [ 000000000000000]
add_ln49_1                                               (add              ) [ 000000000000000]
tmp_4                                                    (bitselect        ) [ 000000000000000]
select_ln49                                              (select           ) [ 000000000000000]
trunc_ln48_1                                             (trunc            ) [ 000000000000000]
icmp_ln50_1                                              (icmp             ) [ 000000000000000]
select_ln50                                              (select           ) [ 000000000000000]
select_ln43_2                                            (select           ) [ 000000000000000]
zext_ln53                                                (zext             ) [ 000000000000000]
zext_ln53_1                                              (zext             ) [ 000000000000000]
mul_ln53                                                 (mul              ) [ 000000000000000]
tmp_5                                                    (partselect       ) [ 000000000000000]
zext_ln60_5                                              (zext             ) [ 000000000000000]
add_ln60_5                                               (add              ) [ 010111111111111]
add_ln57                                                 (add              ) [ 000000000000000]
sext_ln57                                                (sext             ) [ 000000000000000]
zext_ln57                                                (zext             ) [ 000000000000000]
sext_ln57_1                                              (sext             ) [ 000000000000000]
add_ln57_1                                               (add              ) [ 000000000000000]
add_ln58                                                 (add              ) [ 000000000000000]
tmp_6                                                    (bitselect        ) [ 000000000000000]
ix                                                       (select           ) [ 000000000000000]
icmp_ln59                                                (icmp             ) [ 000000000000000]
shl_ln                                                   (bitconcatenate   ) [ 000000000000000]
zext_ln60                                                (zext             ) [ 000000000000000]
shl_ln60_1                                               (bitconcatenate   ) [ 000000000000000]
zext_ln60_1                                              (zext             ) [ 000000000000000]
sub_ln60                                                 (sub              ) [ 000000000000000]
trunc_ln60_1                                             (trunc            ) [ 000000000000000]
select_ln59                                              (select           ) [ 000000000000000]
shl_ln60_2                                               (bitconcatenate   ) [ 000000000000000]
zext_ln60_2                                              (zext             ) [ 000000000000000]
add_ln60                                                 (add              ) [ 000000000000000]
sext_ln60                                                (sext             ) [ 000000000000000]
add_ln60_1                                               (add              ) [ 000000000000000]
trunc_ln9                                                (partselect       ) [ 000000000000000]
sext_ln60_1                                              (sext             ) [ 000000000000000]
gmem_in_addr                                             (getelementptr    ) [ 010111111111000]
add_ln53                                                 (add              ) [ 000000000000000]
store_ln53                                               (store            ) [ 000000000000000]
store_ln53                                               (store            ) [ 000000000000000]
store_ln53                                               (store            ) [ 000000000000000]
br_ln53                                                  (br               ) [ 000000000000000]
gmem_in_load_req                                         (readreq          ) [ 000000000000000]
gmem_in_addr_read                                        (read             ) [ 010000000000111]
specloopname_ln0                                         (specloopname     ) [ 000000000000000]
specpipeline_ln55                                        (specpipeline     ) [ 000000000000000]
specloopname_ln53                                        (specloopname     ) [ 000000000000000]
zext_ln60_6                                              (zext             ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 (getelementptr    ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 (getelementptr    ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 (getelementptr    ) [ 000000000000000]
urem_ln53                                                (urem             ) [ 000000000000000]
trunc_ln53                                               (trunc            ) [ 010000000000001]
bitcast_ln60                                             (bitcast          ) [ 000000000000000]
switch_ln60                                              (switch           ) [ 000000000000000]
store_ln60                                               (store            ) [ 000000000000000]
br_ln60                                                  (br               ) [ 000000000000000]
store_ln60                                               (store            ) [ 000000000000000]
br_ln60                                                  (br               ) [ 000000000000000]
store_ln60                                               (store            ) [ 000000000000000]
br_ln60                                                  (br               ) [ 000000000000000]
ret_ln0                                                  (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln60_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln48">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln48">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln48"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_ln43">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln43"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln60">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln60"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w0_cast2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_cast2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_in">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="InputTileHread_InputTileWread_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="px_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="px/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="py_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_ftmap_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w0_cast2_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_cast2_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln60_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln60_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln43_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="9" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln43_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bound_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="0"/>
<pin id="174" dir="0" index="1" bw="17" slack="0"/>
<pin id="175" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln48_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="10" slack="0"/>
<pin id="181" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln48_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln48_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln48_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln60_215_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln60_215/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_in_load_req/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_in_addr_read_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="9"/>
<pin id="206" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="13" slack="0"/>
<pin id="212" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110/14 "/>
</bind>
</comp>

<comp id="215" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="13" slack="0"/>
<pin id="219" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111/14 "/>
</bind>
</comp>

<comp id="222" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="13" slack="0"/>
<pin id="226" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112/14 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln60_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln60_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln60_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="w0_cast2_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast2_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln48_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_cast/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln60_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln60_cast/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln60_cast_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln60_cast_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="17" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="py_1_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="1"/>
<pin id="280" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="17" slack="1"/>
<pin id="283" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln43_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln48_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln48_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="0" index="1" bw="9" slack="0"/>
<pin id="295" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln49_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="1"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="iy_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="10" slack="0"/>
<pin id="314" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln48_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln50_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="9" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="iy_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln43_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="17" slack="0"/>
<pin id="338" dir="0" index="1" bw="17" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln43_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="17" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="px_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_load/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln43_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln53_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="9" slack="1"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln43_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="9" slack="0"/>
<pin id="365" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln43_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="0" index="2" bw="9" slack="0"/>
<pin id="373" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln60_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln60_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="1"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln60_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_shl5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_shl6_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln60_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="0"/>
<pin id="408" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln60_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln43_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln48_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln48_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="1"/>
<pin id="426" dir="0" index="1" bw="9" slack="0"/>
<pin id="427" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln49_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="1"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="0" index="2" bw="5" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln49_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="10" slack="0"/>
<pin id="446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln48_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln50_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="9" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln50_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln43_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln53_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln53_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mul_ln53_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="19" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln60_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln60_5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="13" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_5/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln53/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln57_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="0" index="1" bw="4" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln57_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln57_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln57_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="0"/>
<pin id="531" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln57_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="0" index="1" bw="9" slack="0"/>
<pin id="536" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln58_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="0" index="1" bw="9" slack="0"/>
<pin id="542" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_6_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="ix_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="10" slack="0"/>
<pin id="557" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln59_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="18" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln60_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="0"/>
<pin id="577" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="shl_ln60_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_1/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln60_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sub_ln60_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="18" slack="0"/>
<pin id="593" dir="0" index="1" bw="10" slack="0"/>
<pin id="594" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="trunc_ln60_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln59_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="2" slack="0"/>
<pin id="604" dir="0" index="2" bw="8" slack="0"/>
<pin id="605" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="shl_ln60_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_2/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln60_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln60_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="19" slack="0"/>
<pin id="623" dir="0" index="1" bw="10" slack="0"/>
<pin id="624" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln60_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="19" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln60_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="19" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="1"/>
<pin id="634" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="62" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="0" index="2" bw="3" slack="0"/>
<pin id="640" dir="0" index="3" bw="7" slack="0"/>
<pin id="641" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln60_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="62" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="gmem_in_addr_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="62" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln53_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln53_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="17" slack="0"/>
<pin id="664" dir="0" index="1" bw="17" slack="1"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln53_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="0"/>
<pin id="669" dir="0" index="1" bw="9" slack="1"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln53_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="0" index="1" bw="9" slack="1"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln60_6_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="13" slack="12"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln53_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="bitcast_ln60_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="3"/>
<pin id="689" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60/14 "/>
</bind>
</comp>

<comp id="693" class="1005" name="px_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="9" slack="0"/>
<pin id="695" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="px "/>
</bind>
</comp>

<comp id="700" class="1005" name="py_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="707" class="1005" name="indvar_flatten_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="17" slack="0"/>
<pin id="709" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="714" class="1005" name="input_ftmap_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln43_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="1"/>
<pin id="721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="bound_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="17" slack="1"/>
<pin id="726" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln48_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="1"/>
<pin id="731" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_read "/>
</bind>
</comp>

<comp id="735" class="1005" name="w0_cast2_cast_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="1"/>
<pin id="737" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w0_cast2_cast "/>
</bind>
</comp>

<comp id="740" class="1005" name="sext_ln48_cast_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="1"/>
<pin id="742" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln48_cast "/>
</bind>
</comp>

<comp id="746" class="1005" name="select_ln60_cast_cast_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="1"/>
<pin id="748" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60_cast_cast "/>
</bind>
</comp>

<comp id="751" class="1005" name="icmp_ln43_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="11"/>
<pin id="753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="755" class="1005" name="select_ln43_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="1"/>
<pin id="757" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln60_5_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="13" slack="12"/>
<pin id="762" dir="1" index="1" bw="13" slack="12"/>
</pin_list>
<bind>
<opset="add_ln60_5 "/>
</bind>
</comp>

<comp id="765" class="1005" name="gmem_in_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="gmem_in_addr_read_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="3"/>
<pin id="773" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="122" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="124" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="86" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="215" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="208" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="222" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="154" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="184" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="160" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="288" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="297" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="310" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="78" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="318" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="281" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="281" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="88" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="354"><net_src comp="278" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="347" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="356" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="350" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="278" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="92" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="94" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="96" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="381" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="98" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="390" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="350" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="350" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="420" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="424" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="429" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="442" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="76" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="450" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="356" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="328" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="361" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="361" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="100" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="102" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="104" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="106" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="503"><net_src comp="490" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="410" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="361" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="108" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="110" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="361" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="516" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="521" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="476" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="529" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="525" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="533" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="72" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="74" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="539" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="76" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="112" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="468" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="74" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="114" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="468" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="98" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="575" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="553" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="561" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="78" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="597" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="114" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="601" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="98" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="591" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="642"><net_src comp="116" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="631" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="118" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="120" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="649"><net_src comp="636" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="16" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="361" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="90" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="341" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="369" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="656" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="686"><net_src comp="510" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="696"><net_src comp="136" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="703"><net_src comp="140" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="710"><net_src comp="144" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="717"><net_src comp="148" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="722"><net_src comp="166" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="727"><net_src comp="172" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="732"><net_src comp="178" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="738"><net_src comp="247" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="743"><net_src comp="251" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="749"><net_src comp="259" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="754"><net_src comp="336" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="361" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="763"><net_src comp="504" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="768"><net_src comp="650" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="774"><net_src comp="203" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="687" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 | {14 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 | {14 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 | {14 }
 - Input state : 
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : add_ln60_2 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : sext_ln48 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : add_ln48 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : bound | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : add_ln43 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : select_ln60 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : w0_cast2 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : input_ftmap | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : gmem_in | {3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		select_ln60_cast_cast : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln43 : 1
		zext_ln48 : 1
		add_ln48_1 : 2
		add_ln49 : 2
		tmp : 3
		iy : 4
		trunc_ln48 : 5
		icmp_ln50 : 5
		iy_1 : 6
		icmp_ln43 : 1
		add_ln43_1 : 1
		br_ln43 : 2
		add_ln43_2 : 1
		icmp_ln53 : 1
		select_ln43 : 2
		select_ln43_1 : 2
		zext_ln60_3 : 3
		add_ln60_3 : 4
		trunc_ln60 : 5
		p_shl5 : 6
		p_shl6 : 5
		zext_ln60_4 : 6
		add_ln60_4 : 7
		zext_ln43_1 : 2
		zext_ln48_1 : 2
		add_ln48_2 : 3
		add_ln49_1 : 3
		tmp_4 : 4
		select_ln49 : 5
		trunc_ln48_1 : 6
		icmp_ln50_1 : 6
		select_ln50 : 7
		select_ln43_2 : 8
		zext_ln53 : 3
		zext_ln53_1 : 3
		mul_ln53 : 4
		tmp_5 : 5
		zext_ln60_5 : 6
		add_ln60_5 : 8
		urem_ln53 : 3
		sext_ln57 : 1
		zext_ln57 : 3
		sext_ln57_1 : 1
		add_ln57_1 : 4
		add_ln58 : 4
		tmp_6 : 5
		ix : 6
		icmp_ln59 : 7
		shl_ln : 9
		zext_ln60 : 10
		shl_ln60_1 : 9
		zext_ln60_1 : 10
		sub_ln60 : 11
		trunc_ln60_1 : 7
		select_ln59 : 8
		shl_ln60_2 : 9
		zext_ln60_2 : 10
		add_ln60 : 12
		sext_ln60 : 13
		add_ln60_1 : 14
		trunc_ln9 : 15
		sext_ln60_1 : 16
		gmem_in_addr : 17
		add_ln53 : 3
		store_ln53 : 2
		store_ln53 : 3
		store_ln53 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 : 1
		trunc_ln53 : 1
		switch_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   urem   |           grp_fu_510          |    0    |   235   |   150   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln48_1_fu_292       |    0    |    0    |    17   |
|          |        add_ln49_fu_297        |    0    |    0    |    17   |
|          |       add_ln43_1_fu_341       |    0    |    0    |    24   |
|          |       add_ln43_2_fu_350       |    0    |    0    |    16   |
|          |       add_ln60_3_fu_381       |    0    |    0    |    16   |
|          |       add_ln60_4_fu_410       |    0    |    0    |    17   |
|          |       add_ln48_2_fu_424       |    0    |    0    |    17   |
|    add   |       add_ln49_1_fu_429       |    0    |    0    |    17   |
|          |       add_ln60_5_fu_504       |    0    |    0    |    17   |
|          |        add_ln57_fu_516        |    0    |    0    |    15   |
|          |       add_ln57_1_fu_533       |    0    |    0    |    16   |
|          |        add_ln58_fu_539        |    0    |    0    |    16   |
|          |        add_ln60_fu_621        |    0    |    0    |    19   |
|          |       add_ln60_1_fu_631       |    0    |    0    |    71   |
|          |        add_ln53_fu_656        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln50_fu_322       |    0    |    0    |    17   |
|          |        icmp_ln43_fu_336       |    0    |    0    |    24   |
|   icmp   |        icmp_ln53_fu_356       |    0    |    0    |    16   |
|          |       icmp_ln50_1_fu_454      |    0    |    0    |    17   |
|          |        icmp_ln59_fu_561       |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |           iy_fu_310           |    0    |    0    |    10   |
|          |          iy_1_fu_328          |    0    |    0    |    8    |
|          |       select_ln43_fu_361      |    0    |    0    |    9    |
|          |      select_ln43_1_fu_369     |    0    |    0    |    9    |
|  select  |       select_ln49_fu_442      |    0    |    0    |    10   |
|          |       select_ln50_fu_460      |    0    |    0    |    8    |
|          |      select_ln43_2_fu_468     |    0    |    0    |    8    |
|          |           ix_fu_553           |    0    |    0    |    10   |
|          |       select_ln59_fu_601      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln60_fu_591        |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln53_fu_484        |    1    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|          |  input_ftmap_read_read_fu_148 |    0    |    0    |    0    |
|          |   w0_cast2_read_read_fu_154   |    0    |    0    |    0    |
|          |  select_ln60_read_read_fu_160 |    0    |    0    |    0    |
|          |   add_ln43_read_read_fu_166   |    0    |    0    |    0    |
|   read   |     bound_read_read_fu_172    |    0    |    0    |    0    |
|          |   add_ln48_read_read_fu_178   |    0    |    0    |    0    |
|          |   sext_ln48_read_read_fu_184  |    0    |    0    |    0    |
|          |    add_ln60_215_read_fu_190   |    0    |    0    |    0    |
|          | gmem_in_addr_read_read_fu_203 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_196      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      w0_cast2_cast_fu_247     |    0    |    0    |    0    |
|          |  select_ln60_cast_cast_fu_259 |    0    |    0    |    0    |
|          |        zext_ln43_fu_284       |    0    |    0    |    0    |
|          |        zext_ln48_fu_288       |    0    |    0    |    0    |
|          |       zext_ln60_3_fu_377      |    0    |    0    |    0    |
|          |       zext_ln60_4_fu_406      |    0    |    0    |    0    |
|          |       zext_ln43_1_fu_416      |    0    |    0    |    0    |
|   zext   |       zext_ln48_1_fu_420      |    0    |    0    |    0    |
|          |        zext_ln53_fu_476       |    0    |    0    |    0    |
|          |       zext_ln53_1_fu_480      |    0    |    0    |    0    |
|          |       zext_ln60_5_fu_500      |    0    |    0    |    0    |
|          |        zext_ln57_fu_525       |    0    |    0    |    0    |
|          |        zext_ln60_fu_575       |    0    |    0    |    0    |
|          |       zext_ln60_1_fu_587      |    0    |    0    |    0    |
|          |       zext_ln60_2_fu_617      |    0    |    0    |    0    |
|          |       zext_ln60_6_fu_677      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     sext_ln48_cast_fu_251     |    0    |    0    |    0    |
|          |    select_ln60_cast_fu_255    |    0    |    0    |    0    |
|   sext   |        sext_ln57_fu_521       |    0    |    0    |    0    |
|          |       sext_ln57_1_fu_529      |    0    |    0    |    0    |
|          |        sext_ln60_fu_627       |    0    |    0    |    0    |
|          |       sext_ln60_1_fu_646      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_302          |    0    |    0    |    0    |
| bitselect|          tmp_4_fu_434         |    0    |    0    |    0    |
|          |          tmp_6_fu_545         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln48_fu_318       |    0    |    0    |    0    |
|          |       trunc_ln60_fu_386       |    0    |    0    |    0    |
|   trunc  |      trunc_ln48_1_fu_450      |    0    |    0    |    0    |
|          |      trunc_ln60_1_fu_597      |    0    |    0    |    0    |
|          |       trunc_ln53_fu_683       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_shl5_fu_390         |    0    |    0    |    0    |
|          |         p_shl6_fu_398         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_567         |    0    |    0    |    0    |
|          |       shl_ln60_1_fu_579       |    0    |    0    |    0    |
|          |       shl_ln60_2_fu_609       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_5_fu_490         |    0    |    0    |    0    |
|          |        trunc_ln9_fu_636       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |   235   |   655   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln43_read_reg_719    |    9   |
|    add_ln48_read_reg_729    |   10   |
|      add_ln60_5_reg_760     |   13   |
|      bound_read_reg_724     |   17   |
|  gmem_in_addr_read_reg_771  |   32   |
|     gmem_in_addr_reg_765    |   32   |
|      icmp_ln43_reg_751      |    1   |
|    indvar_flatten_reg_707   |   17   |
|   input_ftmap_read_reg_714  |   64   |
|          px_reg_693         |    9   |
|          py_reg_700         |    9   |
|     select_ln43_reg_755     |    9   |
|select_ln60_cast_cast_reg_746|   10   |
|    sext_ln48_cast_reg_740   |   11   |
|    w0_cast2_cast_reg_735    |    9   |
+-----------------------------+--------+
|            Total            |   252  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_510 |  p0  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   18   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   235  |   655  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   487  |   664  |
+-----------+--------+--------+--------+--------+
