Metric,Value
design__instance__count,3632
design__instance__area,28909
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,93
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00028039576136507094
power__switching__total,0.0001512502640252933
power__leakage__total,2.189504044736168E-8
power__total,0.00043166789691895247
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.28397143773552685
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2755604988853916
timing__hold__ws__corner:nom_tt_025C_1v80,0.3216655921557856
timing__setup__ws__corner:nom_tt_025C_1v80,43.80616526847025
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321666
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,170
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,93
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.30022249425154257
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2895148369654096
timing__hold__ws__corner:nom_ss_100C_1v60,0.8801472022545521
timing__setup__ws__corner:nom_ss_100C_1v60,27.477711550505322
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.880147
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,93
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27591293919452653
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2688487009113488
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11564571849694893
timing__setup__ws__corner:nom_ff_n40C_1v95,50.236410231416
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115646
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,334
design__max_fanout_violation__count,93
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2725839908721901
clock__skew__worst_setup,0.2669393948107508
timing__hold__ws,0.11389539633797366
timing__setup__ws,26.66664475826503
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113895
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 185.0 185.0
design__core__bbox,3.22 5.44 181.7 179.52
design__io,122
design__die__area,34225
design__core__area,31069.8
design__instance__count__stdcell,3632
design__instance__area__stdcell,28909
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.930453
design__instance__utilization__stdcell,0.930453
design__instance__count__class:inverter,112
design__instance__count__class:sequential_cell,328
design__instance__count__class:multi_input_combinational_cell,1320
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,824
design__instance__count__class:tap_cell,429
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,70795.2
design__violations,0
design__instance__count__class:timing_repair_buffer,416
design__instance__count__class:clock_buffer,41
design__instance__count__class:clock_inverter,27
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,144
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
design__instance__count__class:antenna_cell,959
antenna_diodes_count,11
route__net,2276
route__net__special,2
route__drc_errors__iter:1,2116
route__wirelength__iter:1,88602
route__drc_errors__iter:2,1165
route__wirelength__iter:2,87521
route__drc_errors__iter:3,1087
route__wirelength__iter:3,87516
route__drc_errors__iter:4,186
route__wirelength__iter:4,87169
route__drc_errors__iter:5,20
route__wirelength__iter:5,87136
route__drc_errors__iter:6,1
route__wirelength__iter:6,87151
route__drc_errors__iter:7,0
route__wirelength__iter:7,87137
route__drc_errors,0
route__wirelength,87137
route__vias,21137
route__vias__singlecut,21137
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,435.87
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,93
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.28016276203068236
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27334921211355495
timing__hold__ws__corner:min_tt_025C_1v80,0.31925551994576784
timing__setup__ws__corner:min_tt_025C_1v80,44.21026869729424
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319256
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,101
design__max_fanout_violation__count__corner:min_ss_100C_1v60,93
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.29429079450781537
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28539757476214306
timing__hold__ws__corner:min_ss_100C_1v60,0.8719480939635063
timing__setup__ws__corner:min_ss_100C_1v60,28.247073035690672
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.871948
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,93
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2725839908721901
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2669393948107508
timing__hold__ws__corner:min_ff_n40C_1v95,0.11389539633797366
timing__setup__ws__corner:min_ff_n40C_1v95,50.5249048011485
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113895
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,50
design__max_fanout_violation__count__corner:max_tt_025C_1v80,93
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.28678046860072703
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2766146001659339
timing__hold__ws__corner:max_tt_025C_1v80,0.3243623239588689
timing__setup__ws__corner:max_tt_025C_1v80,43.39459048256845
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324362
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,334
design__max_fanout_violation__count__corner:max_ss_100C_1v60,93
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.30609868284246855
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29129330327885505
timing__hold__ws__corner:max_ss_100C_1v60,0.8847347549443506
timing__setup__ws__corner:max_ss_100C_1v60,26.66664475826503
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.884735
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,93
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.27854316863655393
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2719511637302562
timing__hold__ws__corner:max_ff_n40C_1v95,0.11767309681955511
timing__setup__ws__corner:max_ff_n40C_1v95,49.941460380746555
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117673
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000924118
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000904277
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000229273
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000904277
design_powergrid__voltage__worst,0.0000904277
design_powergrid__voltage__worst__net:vccd1,1.79991
design_powergrid__drop__worst,0.0000924118
design_powergrid__drop__worst__net:vccd1,0.0000924118
design_powergrid__voltage__worst__net:vssd1,0.0000904277
design_powergrid__drop__worst__net:vssd1,0.0000904277
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002339999999999999957638052716646370754460804164409637451171875
ir__drop__worst,0.00009239999999999999624224200633904047208488918840885162353515625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
