#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2-61-g27cac593)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe5c1743780 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x7fe5c1782950_0 .net "ALUOp", 1 0, v0x7fe5c177a8e0_0;  1 drivers
v0x7fe5c1782a20_0 .net "ALUSrc", 0 0, v0x7fe5c177a990_0;  1 drivers
v0x7fe5c1782af0_0 .net "Branch", 0 0, v0x7fe5c177aa30_0;  1 drivers
v0x7fe5c1782bc0_0 .net "Jump", 1 0, v0x7fe5c177aae0_0;  1 drivers
v0x7fe5c1782c90_0 .net "MemRead", 0 0, v0x7fe5c177ab90_0;  1 drivers
v0x7fe5c1782da0_0 .net "MemWrite", 0 0, v0x7fe5c177ac70_0;  1 drivers
v0x7fe5c1782e70_0 .net "MemtoReg", 0 0, v0x7fe5c177ad10_0;  1 drivers
v0x7fe5c1782f40_0 .net "RegDst", 0 0, v0x7fe5c177adb0_0;  1 drivers
v0x7fe5c1783010_0 .net "RegWrite", 0 0, v0x7fe5c177ae50_0;  1 drivers
v0x7fe5c1783120_0 .net "add_pc4", 31 0, L_0x7fe5c1784450;  1 drivers
v0x7fe5c17831b0_0 .net "alu_mux_out", 31 0, v0x7fe5c177ba20_0;  1 drivers
v0x7fe5c1783280_0 .net "alu_out1", 0 0, v0x7fe5c177c0f0_0;  1 drivers
v0x7fe5c1783350_0 .net "alu_out2", 31 0, v0x7fe5c177c180_0;  1 drivers
v0x7fe5c17833e0_0 .net "alucontrol_out", 3 0, v0x7fe5c177b480_0;  1 drivers
v0x7fe5c17834b0_0 .net "branch_mux_out", 31 0, v0x7fe5c177fd10_0;  1 drivers
v0x7fe5c1783540_0 .var "clk", 0 0;
v0x7fe5c17835d0_0 .net "data_memory_out", 31 0, v0x7fe5c177cf60_0;  1 drivers
v0x7fe5c17837a0_0 .net "ins_15_0", 15 0, v0x7fe5c177e180_0;  1 drivers
v0x7fe5c1783830_0 .net "ins_15_11", 15 11, v0x7fe5c177e210_0;  1 drivers
v0x7fe5c17838c0_0 .net "ins_20_16", 20 16, v0x7fe5c177e2a0_0;  1 drivers
v0x7fe5c1783950_0 .net "ins_25_0", 25 0, v0x7fe5c177e350_0;  1 drivers
v0x7fe5c1783a20_0 .net "ins_25_21", 25 21, v0x7fe5c177e440_0;  1 drivers
v0x7fe5c1783af0_0 .net "ins_31_26", 31 26, v0x7fe5c177e4f0_0;  1 drivers
v0x7fe5c1783b80_0 .net "ins_5_0", 5 0, v0x7fe5c177e590_0;  1 drivers
v0x7fe5c1783c10_0 .net "jump_adder_out", 31 0, v0x7fe5c1781140_0;  1 drivers
v0x7fe5c1783ce0_0 .net "jump_and_out", 0 0, L_0x7fe5c17843e0;  1 drivers
v0x7fe5c1783db0_0 .net "jump_mux_out", 31 0, v0x7fe5c17804b0_0;  1 drivers
v0x7fe5c1783e40_0 .var "pc", 31 0;
v0x7fe5c1783ed0_0 .net "pc_out", 31 0, v0x7fe5c177a4a0_0;  1 drivers
v0x7fe5c1783f60_0 .net "reg_file_mux_out", 4 0, v0x7fe5c1781790_0;  1 drivers
v0x7fe5c1784030_0 .net "reg_file_out1", 31 0, v0x7fe5c1782180_0;  1 drivers
v0x7fe5c17840c0_0 .net "reg_file_out2", 31 0, v0x7fe5c1782250_0;  1 drivers
v0x7fe5c1784150_0 .net "sign_extend_out", 31 0, v0x7fe5c1782850_0;  1 drivers
v0x7fe5c1783660_0 .net "write_back_mux_out", 31 0, v0x7fe5c177d820_0;  1 drivers
S_0x7fe5c1737640 .scope module, "tb1" "pc" 2 68, 3 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc4"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "pc_out"
v0x7fe5c175da90_0 .net "clk", 0 0, v0x7fe5c1783540_0;  1 drivers
v0x7fe5c177a3f0_0 .net "pc4", 31 0, v0x7fe5c177fd10_0;  alias, 1 drivers
v0x7fe5c177a4a0_0 .var "pc_out", 31 0;
E_0x7fe5c1748ef0 .event posedge, v0x7fe5c175da90_0;
S_0x7fe5c177a5b0 .scope module, "tb10" "control" 2 79, 4 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "control_in"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "MemRead"
    .port_info 4 /OUTPUT 1 "MemtoReg"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "ALUSrc"
    .port_info 7 /OUTPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 2 "Jump"
    .port_info 9 /OUTPUT 2 "ALUOp"
v0x7fe5c177a8e0_0 .var "ALUOp", 1 0;
v0x7fe5c177a990_0 .var "ALUSrc", 0 0;
v0x7fe5c177aa30_0 .var "Branch", 0 0;
v0x7fe5c177aae0_0 .var "Jump", 1 0;
v0x7fe5c177ab90_0 .var "MemRead", 0 0;
v0x7fe5c177ac70_0 .var "MemWrite", 0 0;
v0x7fe5c177ad10_0 .var "MemtoReg", 0 0;
v0x7fe5c177adb0_0 .var "RegDst", 0 0;
v0x7fe5c177ae50_0 .var "RegWrite", 0 0;
v0x7fe5c177af60_0 .net "control_in", 31 26, v0x7fe5c177e4f0_0;  alias, 1 drivers
E_0x7fe5c177a8b0 .event edge, v0x7fe5c177af60_0;
S_0x7fe5c177b0f0 .scope module, "tb11" "alucontrol" 2 80, 5 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "alucontrol_in1"
    .port_info 1 /INPUT 2 "alucontrol_in2"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 4 "alucontrol_out"
v0x7fe5c177b300_0 .net "alucontrol_in1", 5 0, v0x7fe5c177e590_0;  alias, 1 drivers
v0x7fe5c177b3c0_0 .net "alucontrol_in2", 1 0, v0x7fe5c177a8e0_0;  alias, 1 drivers
v0x7fe5c177b480_0 .var "alucontrol_out", 3 0;
v0x7fe5c177b530_0 .net "opcode", 31 26, v0x7fe5c177e4f0_0;  alias, 1 drivers
E_0x7fe5c177b2b0 .event edge, v0x7fe5c177a8e0_0, v0x7fe5c177b300_0, v0x7fe5c177af60_0;
S_0x7fe5c177b640 .scope module, "tb12" "alu_mux" 2 81, 6 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_mux_in1"
    .port_info 1 /INPUT 32 "alu_mux_in2"
    .port_info 2 /INPUT 1 "alusrc"
    .port_info 3 /OUTPUT 32 "alu_mux_out"
v0x7fe5c177b8b0_0 .net "alu_mux_in1", 31 0, v0x7fe5c1782250_0;  alias, 1 drivers
v0x7fe5c177b970_0 .net "alu_mux_in2", 31 0, v0x7fe5c1782850_0;  alias, 1 drivers
v0x7fe5c177ba20_0 .var "alu_mux_out", 31 0;
v0x7fe5c177bae0_0 .net "alusrc", 0 0, v0x7fe5c177a990_0;  alias, 1 drivers
E_0x7fe5c177b850 .event edge, v0x7fe5c177a990_0, v0x7fe5c177b970_0, v0x7fe5c177b8b0_0;
S_0x7fe5c177bbe0 .scope module, "tb13" "alu" 2 82, 7 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_in1"
    .port_info 1 /INPUT 32 "alu_in2"
    .port_info 2 /INPUT 4 "alu_in3"
    .port_info 3 /OUTPUT 1 "alu_out1"
    .port_info 4 /OUTPUT 32 "alu_out2"
v0x7fe5c177beb0_0 .net "alu_in1", 31 0, v0x7fe5c1782180_0;  alias, 1 drivers
v0x7fe5c177bf60_0 .net "alu_in2", 31 0, v0x7fe5c177ba20_0;  alias, 1 drivers
v0x7fe5c177c020_0 .net "alu_in3", 3 0, v0x7fe5c177b480_0;  alias, 1 drivers
v0x7fe5c177c0f0_0 .var "alu_out1", 0 0;
v0x7fe5c177c180_0 .var/s "alu_out2", 31 0;
E_0x7fe5c177be80 .event edge, v0x7fe5c177b480_0, v0x7fe5c177beb0_0, v0x7fe5c177ba20_0, v0x7fe5c177c180_0;
S_0x7fe5c177c2e0 .scope module, "tb14" "data_memory" 2 85, 8 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "memwrite"
    .port_info 2 /INPUT 1 "memread"
    .port_info 3 /INPUT 32 "data_memory_in1"
    .port_info 4 /INPUT 32 "data_memory_in2"
    .port_info 5 /OUTPUT 32 "data_memory_out"
v0x7fe5c177c550_0 .net "data_memory_in1", 31 0, v0x7fe5c177c180_0;  alias, 1 drivers
v0x7fe5c177c610_0 .net "data_memory_in2", 31 0, v0x7fe5c1782250_0;  alias, 1 drivers
v0x7fe5c177c6c0 .array "data_memory_normal", 127 0, 7 0;
v0x7fe5c177cf60_0 .var "data_memory_out", 31 0;
v0x7fe5c177d010 .array "data_memory_sp", 255 128, 7 0;
v0x7fe5c177d0f0_0 .net "memread", 0 0, v0x7fe5c177ab90_0;  alias, 1 drivers
v0x7fe5c177d180_0 .net "memwrite", 0 0, v0x7fe5c177ac70_0;  alias, 1 drivers
v0x7fe5c177d230_0 .net "opcode", 31 26, v0x7fe5c177e4f0_0;  alias, 1 drivers
v0x7fe5c177c6c0_0 .array/port v0x7fe5c177c6c0, 0;
E_0x7fe5c177c520/0 .event edge, v0x7fe5c177ab90_0, v0x7fe5c177af60_0, v0x7fe5c177c180_0, v0x7fe5c177c6c0_0;
v0x7fe5c177c6c0_1 .array/port v0x7fe5c177c6c0, 1;
v0x7fe5c177c6c0_2 .array/port v0x7fe5c177c6c0, 2;
v0x7fe5c177c6c0_3 .array/port v0x7fe5c177c6c0, 3;
v0x7fe5c177c6c0_4 .array/port v0x7fe5c177c6c0, 4;
E_0x7fe5c177c520/1 .event edge, v0x7fe5c177c6c0_1, v0x7fe5c177c6c0_2, v0x7fe5c177c6c0_3, v0x7fe5c177c6c0_4;
v0x7fe5c177c6c0_5 .array/port v0x7fe5c177c6c0, 5;
v0x7fe5c177c6c0_6 .array/port v0x7fe5c177c6c0, 6;
v0x7fe5c177c6c0_7 .array/port v0x7fe5c177c6c0, 7;
v0x7fe5c177c6c0_8 .array/port v0x7fe5c177c6c0, 8;
E_0x7fe5c177c520/2 .event edge, v0x7fe5c177c6c0_5, v0x7fe5c177c6c0_6, v0x7fe5c177c6c0_7, v0x7fe5c177c6c0_8;
v0x7fe5c177c6c0_9 .array/port v0x7fe5c177c6c0, 9;
v0x7fe5c177c6c0_10 .array/port v0x7fe5c177c6c0, 10;
v0x7fe5c177c6c0_11 .array/port v0x7fe5c177c6c0, 11;
v0x7fe5c177c6c0_12 .array/port v0x7fe5c177c6c0, 12;
E_0x7fe5c177c520/3 .event edge, v0x7fe5c177c6c0_9, v0x7fe5c177c6c0_10, v0x7fe5c177c6c0_11, v0x7fe5c177c6c0_12;
v0x7fe5c177c6c0_13 .array/port v0x7fe5c177c6c0, 13;
v0x7fe5c177c6c0_14 .array/port v0x7fe5c177c6c0, 14;
v0x7fe5c177c6c0_15 .array/port v0x7fe5c177c6c0, 15;
v0x7fe5c177c6c0_16 .array/port v0x7fe5c177c6c0, 16;
E_0x7fe5c177c520/4 .event edge, v0x7fe5c177c6c0_13, v0x7fe5c177c6c0_14, v0x7fe5c177c6c0_15, v0x7fe5c177c6c0_16;
v0x7fe5c177c6c0_17 .array/port v0x7fe5c177c6c0, 17;
v0x7fe5c177c6c0_18 .array/port v0x7fe5c177c6c0, 18;
v0x7fe5c177c6c0_19 .array/port v0x7fe5c177c6c0, 19;
v0x7fe5c177c6c0_20 .array/port v0x7fe5c177c6c0, 20;
E_0x7fe5c177c520/5 .event edge, v0x7fe5c177c6c0_17, v0x7fe5c177c6c0_18, v0x7fe5c177c6c0_19, v0x7fe5c177c6c0_20;
v0x7fe5c177c6c0_21 .array/port v0x7fe5c177c6c0, 21;
v0x7fe5c177c6c0_22 .array/port v0x7fe5c177c6c0, 22;
v0x7fe5c177c6c0_23 .array/port v0x7fe5c177c6c0, 23;
v0x7fe5c177c6c0_24 .array/port v0x7fe5c177c6c0, 24;
E_0x7fe5c177c520/6 .event edge, v0x7fe5c177c6c0_21, v0x7fe5c177c6c0_22, v0x7fe5c177c6c0_23, v0x7fe5c177c6c0_24;
v0x7fe5c177c6c0_25 .array/port v0x7fe5c177c6c0, 25;
v0x7fe5c177c6c0_26 .array/port v0x7fe5c177c6c0, 26;
v0x7fe5c177c6c0_27 .array/port v0x7fe5c177c6c0, 27;
v0x7fe5c177c6c0_28 .array/port v0x7fe5c177c6c0, 28;
E_0x7fe5c177c520/7 .event edge, v0x7fe5c177c6c0_25, v0x7fe5c177c6c0_26, v0x7fe5c177c6c0_27, v0x7fe5c177c6c0_28;
v0x7fe5c177c6c0_29 .array/port v0x7fe5c177c6c0, 29;
v0x7fe5c177c6c0_30 .array/port v0x7fe5c177c6c0, 30;
v0x7fe5c177c6c0_31 .array/port v0x7fe5c177c6c0, 31;
v0x7fe5c177c6c0_32 .array/port v0x7fe5c177c6c0, 32;
E_0x7fe5c177c520/8 .event edge, v0x7fe5c177c6c0_29, v0x7fe5c177c6c0_30, v0x7fe5c177c6c0_31, v0x7fe5c177c6c0_32;
v0x7fe5c177c6c0_33 .array/port v0x7fe5c177c6c0, 33;
v0x7fe5c177c6c0_34 .array/port v0x7fe5c177c6c0, 34;
v0x7fe5c177c6c0_35 .array/port v0x7fe5c177c6c0, 35;
v0x7fe5c177c6c0_36 .array/port v0x7fe5c177c6c0, 36;
E_0x7fe5c177c520/9 .event edge, v0x7fe5c177c6c0_33, v0x7fe5c177c6c0_34, v0x7fe5c177c6c0_35, v0x7fe5c177c6c0_36;
v0x7fe5c177c6c0_37 .array/port v0x7fe5c177c6c0, 37;
v0x7fe5c177c6c0_38 .array/port v0x7fe5c177c6c0, 38;
v0x7fe5c177c6c0_39 .array/port v0x7fe5c177c6c0, 39;
v0x7fe5c177c6c0_40 .array/port v0x7fe5c177c6c0, 40;
E_0x7fe5c177c520/10 .event edge, v0x7fe5c177c6c0_37, v0x7fe5c177c6c0_38, v0x7fe5c177c6c0_39, v0x7fe5c177c6c0_40;
v0x7fe5c177c6c0_41 .array/port v0x7fe5c177c6c0, 41;
v0x7fe5c177c6c0_42 .array/port v0x7fe5c177c6c0, 42;
v0x7fe5c177c6c0_43 .array/port v0x7fe5c177c6c0, 43;
v0x7fe5c177c6c0_44 .array/port v0x7fe5c177c6c0, 44;
E_0x7fe5c177c520/11 .event edge, v0x7fe5c177c6c0_41, v0x7fe5c177c6c0_42, v0x7fe5c177c6c0_43, v0x7fe5c177c6c0_44;
v0x7fe5c177c6c0_45 .array/port v0x7fe5c177c6c0, 45;
v0x7fe5c177c6c0_46 .array/port v0x7fe5c177c6c0, 46;
v0x7fe5c177c6c0_47 .array/port v0x7fe5c177c6c0, 47;
v0x7fe5c177c6c0_48 .array/port v0x7fe5c177c6c0, 48;
E_0x7fe5c177c520/12 .event edge, v0x7fe5c177c6c0_45, v0x7fe5c177c6c0_46, v0x7fe5c177c6c0_47, v0x7fe5c177c6c0_48;
v0x7fe5c177c6c0_49 .array/port v0x7fe5c177c6c0, 49;
v0x7fe5c177c6c0_50 .array/port v0x7fe5c177c6c0, 50;
v0x7fe5c177c6c0_51 .array/port v0x7fe5c177c6c0, 51;
v0x7fe5c177c6c0_52 .array/port v0x7fe5c177c6c0, 52;
E_0x7fe5c177c520/13 .event edge, v0x7fe5c177c6c0_49, v0x7fe5c177c6c0_50, v0x7fe5c177c6c0_51, v0x7fe5c177c6c0_52;
v0x7fe5c177c6c0_53 .array/port v0x7fe5c177c6c0, 53;
v0x7fe5c177c6c0_54 .array/port v0x7fe5c177c6c0, 54;
v0x7fe5c177c6c0_55 .array/port v0x7fe5c177c6c0, 55;
v0x7fe5c177c6c0_56 .array/port v0x7fe5c177c6c0, 56;
E_0x7fe5c177c520/14 .event edge, v0x7fe5c177c6c0_53, v0x7fe5c177c6c0_54, v0x7fe5c177c6c0_55, v0x7fe5c177c6c0_56;
v0x7fe5c177c6c0_57 .array/port v0x7fe5c177c6c0, 57;
v0x7fe5c177c6c0_58 .array/port v0x7fe5c177c6c0, 58;
v0x7fe5c177c6c0_59 .array/port v0x7fe5c177c6c0, 59;
v0x7fe5c177c6c0_60 .array/port v0x7fe5c177c6c0, 60;
E_0x7fe5c177c520/15 .event edge, v0x7fe5c177c6c0_57, v0x7fe5c177c6c0_58, v0x7fe5c177c6c0_59, v0x7fe5c177c6c0_60;
v0x7fe5c177c6c0_61 .array/port v0x7fe5c177c6c0, 61;
v0x7fe5c177c6c0_62 .array/port v0x7fe5c177c6c0, 62;
v0x7fe5c177c6c0_63 .array/port v0x7fe5c177c6c0, 63;
v0x7fe5c177c6c0_64 .array/port v0x7fe5c177c6c0, 64;
E_0x7fe5c177c520/16 .event edge, v0x7fe5c177c6c0_61, v0x7fe5c177c6c0_62, v0x7fe5c177c6c0_63, v0x7fe5c177c6c0_64;
v0x7fe5c177c6c0_65 .array/port v0x7fe5c177c6c0, 65;
v0x7fe5c177c6c0_66 .array/port v0x7fe5c177c6c0, 66;
v0x7fe5c177c6c0_67 .array/port v0x7fe5c177c6c0, 67;
v0x7fe5c177c6c0_68 .array/port v0x7fe5c177c6c0, 68;
E_0x7fe5c177c520/17 .event edge, v0x7fe5c177c6c0_65, v0x7fe5c177c6c0_66, v0x7fe5c177c6c0_67, v0x7fe5c177c6c0_68;
v0x7fe5c177c6c0_69 .array/port v0x7fe5c177c6c0, 69;
v0x7fe5c177c6c0_70 .array/port v0x7fe5c177c6c0, 70;
v0x7fe5c177c6c0_71 .array/port v0x7fe5c177c6c0, 71;
v0x7fe5c177c6c0_72 .array/port v0x7fe5c177c6c0, 72;
E_0x7fe5c177c520/18 .event edge, v0x7fe5c177c6c0_69, v0x7fe5c177c6c0_70, v0x7fe5c177c6c0_71, v0x7fe5c177c6c0_72;
v0x7fe5c177c6c0_73 .array/port v0x7fe5c177c6c0, 73;
v0x7fe5c177c6c0_74 .array/port v0x7fe5c177c6c0, 74;
v0x7fe5c177c6c0_75 .array/port v0x7fe5c177c6c0, 75;
v0x7fe5c177c6c0_76 .array/port v0x7fe5c177c6c0, 76;
E_0x7fe5c177c520/19 .event edge, v0x7fe5c177c6c0_73, v0x7fe5c177c6c0_74, v0x7fe5c177c6c0_75, v0x7fe5c177c6c0_76;
v0x7fe5c177c6c0_77 .array/port v0x7fe5c177c6c0, 77;
v0x7fe5c177c6c0_78 .array/port v0x7fe5c177c6c0, 78;
v0x7fe5c177c6c0_79 .array/port v0x7fe5c177c6c0, 79;
v0x7fe5c177c6c0_80 .array/port v0x7fe5c177c6c0, 80;
E_0x7fe5c177c520/20 .event edge, v0x7fe5c177c6c0_77, v0x7fe5c177c6c0_78, v0x7fe5c177c6c0_79, v0x7fe5c177c6c0_80;
v0x7fe5c177c6c0_81 .array/port v0x7fe5c177c6c0, 81;
v0x7fe5c177c6c0_82 .array/port v0x7fe5c177c6c0, 82;
v0x7fe5c177c6c0_83 .array/port v0x7fe5c177c6c0, 83;
v0x7fe5c177c6c0_84 .array/port v0x7fe5c177c6c0, 84;
E_0x7fe5c177c520/21 .event edge, v0x7fe5c177c6c0_81, v0x7fe5c177c6c0_82, v0x7fe5c177c6c0_83, v0x7fe5c177c6c0_84;
v0x7fe5c177c6c0_85 .array/port v0x7fe5c177c6c0, 85;
v0x7fe5c177c6c0_86 .array/port v0x7fe5c177c6c0, 86;
v0x7fe5c177c6c0_87 .array/port v0x7fe5c177c6c0, 87;
v0x7fe5c177c6c0_88 .array/port v0x7fe5c177c6c0, 88;
E_0x7fe5c177c520/22 .event edge, v0x7fe5c177c6c0_85, v0x7fe5c177c6c0_86, v0x7fe5c177c6c0_87, v0x7fe5c177c6c0_88;
v0x7fe5c177c6c0_89 .array/port v0x7fe5c177c6c0, 89;
v0x7fe5c177c6c0_90 .array/port v0x7fe5c177c6c0, 90;
v0x7fe5c177c6c0_91 .array/port v0x7fe5c177c6c0, 91;
v0x7fe5c177c6c0_92 .array/port v0x7fe5c177c6c0, 92;
E_0x7fe5c177c520/23 .event edge, v0x7fe5c177c6c0_89, v0x7fe5c177c6c0_90, v0x7fe5c177c6c0_91, v0x7fe5c177c6c0_92;
v0x7fe5c177c6c0_93 .array/port v0x7fe5c177c6c0, 93;
v0x7fe5c177c6c0_94 .array/port v0x7fe5c177c6c0, 94;
v0x7fe5c177c6c0_95 .array/port v0x7fe5c177c6c0, 95;
v0x7fe5c177c6c0_96 .array/port v0x7fe5c177c6c0, 96;
E_0x7fe5c177c520/24 .event edge, v0x7fe5c177c6c0_93, v0x7fe5c177c6c0_94, v0x7fe5c177c6c0_95, v0x7fe5c177c6c0_96;
v0x7fe5c177c6c0_97 .array/port v0x7fe5c177c6c0, 97;
v0x7fe5c177c6c0_98 .array/port v0x7fe5c177c6c0, 98;
v0x7fe5c177c6c0_99 .array/port v0x7fe5c177c6c0, 99;
v0x7fe5c177c6c0_100 .array/port v0x7fe5c177c6c0, 100;
E_0x7fe5c177c520/25 .event edge, v0x7fe5c177c6c0_97, v0x7fe5c177c6c0_98, v0x7fe5c177c6c0_99, v0x7fe5c177c6c0_100;
v0x7fe5c177c6c0_101 .array/port v0x7fe5c177c6c0, 101;
v0x7fe5c177c6c0_102 .array/port v0x7fe5c177c6c0, 102;
v0x7fe5c177c6c0_103 .array/port v0x7fe5c177c6c0, 103;
v0x7fe5c177c6c0_104 .array/port v0x7fe5c177c6c0, 104;
E_0x7fe5c177c520/26 .event edge, v0x7fe5c177c6c0_101, v0x7fe5c177c6c0_102, v0x7fe5c177c6c0_103, v0x7fe5c177c6c0_104;
v0x7fe5c177c6c0_105 .array/port v0x7fe5c177c6c0, 105;
v0x7fe5c177c6c0_106 .array/port v0x7fe5c177c6c0, 106;
v0x7fe5c177c6c0_107 .array/port v0x7fe5c177c6c0, 107;
v0x7fe5c177c6c0_108 .array/port v0x7fe5c177c6c0, 108;
E_0x7fe5c177c520/27 .event edge, v0x7fe5c177c6c0_105, v0x7fe5c177c6c0_106, v0x7fe5c177c6c0_107, v0x7fe5c177c6c0_108;
v0x7fe5c177c6c0_109 .array/port v0x7fe5c177c6c0, 109;
v0x7fe5c177c6c0_110 .array/port v0x7fe5c177c6c0, 110;
v0x7fe5c177c6c0_111 .array/port v0x7fe5c177c6c0, 111;
v0x7fe5c177c6c0_112 .array/port v0x7fe5c177c6c0, 112;
E_0x7fe5c177c520/28 .event edge, v0x7fe5c177c6c0_109, v0x7fe5c177c6c0_110, v0x7fe5c177c6c0_111, v0x7fe5c177c6c0_112;
v0x7fe5c177c6c0_113 .array/port v0x7fe5c177c6c0, 113;
v0x7fe5c177c6c0_114 .array/port v0x7fe5c177c6c0, 114;
v0x7fe5c177c6c0_115 .array/port v0x7fe5c177c6c0, 115;
v0x7fe5c177c6c0_116 .array/port v0x7fe5c177c6c0, 116;
E_0x7fe5c177c520/29 .event edge, v0x7fe5c177c6c0_113, v0x7fe5c177c6c0_114, v0x7fe5c177c6c0_115, v0x7fe5c177c6c0_116;
v0x7fe5c177c6c0_117 .array/port v0x7fe5c177c6c0, 117;
v0x7fe5c177c6c0_118 .array/port v0x7fe5c177c6c0, 118;
v0x7fe5c177c6c0_119 .array/port v0x7fe5c177c6c0, 119;
v0x7fe5c177c6c0_120 .array/port v0x7fe5c177c6c0, 120;
E_0x7fe5c177c520/30 .event edge, v0x7fe5c177c6c0_117, v0x7fe5c177c6c0_118, v0x7fe5c177c6c0_119, v0x7fe5c177c6c0_120;
v0x7fe5c177c6c0_121 .array/port v0x7fe5c177c6c0, 121;
v0x7fe5c177c6c0_122 .array/port v0x7fe5c177c6c0, 122;
v0x7fe5c177c6c0_123 .array/port v0x7fe5c177c6c0, 123;
v0x7fe5c177c6c0_124 .array/port v0x7fe5c177c6c0, 124;
E_0x7fe5c177c520/31 .event edge, v0x7fe5c177c6c0_121, v0x7fe5c177c6c0_122, v0x7fe5c177c6c0_123, v0x7fe5c177c6c0_124;
v0x7fe5c177c6c0_125 .array/port v0x7fe5c177c6c0, 125;
v0x7fe5c177c6c0_126 .array/port v0x7fe5c177c6c0, 126;
v0x7fe5c177c6c0_127 .array/port v0x7fe5c177c6c0, 127;
E_0x7fe5c177c520/32 .event edge, v0x7fe5c177c6c0_125, v0x7fe5c177c6c0_126, v0x7fe5c177c6c0_127, v0x7fe5c177ac70_0;
E_0x7fe5c177c520/33 .event edge, v0x7fe5c177b8b0_0;
E_0x7fe5c177c520 .event/or E_0x7fe5c177c520/0, E_0x7fe5c177c520/1, E_0x7fe5c177c520/2, E_0x7fe5c177c520/3, E_0x7fe5c177c520/4, E_0x7fe5c177c520/5, E_0x7fe5c177c520/6, E_0x7fe5c177c520/7, E_0x7fe5c177c520/8, E_0x7fe5c177c520/9, E_0x7fe5c177c520/10, E_0x7fe5c177c520/11, E_0x7fe5c177c520/12, E_0x7fe5c177c520/13, E_0x7fe5c177c520/14, E_0x7fe5c177c520/15, E_0x7fe5c177c520/16, E_0x7fe5c177c520/17, E_0x7fe5c177c520/18, E_0x7fe5c177c520/19, E_0x7fe5c177c520/20, E_0x7fe5c177c520/21, E_0x7fe5c177c520/22, E_0x7fe5c177c520/23, E_0x7fe5c177c520/24, E_0x7fe5c177c520/25, E_0x7fe5c177c520/26, E_0x7fe5c177c520/27, E_0x7fe5c177c520/28, E_0x7fe5c177c520/29, E_0x7fe5c177c520/30, E_0x7fe5c177c520/31, E_0x7fe5c177c520/32, E_0x7fe5c177c520/33;
S_0x7fe5c177d380 .scope module, "tb15" "write_back_mux" 2 86, 9 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "write_back_mux_in1"
    .port_info 1 /INPUT 32 "write_back_mux_in2"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 32 "write_back_mux_out"
v0x7fe5c177d5c0_0 .net "memtoreg", 0 0, v0x7fe5c177ad10_0;  alias, 1 drivers
v0x7fe5c177d680_0 .net "write_back_mux_in1", 31 0, v0x7fe5c177cf60_0;  alias, 1 drivers
v0x7fe5c177d730_0 .net "write_back_mux_in2", 31 0, v0x7fe5c177c180_0;  alias, 1 drivers
v0x7fe5c177d820_0 .var/s "write_back_mux_out", 31 0;
E_0x7fe5c177bdd0 .event edge, v0x7fe5c177ad10_0, v0x7fe5c177cf60_0, v0x7fe5c177c180_0;
S_0x7fe5c177d900 .scope module, "tb16" "add_4" 2 87, 10 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "add_pc"
    .port_info 1 /OUTPUT 32 "add_pc4"
L_0x1045d7008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe5c177daf0_0 .net/2u *"_s0", 31 0, L_0x1045d7008;  1 drivers
v0x7fe5c177dbb0_0 .net "add_pc", 31 0, v0x7fe5c1783e40_0;  1 drivers
v0x7fe5c177dc50_0 .net "add_pc4", 31 0, L_0x7fe5c1784450;  alias, 1 drivers
L_0x7fe5c1784450 .arith/sum 32, v0x7fe5c1783e40_0, L_0x1045d7008;
S_0x7fe5c177dd30 .scope module, "tb2" "instruction_memory" 2 69, 11 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 6 "ins_31_26"
    .port_info 3 /OUTPUT 5 "ins_25_21"
    .port_info 4 /OUTPUT 5 "ins_20_16"
    .port_info 5 /OUTPUT 5 "ins_15_11"
    .port_info 6 /OUTPUT 16 "ins_15_0"
    .port_info 7 /OUTPUT 6 "ins_5_0"
    .port_info 8 /OUTPUT 26 "ins_25_0"
v0x7fe5c177e0c0_0 .net "clk", 0 0, v0x7fe5c1783540_0;  alias, 1 drivers
v0x7fe5c177e180_0 .var "ins_15_0", 15 0;
v0x7fe5c177e210_0 .var "ins_15_11", 15 11;
v0x7fe5c177e2a0_0 .var "ins_20_16", 20 16;
v0x7fe5c177e350_0 .var "ins_25_0", 25 0;
v0x7fe5c177e440_0 .var "ins_25_21", 25 21;
v0x7fe5c177e4f0_0 .var "ins_31_26", 31 26;
v0x7fe5c177e590_0 .var "ins_5_0", 5 0;
v0x7fe5c177e630_0 .var "instruction", 31 0;
v0x7fe5c177e750 .array "instruction_memory", 255 0, 7 0;
v0x7fe5c177f7f0_0 .net "pc", 31 0, v0x7fe5c1783e40_0;  alias, 1 drivers
v0x7fe5c177e750_0 .array/port v0x7fe5c177e750, 0;
v0x7fe5c177e750_1 .array/port v0x7fe5c177e750, 1;
v0x7fe5c177e750_2 .array/port v0x7fe5c177e750, 2;
E_0x7fe5c177e090/0 .event edge, v0x7fe5c177dbb0_0, v0x7fe5c177e750_0, v0x7fe5c177e750_1, v0x7fe5c177e750_2;
v0x7fe5c177e750_3 .array/port v0x7fe5c177e750, 3;
v0x7fe5c177e750_4 .array/port v0x7fe5c177e750, 4;
v0x7fe5c177e750_5 .array/port v0x7fe5c177e750, 5;
v0x7fe5c177e750_6 .array/port v0x7fe5c177e750, 6;
E_0x7fe5c177e090/1 .event edge, v0x7fe5c177e750_3, v0x7fe5c177e750_4, v0x7fe5c177e750_5, v0x7fe5c177e750_6;
v0x7fe5c177e750_7 .array/port v0x7fe5c177e750, 7;
v0x7fe5c177e750_8 .array/port v0x7fe5c177e750, 8;
v0x7fe5c177e750_9 .array/port v0x7fe5c177e750, 9;
v0x7fe5c177e750_10 .array/port v0x7fe5c177e750, 10;
E_0x7fe5c177e090/2 .event edge, v0x7fe5c177e750_7, v0x7fe5c177e750_8, v0x7fe5c177e750_9, v0x7fe5c177e750_10;
v0x7fe5c177e750_11 .array/port v0x7fe5c177e750, 11;
v0x7fe5c177e750_12 .array/port v0x7fe5c177e750, 12;
v0x7fe5c177e750_13 .array/port v0x7fe5c177e750, 13;
v0x7fe5c177e750_14 .array/port v0x7fe5c177e750, 14;
E_0x7fe5c177e090/3 .event edge, v0x7fe5c177e750_11, v0x7fe5c177e750_12, v0x7fe5c177e750_13, v0x7fe5c177e750_14;
v0x7fe5c177e750_15 .array/port v0x7fe5c177e750, 15;
v0x7fe5c177e750_16 .array/port v0x7fe5c177e750, 16;
v0x7fe5c177e750_17 .array/port v0x7fe5c177e750, 17;
v0x7fe5c177e750_18 .array/port v0x7fe5c177e750, 18;
E_0x7fe5c177e090/4 .event edge, v0x7fe5c177e750_15, v0x7fe5c177e750_16, v0x7fe5c177e750_17, v0x7fe5c177e750_18;
v0x7fe5c177e750_19 .array/port v0x7fe5c177e750, 19;
v0x7fe5c177e750_20 .array/port v0x7fe5c177e750, 20;
v0x7fe5c177e750_21 .array/port v0x7fe5c177e750, 21;
v0x7fe5c177e750_22 .array/port v0x7fe5c177e750, 22;
E_0x7fe5c177e090/5 .event edge, v0x7fe5c177e750_19, v0x7fe5c177e750_20, v0x7fe5c177e750_21, v0x7fe5c177e750_22;
v0x7fe5c177e750_23 .array/port v0x7fe5c177e750, 23;
v0x7fe5c177e750_24 .array/port v0x7fe5c177e750, 24;
v0x7fe5c177e750_25 .array/port v0x7fe5c177e750, 25;
v0x7fe5c177e750_26 .array/port v0x7fe5c177e750, 26;
E_0x7fe5c177e090/6 .event edge, v0x7fe5c177e750_23, v0x7fe5c177e750_24, v0x7fe5c177e750_25, v0x7fe5c177e750_26;
v0x7fe5c177e750_27 .array/port v0x7fe5c177e750, 27;
v0x7fe5c177e750_28 .array/port v0x7fe5c177e750, 28;
v0x7fe5c177e750_29 .array/port v0x7fe5c177e750, 29;
v0x7fe5c177e750_30 .array/port v0x7fe5c177e750, 30;
E_0x7fe5c177e090/7 .event edge, v0x7fe5c177e750_27, v0x7fe5c177e750_28, v0x7fe5c177e750_29, v0x7fe5c177e750_30;
v0x7fe5c177e750_31 .array/port v0x7fe5c177e750, 31;
v0x7fe5c177e750_32 .array/port v0x7fe5c177e750, 32;
v0x7fe5c177e750_33 .array/port v0x7fe5c177e750, 33;
v0x7fe5c177e750_34 .array/port v0x7fe5c177e750, 34;
E_0x7fe5c177e090/8 .event edge, v0x7fe5c177e750_31, v0x7fe5c177e750_32, v0x7fe5c177e750_33, v0x7fe5c177e750_34;
v0x7fe5c177e750_35 .array/port v0x7fe5c177e750, 35;
v0x7fe5c177e750_36 .array/port v0x7fe5c177e750, 36;
v0x7fe5c177e750_37 .array/port v0x7fe5c177e750, 37;
v0x7fe5c177e750_38 .array/port v0x7fe5c177e750, 38;
E_0x7fe5c177e090/9 .event edge, v0x7fe5c177e750_35, v0x7fe5c177e750_36, v0x7fe5c177e750_37, v0x7fe5c177e750_38;
v0x7fe5c177e750_39 .array/port v0x7fe5c177e750, 39;
v0x7fe5c177e750_40 .array/port v0x7fe5c177e750, 40;
v0x7fe5c177e750_41 .array/port v0x7fe5c177e750, 41;
v0x7fe5c177e750_42 .array/port v0x7fe5c177e750, 42;
E_0x7fe5c177e090/10 .event edge, v0x7fe5c177e750_39, v0x7fe5c177e750_40, v0x7fe5c177e750_41, v0x7fe5c177e750_42;
v0x7fe5c177e750_43 .array/port v0x7fe5c177e750, 43;
v0x7fe5c177e750_44 .array/port v0x7fe5c177e750, 44;
v0x7fe5c177e750_45 .array/port v0x7fe5c177e750, 45;
v0x7fe5c177e750_46 .array/port v0x7fe5c177e750, 46;
E_0x7fe5c177e090/11 .event edge, v0x7fe5c177e750_43, v0x7fe5c177e750_44, v0x7fe5c177e750_45, v0x7fe5c177e750_46;
v0x7fe5c177e750_47 .array/port v0x7fe5c177e750, 47;
v0x7fe5c177e750_48 .array/port v0x7fe5c177e750, 48;
v0x7fe5c177e750_49 .array/port v0x7fe5c177e750, 49;
v0x7fe5c177e750_50 .array/port v0x7fe5c177e750, 50;
E_0x7fe5c177e090/12 .event edge, v0x7fe5c177e750_47, v0x7fe5c177e750_48, v0x7fe5c177e750_49, v0x7fe5c177e750_50;
v0x7fe5c177e750_51 .array/port v0x7fe5c177e750, 51;
v0x7fe5c177e750_52 .array/port v0x7fe5c177e750, 52;
v0x7fe5c177e750_53 .array/port v0x7fe5c177e750, 53;
v0x7fe5c177e750_54 .array/port v0x7fe5c177e750, 54;
E_0x7fe5c177e090/13 .event edge, v0x7fe5c177e750_51, v0x7fe5c177e750_52, v0x7fe5c177e750_53, v0x7fe5c177e750_54;
v0x7fe5c177e750_55 .array/port v0x7fe5c177e750, 55;
v0x7fe5c177e750_56 .array/port v0x7fe5c177e750, 56;
v0x7fe5c177e750_57 .array/port v0x7fe5c177e750, 57;
v0x7fe5c177e750_58 .array/port v0x7fe5c177e750, 58;
E_0x7fe5c177e090/14 .event edge, v0x7fe5c177e750_55, v0x7fe5c177e750_56, v0x7fe5c177e750_57, v0x7fe5c177e750_58;
v0x7fe5c177e750_59 .array/port v0x7fe5c177e750, 59;
v0x7fe5c177e750_60 .array/port v0x7fe5c177e750, 60;
v0x7fe5c177e750_61 .array/port v0x7fe5c177e750, 61;
v0x7fe5c177e750_62 .array/port v0x7fe5c177e750, 62;
E_0x7fe5c177e090/15 .event edge, v0x7fe5c177e750_59, v0x7fe5c177e750_60, v0x7fe5c177e750_61, v0x7fe5c177e750_62;
v0x7fe5c177e750_63 .array/port v0x7fe5c177e750, 63;
v0x7fe5c177e750_64 .array/port v0x7fe5c177e750, 64;
v0x7fe5c177e750_65 .array/port v0x7fe5c177e750, 65;
v0x7fe5c177e750_66 .array/port v0x7fe5c177e750, 66;
E_0x7fe5c177e090/16 .event edge, v0x7fe5c177e750_63, v0x7fe5c177e750_64, v0x7fe5c177e750_65, v0x7fe5c177e750_66;
v0x7fe5c177e750_67 .array/port v0x7fe5c177e750, 67;
v0x7fe5c177e750_68 .array/port v0x7fe5c177e750, 68;
v0x7fe5c177e750_69 .array/port v0x7fe5c177e750, 69;
v0x7fe5c177e750_70 .array/port v0x7fe5c177e750, 70;
E_0x7fe5c177e090/17 .event edge, v0x7fe5c177e750_67, v0x7fe5c177e750_68, v0x7fe5c177e750_69, v0x7fe5c177e750_70;
v0x7fe5c177e750_71 .array/port v0x7fe5c177e750, 71;
v0x7fe5c177e750_72 .array/port v0x7fe5c177e750, 72;
v0x7fe5c177e750_73 .array/port v0x7fe5c177e750, 73;
v0x7fe5c177e750_74 .array/port v0x7fe5c177e750, 74;
E_0x7fe5c177e090/18 .event edge, v0x7fe5c177e750_71, v0x7fe5c177e750_72, v0x7fe5c177e750_73, v0x7fe5c177e750_74;
v0x7fe5c177e750_75 .array/port v0x7fe5c177e750, 75;
v0x7fe5c177e750_76 .array/port v0x7fe5c177e750, 76;
v0x7fe5c177e750_77 .array/port v0x7fe5c177e750, 77;
v0x7fe5c177e750_78 .array/port v0x7fe5c177e750, 78;
E_0x7fe5c177e090/19 .event edge, v0x7fe5c177e750_75, v0x7fe5c177e750_76, v0x7fe5c177e750_77, v0x7fe5c177e750_78;
v0x7fe5c177e750_79 .array/port v0x7fe5c177e750, 79;
v0x7fe5c177e750_80 .array/port v0x7fe5c177e750, 80;
v0x7fe5c177e750_81 .array/port v0x7fe5c177e750, 81;
v0x7fe5c177e750_82 .array/port v0x7fe5c177e750, 82;
E_0x7fe5c177e090/20 .event edge, v0x7fe5c177e750_79, v0x7fe5c177e750_80, v0x7fe5c177e750_81, v0x7fe5c177e750_82;
v0x7fe5c177e750_83 .array/port v0x7fe5c177e750, 83;
v0x7fe5c177e750_84 .array/port v0x7fe5c177e750, 84;
v0x7fe5c177e750_85 .array/port v0x7fe5c177e750, 85;
v0x7fe5c177e750_86 .array/port v0x7fe5c177e750, 86;
E_0x7fe5c177e090/21 .event edge, v0x7fe5c177e750_83, v0x7fe5c177e750_84, v0x7fe5c177e750_85, v0x7fe5c177e750_86;
v0x7fe5c177e750_87 .array/port v0x7fe5c177e750, 87;
v0x7fe5c177e750_88 .array/port v0x7fe5c177e750, 88;
v0x7fe5c177e750_89 .array/port v0x7fe5c177e750, 89;
v0x7fe5c177e750_90 .array/port v0x7fe5c177e750, 90;
E_0x7fe5c177e090/22 .event edge, v0x7fe5c177e750_87, v0x7fe5c177e750_88, v0x7fe5c177e750_89, v0x7fe5c177e750_90;
v0x7fe5c177e750_91 .array/port v0x7fe5c177e750, 91;
v0x7fe5c177e750_92 .array/port v0x7fe5c177e750, 92;
v0x7fe5c177e750_93 .array/port v0x7fe5c177e750, 93;
v0x7fe5c177e750_94 .array/port v0x7fe5c177e750, 94;
E_0x7fe5c177e090/23 .event edge, v0x7fe5c177e750_91, v0x7fe5c177e750_92, v0x7fe5c177e750_93, v0x7fe5c177e750_94;
v0x7fe5c177e750_95 .array/port v0x7fe5c177e750, 95;
v0x7fe5c177e750_96 .array/port v0x7fe5c177e750, 96;
v0x7fe5c177e750_97 .array/port v0x7fe5c177e750, 97;
v0x7fe5c177e750_98 .array/port v0x7fe5c177e750, 98;
E_0x7fe5c177e090/24 .event edge, v0x7fe5c177e750_95, v0x7fe5c177e750_96, v0x7fe5c177e750_97, v0x7fe5c177e750_98;
v0x7fe5c177e750_99 .array/port v0x7fe5c177e750, 99;
v0x7fe5c177e750_100 .array/port v0x7fe5c177e750, 100;
v0x7fe5c177e750_101 .array/port v0x7fe5c177e750, 101;
v0x7fe5c177e750_102 .array/port v0x7fe5c177e750, 102;
E_0x7fe5c177e090/25 .event edge, v0x7fe5c177e750_99, v0x7fe5c177e750_100, v0x7fe5c177e750_101, v0x7fe5c177e750_102;
v0x7fe5c177e750_103 .array/port v0x7fe5c177e750, 103;
v0x7fe5c177e750_104 .array/port v0x7fe5c177e750, 104;
v0x7fe5c177e750_105 .array/port v0x7fe5c177e750, 105;
v0x7fe5c177e750_106 .array/port v0x7fe5c177e750, 106;
E_0x7fe5c177e090/26 .event edge, v0x7fe5c177e750_103, v0x7fe5c177e750_104, v0x7fe5c177e750_105, v0x7fe5c177e750_106;
v0x7fe5c177e750_107 .array/port v0x7fe5c177e750, 107;
v0x7fe5c177e750_108 .array/port v0x7fe5c177e750, 108;
v0x7fe5c177e750_109 .array/port v0x7fe5c177e750, 109;
v0x7fe5c177e750_110 .array/port v0x7fe5c177e750, 110;
E_0x7fe5c177e090/27 .event edge, v0x7fe5c177e750_107, v0x7fe5c177e750_108, v0x7fe5c177e750_109, v0x7fe5c177e750_110;
v0x7fe5c177e750_111 .array/port v0x7fe5c177e750, 111;
v0x7fe5c177e750_112 .array/port v0x7fe5c177e750, 112;
v0x7fe5c177e750_113 .array/port v0x7fe5c177e750, 113;
v0x7fe5c177e750_114 .array/port v0x7fe5c177e750, 114;
E_0x7fe5c177e090/28 .event edge, v0x7fe5c177e750_111, v0x7fe5c177e750_112, v0x7fe5c177e750_113, v0x7fe5c177e750_114;
v0x7fe5c177e750_115 .array/port v0x7fe5c177e750, 115;
v0x7fe5c177e750_116 .array/port v0x7fe5c177e750, 116;
v0x7fe5c177e750_117 .array/port v0x7fe5c177e750, 117;
v0x7fe5c177e750_118 .array/port v0x7fe5c177e750, 118;
E_0x7fe5c177e090/29 .event edge, v0x7fe5c177e750_115, v0x7fe5c177e750_116, v0x7fe5c177e750_117, v0x7fe5c177e750_118;
v0x7fe5c177e750_119 .array/port v0x7fe5c177e750, 119;
v0x7fe5c177e750_120 .array/port v0x7fe5c177e750, 120;
v0x7fe5c177e750_121 .array/port v0x7fe5c177e750, 121;
v0x7fe5c177e750_122 .array/port v0x7fe5c177e750, 122;
E_0x7fe5c177e090/30 .event edge, v0x7fe5c177e750_119, v0x7fe5c177e750_120, v0x7fe5c177e750_121, v0x7fe5c177e750_122;
v0x7fe5c177e750_123 .array/port v0x7fe5c177e750, 123;
v0x7fe5c177e750_124 .array/port v0x7fe5c177e750, 124;
v0x7fe5c177e750_125 .array/port v0x7fe5c177e750, 125;
v0x7fe5c177e750_126 .array/port v0x7fe5c177e750, 126;
E_0x7fe5c177e090/31 .event edge, v0x7fe5c177e750_123, v0x7fe5c177e750_124, v0x7fe5c177e750_125, v0x7fe5c177e750_126;
v0x7fe5c177e750_127 .array/port v0x7fe5c177e750, 127;
v0x7fe5c177e750_128 .array/port v0x7fe5c177e750, 128;
v0x7fe5c177e750_129 .array/port v0x7fe5c177e750, 129;
v0x7fe5c177e750_130 .array/port v0x7fe5c177e750, 130;
E_0x7fe5c177e090/32 .event edge, v0x7fe5c177e750_127, v0x7fe5c177e750_128, v0x7fe5c177e750_129, v0x7fe5c177e750_130;
v0x7fe5c177e750_131 .array/port v0x7fe5c177e750, 131;
v0x7fe5c177e750_132 .array/port v0x7fe5c177e750, 132;
v0x7fe5c177e750_133 .array/port v0x7fe5c177e750, 133;
v0x7fe5c177e750_134 .array/port v0x7fe5c177e750, 134;
E_0x7fe5c177e090/33 .event edge, v0x7fe5c177e750_131, v0x7fe5c177e750_132, v0x7fe5c177e750_133, v0x7fe5c177e750_134;
v0x7fe5c177e750_135 .array/port v0x7fe5c177e750, 135;
v0x7fe5c177e750_136 .array/port v0x7fe5c177e750, 136;
v0x7fe5c177e750_137 .array/port v0x7fe5c177e750, 137;
v0x7fe5c177e750_138 .array/port v0x7fe5c177e750, 138;
E_0x7fe5c177e090/34 .event edge, v0x7fe5c177e750_135, v0x7fe5c177e750_136, v0x7fe5c177e750_137, v0x7fe5c177e750_138;
v0x7fe5c177e750_139 .array/port v0x7fe5c177e750, 139;
v0x7fe5c177e750_140 .array/port v0x7fe5c177e750, 140;
v0x7fe5c177e750_141 .array/port v0x7fe5c177e750, 141;
v0x7fe5c177e750_142 .array/port v0x7fe5c177e750, 142;
E_0x7fe5c177e090/35 .event edge, v0x7fe5c177e750_139, v0x7fe5c177e750_140, v0x7fe5c177e750_141, v0x7fe5c177e750_142;
v0x7fe5c177e750_143 .array/port v0x7fe5c177e750, 143;
v0x7fe5c177e750_144 .array/port v0x7fe5c177e750, 144;
v0x7fe5c177e750_145 .array/port v0x7fe5c177e750, 145;
v0x7fe5c177e750_146 .array/port v0x7fe5c177e750, 146;
E_0x7fe5c177e090/36 .event edge, v0x7fe5c177e750_143, v0x7fe5c177e750_144, v0x7fe5c177e750_145, v0x7fe5c177e750_146;
v0x7fe5c177e750_147 .array/port v0x7fe5c177e750, 147;
v0x7fe5c177e750_148 .array/port v0x7fe5c177e750, 148;
v0x7fe5c177e750_149 .array/port v0x7fe5c177e750, 149;
v0x7fe5c177e750_150 .array/port v0x7fe5c177e750, 150;
E_0x7fe5c177e090/37 .event edge, v0x7fe5c177e750_147, v0x7fe5c177e750_148, v0x7fe5c177e750_149, v0x7fe5c177e750_150;
v0x7fe5c177e750_151 .array/port v0x7fe5c177e750, 151;
v0x7fe5c177e750_152 .array/port v0x7fe5c177e750, 152;
v0x7fe5c177e750_153 .array/port v0x7fe5c177e750, 153;
v0x7fe5c177e750_154 .array/port v0x7fe5c177e750, 154;
E_0x7fe5c177e090/38 .event edge, v0x7fe5c177e750_151, v0x7fe5c177e750_152, v0x7fe5c177e750_153, v0x7fe5c177e750_154;
v0x7fe5c177e750_155 .array/port v0x7fe5c177e750, 155;
v0x7fe5c177e750_156 .array/port v0x7fe5c177e750, 156;
v0x7fe5c177e750_157 .array/port v0x7fe5c177e750, 157;
v0x7fe5c177e750_158 .array/port v0x7fe5c177e750, 158;
E_0x7fe5c177e090/39 .event edge, v0x7fe5c177e750_155, v0x7fe5c177e750_156, v0x7fe5c177e750_157, v0x7fe5c177e750_158;
v0x7fe5c177e750_159 .array/port v0x7fe5c177e750, 159;
v0x7fe5c177e750_160 .array/port v0x7fe5c177e750, 160;
v0x7fe5c177e750_161 .array/port v0x7fe5c177e750, 161;
v0x7fe5c177e750_162 .array/port v0x7fe5c177e750, 162;
E_0x7fe5c177e090/40 .event edge, v0x7fe5c177e750_159, v0x7fe5c177e750_160, v0x7fe5c177e750_161, v0x7fe5c177e750_162;
v0x7fe5c177e750_163 .array/port v0x7fe5c177e750, 163;
v0x7fe5c177e750_164 .array/port v0x7fe5c177e750, 164;
v0x7fe5c177e750_165 .array/port v0x7fe5c177e750, 165;
v0x7fe5c177e750_166 .array/port v0x7fe5c177e750, 166;
E_0x7fe5c177e090/41 .event edge, v0x7fe5c177e750_163, v0x7fe5c177e750_164, v0x7fe5c177e750_165, v0x7fe5c177e750_166;
v0x7fe5c177e750_167 .array/port v0x7fe5c177e750, 167;
v0x7fe5c177e750_168 .array/port v0x7fe5c177e750, 168;
v0x7fe5c177e750_169 .array/port v0x7fe5c177e750, 169;
v0x7fe5c177e750_170 .array/port v0x7fe5c177e750, 170;
E_0x7fe5c177e090/42 .event edge, v0x7fe5c177e750_167, v0x7fe5c177e750_168, v0x7fe5c177e750_169, v0x7fe5c177e750_170;
v0x7fe5c177e750_171 .array/port v0x7fe5c177e750, 171;
v0x7fe5c177e750_172 .array/port v0x7fe5c177e750, 172;
v0x7fe5c177e750_173 .array/port v0x7fe5c177e750, 173;
v0x7fe5c177e750_174 .array/port v0x7fe5c177e750, 174;
E_0x7fe5c177e090/43 .event edge, v0x7fe5c177e750_171, v0x7fe5c177e750_172, v0x7fe5c177e750_173, v0x7fe5c177e750_174;
v0x7fe5c177e750_175 .array/port v0x7fe5c177e750, 175;
v0x7fe5c177e750_176 .array/port v0x7fe5c177e750, 176;
v0x7fe5c177e750_177 .array/port v0x7fe5c177e750, 177;
v0x7fe5c177e750_178 .array/port v0x7fe5c177e750, 178;
E_0x7fe5c177e090/44 .event edge, v0x7fe5c177e750_175, v0x7fe5c177e750_176, v0x7fe5c177e750_177, v0x7fe5c177e750_178;
v0x7fe5c177e750_179 .array/port v0x7fe5c177e750, 179;
v0x7fe5c177e750_180 .array/port v0x7fe5c177e750, 180;
v0x7fe5c177e750_181 .array/port v0x7fe5c177e750, 181;
v0x7fe5c177e750_182 .array/port v0x7fe5c177e750, 182;
E_0x7fe5c177e090/45 .event edge, v0x7fe5c177e750_179, v0x7fe5c177e750_180, v0x7fe5c177e750_181, v0x7fe5c177e750_182;
v0x7fe5c177e750_183 .array/port v0x7fe5c177e750, 183;
v0x7fe5c177e750_184 .array/port v0x7fe5c177e750, 184;
v0x7fe5c177e750_185 .array/port v0x7fe5c177e750, 185;
v0x7fe5c177e750_186 .array/port v0x7fe5c177e750, 186;
E_0x7fe5c177e090/46 .event edge, v0x7fe5c177e750_183, v0x7fe5c177e750_184, v0x7fe5c177e750_185, v0x7fe5c177e750_186;
v0x7fe5c177e750_187 .array/port v0x7fe5c177e750, 187;
v0x7fe5c177e750_188 .array/port v0x7fe5c177e750, 188;
v0x7fe5c177e750_189 .array/port v0x7fe5c177e750, 189;
v0x7fe5c177e750_190 .array/port v0x7fe5c177e750, 190;
E_0x7fe5c177e090/47 .event edge, v0x7fe5c177e750_187, v0x7fe5c177e750_188, v0x7fe5c177e750_189, v0x7fe5c177e750_190;
v0x7fe5c177e750_191 .array/port v0x7fe5c177e750, 191;
v0x7fe5c177e750_192 .array/port v0x7fe5c177e750, 192;
v0x7fe5c177e750_193 .array/port v0x7fe5c177e750, 193;
v0x7fe5c177e750_194 .array/port v0x7fe5c177e750, 194;
E_0x7fe5c177e090/48 .event edge, v0x7fe5c177e750_191, v0x7fe5c177e750_192, v0x7fe5c177e750_193, v0x7fe5c177e750_194;
v0x7fe5c177e750_195 .array/port v0x7fe5c177e750, 195;
v0x7fe5c177e750_196 .array/port v0x7fe5c177e750, 196;
v0x7fe5c177e750_197 .array/port v0x7fe5c177e750, 197;
v0x7fe5c177e750_198 .array/port v0x7fe5c177e750, 198;
E_0x7fe5c177e090/49 .event edge, v0x7fe5c177e750_195, v0x7fe5c177e750_196, v0x7fe5c177e750_197, v0x7fe5c177e750_198;
v0x7fe5c177e750_199 .array/port v0x7fe5c177e750, 199;
v0x7fe5c177e750_200 .array/port v0x7fe5c177e750, 200;
v0x7fe5c177e750_201 .array/port v0x7fe5c177e750, 201;
v0x7fe5c177e750_202 .array/port v0x7fe5c177e750, 202;
E_0x7fe5c177e090/50 .event edge, v0x7fe5c177e750_199, v0x7fe5c177e750_200, v0x7fe5c177e750_201, v0x7fe5c177e750_202;
v0x7fe5c177e750_203 .array/port v0x7fe5c177e750, 203;
v0x7fe5c177e750_204 .array/port v0x7fe5c177e750, 204;
v0x7fe5c177e750_205 .array/port v0x7fe5c177e750, 205;
v0x7fe5c177e750_206 .array/port v0x7fe5c177e750, 206;
E_0x7fe5c177e090/51 .event edge, v0x7fe5c177e750_203, v0x7fe5c177e750_204, v0x7fe5c177e750_205, v0x7fe5c177e750_206;
v0x7fe5c177e750_207 .array/port v0x7fe5c177e750, 207;
v0x7fe5c177e750_208 .array/port v0x7fe5c177e750, 208;
v0x7fe5c177e750_209 .array/port v0x7fe5c177e750, 209;
v0x7fe5c177e750_210 .array/port v0x7fe5c177e750, 210;
E_0x7fe5c177e090/52 .event edge, v0x7fe5c177e750_207, v0x7fe5c177e750_208, v0x7fe5c177e750_209, v0x7fe5c177e750_210;
v0x7fe5c177e750_211 .array/port v0x7fe5c177e750, 211;
v0x7fe5c177e750_212 .array/port v0x7fe5c177e750, 212;
v0x7fe5c177e750_213 .array/port v0x7fe5c177e750, 213;
v0x7fe5c177e750_214 .array/port v0x7fe5c177e750, 214;
E_0x7fe5c177e090/53 .event edge, v0x7fe5c177e750_211, v0x7fe5c177e750_212, v0x7fe5c177e750_213, v0x7fe5c177e750_214;
v0x7fe5c177e750_215 .array/port v0x7fe5c177e750, 215;
v0x7fe5c177e750_216 .array/port v0x7fe5c177e750, 216;
v0x7fe5c177e750_217 .array/port v0x7fe5c177e750, 217;
v0x7fe5c177e750_218 .array/port v0x7fe5c177e750, 218;
E_0x7fe5c177e090/54 .event edge, v0x7fe5c177e750_215, v0x7fe5c177e750_216, v0x7fe5c177e750_217, v0x7fe5c177e750_218;
v0x7fe5c177e750_219 .array/port v0x7fe5c177e750, 219;
v0x7fe5c177e750_220 .array/port v0x7fe5c177e750, 220;
v0x7fe5c177e750_221 .array/port v0x7fe5c177e750, 221;
v0x7fe5c177e750_222 .array/port v0x7fe5c177e750, 222;
E_0x7fe5c177e090/55 .event edge, v0x7fe5c177e750_219, v0x7fe5c177e750_220, v0x7fe5c177e750_221, v0x7fe5c177e750_222;
v0x7fe5c177e750_223 .array/port v0x7fe5c177e750, 223;
v0x7fe5c177e750_224 .array/port v0x7fe5c177e750, 224;
v0x7fe5c177e750_225 .array/port v0x7fe5c177e750, 225;
v0x7fe5c177e750_226 .array/port v0x7fe5c177e750, 226;
E_0x7fe5c177e090/56 .event edge, v0x7fe5c177e750_223, v0x7fe5c177e750_224, v0x7fe5c177e750_225, v0x7fe5c177e750_226;
v0x7fe5c177e750_227 .array/port v0x7fe5c177e750, 227;
v0x7fe5c177e750_228 .array/port v0x7fe5c177e750, 228;
v0x7fe5c177e750_229 .array/port v0x7fe5c177e750, 229;
v0x7fe5c177e750_230 .array/port v0x7fe5c177e750, 230;
E_0x7fe5c177e090/57 .event edge, v0x7fe5c177e750_227, v0x7fe5c177e750_228, v0x7fe5c177e750_229, v0x7fe5c177e750_230;
v0x7fe5c177e750_231 .array/port v0x7fe5c177e750, 231;
v0x7fe5c177e750_232 .array/port v0x7fe5c177e750, 232;
v0x7fe5c177e750_233 .array/port v0x7fe5c177e750, 233;
v0x7fe5c177e750_234 .array/port v0x7fe5c177e750, 234;
E_0x7fe5c177e090/58 .event edge, v0x7fe5c177e750_231, v0x7fe5c177e750_232, v0x7fe5c177e750_233, v0x7fe5c177e750_234;
v0x7fe5c177e750_235 .array/port v0x7fe5c177e750, 235;
v0x7fe5c177e750_236 .array/port v0x7fe5c177e750, 236;
v0x7fe5c177e750_237 .array/port v0x7fe5c177e750, 237;
v0x7fe5c177e750_238 .array/port v0x7fe5c177e750, 238;
E_0x7fe5c177e090/59 .event edge, v0x7fe5c177e750_235, v0x7fe5c177e750_236, v0x7fe5c177e750_237, v0x7fe5c177e750_238;
v0x7fe5c177e750_239 .array/port v0x7fe5c177e750, 239;
v0x7fe5c177e750_240 .array/port v0x7fe5c177e750, 240;
v0x7fe5c177e750_241 .array/port v0x7fe5c177e750, 241;
v0x7fe5c177e750_242 .array/port v0x7fe5c177e750, 242;
E_0x7fe5c177e090/60 .event edge, v0x7fe5c177e750_239, v0x7fe5c177e750_240, v0x7fe5c177e750_241, v0x7fe5c177e750_242;
v0x7fe5c177e750_243 .array/port v0x7fe5c177e750, 243;
v0x7fe5c177e750_244 .array/port v0x7fe5c177e750, 244;
v0x7fe5c177e750_245 .array/port v0x7fe5c177e750, 245;
v0x7fe5c177e750_246 .array/port v0x7fe5c177e750, 246;
E_0x7fe5c177e090/61 .event edge, v0x7fe5c177e750_243, v0x7fe5c177e750_244, v0x7fe5c177e750_245, v0x7fe5c177e750_246;
v0x7fe5c177e750_247 .array/port v0x7fe5c177e750, 247;
v0x7fe5c177e750_248 .array/port v0x7fe5c177e750, 248;
v0x7fe5c177e750_249 .array/port v0x7fe5c177e750, 249;
v0x7fe5c177e750_250 .array/port v0x7fe5c177e750, 250;
E_0x7fe5c177e090/62 .event edge, v0x7fe5c177e750_247, v0x7fe5c177e750_248, v0x7fe5c177e750_249, v0x7fe5c177e750_250;
v0x7fe5c177e750_251 .array/port v0x7fe5c177e750, 251;
v0x7fe5c177e750_252 .array/port v0x7fe5c177e750, 252;
v0x7fe5c177e750_253 .array/port v0x7fe5c177e750, 253;
v0x7fe5c177e750_254 .array/port v0x7fe5c177e750, 254;
E_0x7fe5c177e090/63 .event edge, v0x7fe5c177e750_251, v0x7fe5c177e750_252, v0x7fe5c177e750_253, v0x7fe5c177e750_254;
v0x7fe5c177e750_255 .array/port v0x7fe5c177e750, 255;
E_0x7fe5c177e090/64 .event edge, v0x7fe5c177e750_255, v0x7fe5c177e630_0;
E_0x7fe5c177e090 .event/or E_0x7fe5c177e090/0, E_0x7fe5c177e090/1, E_0x7fe5c177e090/2, E_0x7fe5c177e090/3, E_0x7fe5c177e090/4, E_0x7fe5c177e090/5, E_0x7fe5c177e090/6, E_0x7fe5c177e090/7, E_0x7fe5c177e090/8, E_0x7fe5c177e090/9, E_0x7fe5c177e090/10, E_0x7fe5c177e090/11, E_0x7fe5c177e090/12, E_0x7fe5c177e090/13, E_0x7fe5c177e090/14, E_0x7fe5c177e090/15, E_0x7fe5c177e090/16, E_0x7fe5c177e090/17, E_0x7fe5c177e090/18, E_0x7fe5c177e090/19, E_0x7fe5c177e090/20, E_0x7fe5c177e090/21, E_0x7fe5c177e090/22, E_0x7fe5c177e090/23, E_0x7fe5c177e090/24, E_0x7fe5c177e090/25, E_0x7fe5c177e090/26, E_0x7fe5c177e090/27, E_0x7fe5c177e090/28, E_0x7fe5c177e090/29, E_0x7fe5c177e090/30, E_0x7fe5c177e090/31, E_0x7fe5c177e090/32, E_0x7fe5c177e090/33, E_0x7fe5c177e090/34, E_0x7fe5c177e090/35, E_0x7fe5c177e090/36, E_0x7fe5c177e090/37, E_0x7fe5c177e090/38, E_0x7fe5c177e090/39, E_0x7fe5c177e090/40, E_0x7fe5c177e090/41, E_0x7fe5c177e090/42, E_0x7fe5c177e090/43, E_0x7fe5c177e090/44, E_0x7fe5c177e090/45, E_0x7fe5c177e090/46, E_0x7fe5c177e090/47, E_0x7fe5c177e090/48, E_0x7fe5c177e090/49, E_0x7fe5c177e090/50, E_0x7fe5c177e090/51, E_0x7fe5c177e090/52, E_0x7fe5c177e090/53, E_0x7fe5c177e090/54, E_0x7fe5c177e090/55, E_0x7fe5c177e090/56, E_0x7fe5c177e090/57, E_0x7fe5c177e090/58, E_0x7fe5c177e090/59, E_0x7fe5c177e090/60, E_0x7fe5c177e090/61, E_0x7fe5c177e090/62, E_0x7fe5c177e090/63, E_0x7fe5c177e090/64;
S_0x7fe5c177f940 .scope module, "tb3" "branch_mux" 2 70, 12 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "branch_mux_in1"
    .port_info 1 /INPUT 32 "branch_mux_in2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "branch_mux_out"
v0x7fe5c177fb80_0 .net "branch_mux_in1", 31 0, v0x7fe5c1783e40_0;  alias, 1 drivers
v0x7fe5c177fc70_0 .net "branch_mux_in2", 31 0, v0x7fe5c1781140_0;  alias, 1 drivers
v0x7fe5c177fd10_0 .var "branch_mux_out", 31 0;
v0x7fe5c177fde0_0 .net "sel", 0 0, L_0x7fe5c17843e0;  alias, 1 drivers
E_0x7fe5c177fb20 .event edge, v0x7fe5c177fde0_0, v0x7fe5c177fc70_0, v0x7fe5c177dbb0_0;
S_0x7fe5c177fec0 .scope module, "tb4" "jump_mux" 2 71, 13 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ra"
    .port_info 1 /INPUT 32 "jump_mux_pc"
    .port_info 2 /INPUT 26 "jump_mux_in1"
    .port_info 3 /INPUT 32 "jump_mux_in2"
    .port_info 4 /INPUT 2 "jump_sel"
    .port_info 5 /OUTPUT 32 "jump_mux_out"
v0x7fe5c17801b0_0 .var "jal", 31 0;
v0x7fe5c1780270_0 .var "jump_address", 31 0;
v0x7fe5c1780310_0 .net "jump_mux_in1", 25 0, v0x7fe5c177e350_0;  alias, 1 drivers
v0x7fe5c17803e0_0 .net "jump_mux_in2", 31 0, v0x7fe5c177fd10_0;  alias, 1 drivers
v0x7fe5c17804b0_0 .var "jump_mux_out", 31 0;
v0x7fe5c1780580_0 .net "jump_mux_pc", 31 0, v0x7fe5c1783e40_0;  alias, 1 drivers
v0x7fe5c1780610_0 .var "jump_mux_pc4", 31 0;
v0x7fe5c17806c0_0 .net "jump_sel", 1 0, v0x7fe5c177aae0_0;  alias, 1 drivers
v0x7fe5c1780760_0 .net "ra", 31 0, v0x7fe5c1782180_0;  alias, 1 drivers
E_0x7fe5c1780130/0 .event edge, v0x7fe5c177dbb0_0, v0x7fe5c1780610_0, v0x7fe5c177e350_0, v0x7fe5c177aae0_0;
E_0x7fe5c1780130/1 .event edge, v0x7fe5c1780270_0, v0x7fe5c177beb0_0, v0x7fe5c17801b0_0, v0x7fe5c177a3f0_0;
E_0x7fe5c1780130 .event/or E_0x7fe5c1780130/0, E_0x7fe5c1780130/1;
S_0x7fe5c17808d0 .scope module, "tb5" "jump_and" 2 72, 14 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Branch"
    .port_info 1 /INPUT 1 "Zero"
    .port_info 2 /OUTPUT 1 "jump_and_out"
L_0x7fe5c17843e0 .functor AND 1, v0x7fe5c177aa30_0, v0x7fe5c177c0f0_0, C4<1>, C4<1>;
v0x7fe5c1780af0_0 .net "Branch", 0 0, v0x7fe5c177aa30_0;  alias, 1 drivers
v0x7fe5c1780bb0_0 .net "Zero", 0 0, v0x7fe5c177c0f0_0;  alias, 1 drivers
v0x7fe5c1780c40_0 .net "jump_and_out", 0 0, L_0x7fe5c17843e0;  alias, 1 drivers
S_0x7fe5c1780d30 .scope module, "tb6" "jump_adder" 2 73, 15 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "jump_adder_in1"
    .port_info 1 /INPUT 32 "jump_adder_in2"
    .port_info 2 /OUTPUT 32 "jump_adder_out"
v0x7fe5c1780f80_0 .net "jump_adder_in1", 31 0, v0x7fe5c1783e40_0;  alias, 1 drivers
v0x7fe5c17810a0_0 .net "jump_adder_in2", 31 0, v0x7fe5c1782850_0;  alias, 1 drivers
v0x7fe5c1781140_0 .var "jump_adder_out", 31 0;
v0x7fe5c17811f0_0 .var "pc4", 31 0;
v0x7fe5c1781280_0 .var "sll", 31 0;
E_0x7fe5c1780f30 .event edge, v0x7fe5c177b970_0, v0x7fe5c177dbb0_0, v0x7fe5c1781280_0, v0x7fe5c17811f0_0;
S_0x7fe5c17813a0 .scope module, "tb7" "reg_file_mux" 2 76, 16 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "reg_file_mux_in1"
    .port_info 1 /INPUT 5 "reg_file_mux_in2"
    .port_info 2 /INPUT 1 "regdst"
    .port_info 3 /OUTPUT 5 "reg_file_mux_out"
v0x7fe5c1781610_0 .net "reg_file_mux_in1", 20 16, v0x7fe5c177e2a0_0;  alias, 1 drivers
v0x7fe5c17816e0_0 .net "reg_file_mux_in2", 15 11, v0x7fe5c177e210_0;  alias, 1 drivers
v0x7fe5c1781790_0 .var "reg_file_mux_out", 4 0;
v0x7fe5c1781840_0 .net "regdst", 0 0, v0x7fe5c177adb0_0;  alias, 1 drivers
E_0x7fe5c17815b0 .event edge, v0x7fe5c177adb0_0, v0x7fe5c177e210_0, v0x7fe5c177e2a0_0;
S_0x7fe5c1781940 .scope module, "tb8" "reg_file" 2 77, 17 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 6 "reg_ins_31_26"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "regwrite"
    .port_info 4 /INPUT 5 "reg_file_in1"
    .port_info 5 /INPUT 5 "reg_file_in2"
    .port_info 6 /INPUT 5 "reg_file_in3"
    .port_info 7 /INPUT 32 "reg_file_in4"
    .port_info 8 /OUTPUT 32 "reg_file_out1"
    .port_info 9 /OUTPUT 32 "reg_file_out2"
v0x7fe5c1781c80_0 .net "clk", 0 0, v0x7fe5c1783540_0;  alias, 1 drivers
v0x7fe5c1781d60_0 .net "pc", 31 0, v0x7fe5c1783e40_0;  alias, 1 drivers
v0x7fe5c1781df0 .array "reg_file", 31 0, 31 0;
v0x7fe5c1781e80_0 .net "reg_file_in1", 4 0, v0x7fe5c177e440_0;  alias, 1 drivers
v0x7fe5c1781f30_0 .net "reg_file_in2", 4 0, v0x7fe5c177e2a0_0;  alias, 1 drivers
v0x7fe5c1782040_0 .net "reg_file_in3", 4 0, v0x7fe5c1781790_0;  alias, 1 drivers
v0x7fe5c17820d0_0 .net "reg_file_in4", 31 0, v0x7fe5c177d820_0;  alias, 1 drivers
v0x7fe5c1782180_0 .var/s "reg_file_out1", 31 0;
v0x7fe5c1782250_0 .var/s "reg_file_out2", 31 0;
v0x7fe5c1782360_0 .net "reg_ins_31_26", 31 26, v0x7fe5c177e4f0_0;  alias, 1 drivers
v0x7fe5c1782470_0 .net "regwrite", 0 0, v0x7fe5c177ae50_0;  alias, 1 drivers
E_0x7fe5c1781c30 .event negedge, v0x7fe5c175da90_0;
S_0x7fe5c1782590 .scope module, "tb9" "sign_extend" 2 78, 18 1 0, S_0x7fe5c1743780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "sign_extend_in"
    .port_info 1 /OUTPUT 32 "sign_extend_out"
v0x7fe5c1782780_0 .net "sign_extend_in", 15 0, v0x7fe5c177e180_0;  alias, 1 drivers
v0x7fe5c1782850_0 .var/s "sign_extend_out", 31 0;
E_0x7fe5c1782730 .event edge, v0x7fe5c177e180_0;
    .scope S_0x7fe5c1737640;
T_0 ;
    %wait E_0x7fe5c1748ef0;
    %load/vec4 v0x7fe5c177a3f0_0;
    %store/vec4 v0x7fe5c177a4a0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe5c177dd30;
T_1 ;
    %vpi_call 11 18 "$readmemb", "instruction_memory_j.txt", v0x7fe5c177e750 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fe5c177dd30;
T_2 ;
    %wait E_0x7fe5c177e090;
    %ix/getv 4, v0x7fe5c177f7f0_0;
    %load/vec4a v0x7fe5c177e750, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177e630_0, 4, 8;
    %load/vec4 v0x7fe5c177f7f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c177e750, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177e630_0, 4, 8;
    %load/vec4 v0x7fe5c177f7f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c177e750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177e630_0, 4, 8;
    %load/vec4 v0x7fe5c177f7f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c177e750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177e630_0, 4, 8;
    %load/vec4 v0x7fe5c177e630_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fe5c177e4f0_0, 0, 6;
    %load/vec4 v0x7fe5c177e630_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fe5c177e440_0, 0, 5;
    %load/vec4 v0x7fe5c177e630_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fe5c177e2a0_0, 0, 5;
    %load/vec4 v0x7fe5c177e630_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fe5c177e210_0, 0, 5;
    %load/vec4 v0x7fe5c177e630_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fe5c177e180_0, 0, 16;
    %load/vec4 v0x7fe5c177e630_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fe5c177e590_0, 0, 6;
    %load/vec4 v0x7fe5c177e630_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x7fe5c177e350_0, 0, 26;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe5c177f940;
T_3 ;
    %wait E_0x7fe5c177fb20;
    %load/vec4 v0x7fe5c177fde0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fe5c177fc70_0;
    %store/vec4 v0x7fe5c177fd10_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe5c177fb80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe5c177fd10_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe5c177fec0;
T_4 ;
    %wait E_0x7fe5c1780130;
    %load/vec4 v0x7fe5c1780580_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe5c1780610_0, 0, 32;
    %load/vec4 v0x7fe5c1780610_0;
    %parti/s 4, 28, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c1780270_0, 4, 4;
    %load/vec4 v0x7fe5c1780310_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c1780270_0, 4, 28;
    %load/vec4 v0x7fe5c17806c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fe5c1780270_0;
    %store/vec4 v0x7fe5c17804b0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fe5c17806c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fe5c1780760_0;
    %store/vec4 v0x7fe5c17804b0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fe5c17806c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fe5c1780310_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe5c17801b0_0, 0, 32;
    %load/vec4 v0x7fe5c17801b0_0;
    %store/vec4 v0x7fe5c17804b0_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fe5c17803e0_0;
    %store/vec4 v0x7fe5c17804b0_0, 0, 32;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe5c1780d30;
T_5 ;
    %wait E_0x7fe5c1780f30;
    %load/vec4 v0x7fe5c17810a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe5c1781280_0, 0, 32;
    %load/vec4 v0x7fe5c1780f80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe5c17811f0_0, 0, 32;
    %load/vec4 v0x7fe5c1781280_0;
    %load/vec4 v0x7fe5c17811f0_0;
    %add;
    %store/vec4 v0x7fe5c1781140_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe5c17813a0;
T_6 ;
    %wait E_0x7fe5c17815b0;
    %load/vec4 v0x7fe5c1781840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fe5c17816e0_0;
    %store/vec4 v0x7fe5c1781790_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fe5c1781610_0;
    %store/vec4 v0x7fe5c1781790_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe5c1781940;
T_7 ;
    %vpi_call 17 18 "$readmemb", "reg_file.txt", v0x7fe5c1781df0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fe5c1781940;
T_8 ;
    %wait E_0x7fe5c1748ef0;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 40, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7fe5c1781e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe5c1782180_0, 0, 32;
    %load/vec4 v0x7fe5c1781f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c1781df0, 4;
    %store/vec4 v0x7fe5c1782250_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fe5c1781e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c1781df0, 4;
    %store/vec4 v0x7fe5c1782180_0, 0, 32;
    %load/vec4 v0x7fe5c1781f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c1781df0, 4;
    %store/vec4 v0x7fe5c1782250_0, 0, 32;
T_8.1 ;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 62, 0, 6;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7fe5c1781e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c1781df0, 4;
    %store/vec4 v0x7fe5c1782180_0, 0, 32;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe5c1781940;
T_9 ;
    %wait E_0x7fe5c1781c30;
    %load/vec4 v0x7fe5c1782470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fe5c17820d0_0;
    %load/vec4 v0x7fe5c1782040_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fe5c1781df0, 4, 0;
T_9.0 ;
    %load/vec4 v0x7fe5c1782360_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7fe5c1781d60_0;
    %addi 4, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe5c1781df0, 4, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe5c1782590;
T_10 ;
    %wait E_0x7fe5c1782730;
    %load/vec4 v0x7fe5c1782780_0;
    %pad/s 32;
    %store/vec4 v0x7fe5c1782850_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe5c177a5b0;
T_11 ;
    %wait E_0x7fe5c177a8b0;
    %load/vec4 v0x7fe5c177af60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %jmp T_11.19;
T_11.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe5c177a8e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177ae50_0, 0, 1;
    %jmp T_11.19;
T_11.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe5c177a8e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %jmp T_11.19;
T_11.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %jmp T_11.19;
T_11.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177a990_0, 0, 1;
    %jmp T_11.19;
T_11.16 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %jmp T_11.19;
T_11.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %jmp T_11.19;
T_11.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe5c177aae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177aa30_0, 0, 1;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe5c177b0f0;
T_12 ;
    %wait E_0x7fe5c177b2b0;
    %load/vec4 v0x7fe5c177b3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fe5c177b300_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe5c177b530_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %jmp T_12.25;
T_12.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.16 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.17 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.20 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.22 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.24 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe5c177b480_0, 0, 4;
    %jmp T_12.25;
T_12.25 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fe5c177b640;
T_13 ;
    %wait E_0x7fe5c177b850;
    %load/vec4 v0x7fe5c177bae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fe5c177b970_0;
    %store/vec4 v0x7fe5c177ba20_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fe5c177b8b0_0;
    %store/vec4 v0x7fe5c177ba20_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fe5c177bbe0;
T_14 ;
    %wait E_0x7fe5c177be80;
    %load/vec4 v0x7fe5c177c020_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7fe5c177beb0_0;
    %load/vec4 v0x7fe5c177bf60_0;
    %add;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7fe5c177beb0_0;
    %load/vec4 v0x7fe5c177bf60_0;
    %sub;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %load/vec4 v0x7fe5c177c180_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177c0f0_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177c0f0_0, 0, 1;
T_14.11 ;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x7fe5c177beb0_0;
    %load/vec4 v0x7fe5c177bf60_0;
    %sub;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %load/vec4 v0x7fe5c177c180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177c0f0_0, 0, 1;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177c0f0_0, 0, 1;
T_14.13 ;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x7fe5c177beb0_0;
    %load/vec4 v0x7fe5c177bf60_0;
    %and;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7fe5c177beb0_0;
    %load/vec4 v0x7fe5c177bf60_0;
    %or;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7fe5c177beb0_0;
    %load/vec4 v0x7fe5c177bf60_0;
    %cmp/u;
    %jmp/0xz  T_14.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
T_14.15 ;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7fe5c177beb0_0;
    %load/vec4 v0x7fe5c177bf60_0;
    %or;
    %inv;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fe5c177beb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c177c0f0_0, 0, 1;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5c177c0f0_0, 0, 1;
T_14.17 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x7fe5c177bf60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe5c177c180_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fe5c177c2e0;
T_15 ;
    %vpi_call 8 13 "$readmemb", "data_memory_normal.txt", v0x7fe5c177c6c0 {0 0 0};
    %vpi_call 8 14 "$readmemb", "data_memory_sp.txt", v0x7fe5c177d010 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fe5c177c2e0;
T_16 ;
    %wait E_0x7fe5c177c520;
    %load/vec4 v0x7fe5c177d0f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fe5c177d230_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.2 ;
    %ix/getv 4, v0x7fe5c177c550_0;
    %load/vec4a v0x7fe5c177c6c0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 8;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c177c6c0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 8;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c177c6c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 8;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c177c6c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 8;
    %jmp T_16.5;
T_16.3 ;
    %ix/getv 4, v0x7fe5c177c550_0;
    %load/vec4a v0x7fe5c177c6c0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 8;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe5c177c6c0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 16;
    %jmp T_16.5;
T_16.4 ;
    %ix/getv 4, v0x7fe5c177c550_0;
    %load/vec4a v0x7fe5c177c6c0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 8;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe5c177cf60_0, 4, 24;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fe5c177d180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x7fe5c177d230_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.11;
T_16.8 ;
    %load/vec4 v0x7fe5c177c610_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7fe5c177c550_0;
    %store/vec4a v0x7fe5c177c6c0, 4, 0;
    %load/vec4 v0x7fe5c177c610_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fe5c177c6c0, 4, 0;
    %load/vec4 v0x7fe5c177c610_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fe5c177c6c0, 4, 0;
    %load/vec4 v0x7fe5c177c610_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fe5c177c6c0, 4, 0;
    %jmp T_16.11;
T_16.9 ;
    %load/vec4 v0x7fe5c177c610_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7fe5c177c550_0;
    %store/vec4a v0x7fe5c177c6c0, 4, 0;
    %load/vec4 v0x7fe5c177c610_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fe5c177c550_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fe5c177c6c0, 4, 0;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x7fe5c177c610_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7fe5c177c550_0;
    %store/vec4a v0x7fe5c177c6c0, 4, 0;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fe5c177d380;
T_17 ;
    %wait E_0x7fe5c177bdd0;
    %load/vec4 v0x7fe5c177d5c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fe5c177d680_0;
    %store/vec4 v0x7fe5c177d820_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fe5c177d730_0;
    %store/vec4 v0x7fe5c177d820_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fe5c1743780;
T_18 ;
    %delay 500, 0;
    %load/vec4 v0x7fe5c1783540_0;
    %inv;
    %store/vec4 v0x7fe5c1783540_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe5c1743780;
T_19 ;
    %vpi_call 2 95 "$display", "Add: " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5c1783540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 101 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 103 "$monitoron" {0 0 0};
    %vpi_call 2 104 "$display", "Sub: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 110 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 112 "$monitoron" {0 0 0};
    %vpi_call 2 113 "$display", "And: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 119 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 121 "$monitoron" {0 0 0};
    %vpi_call 2 122 "$display", "Nor: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 128 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 130 "$monitoron" {0 0 0};
    %vpi_call 2 131 "$display", "Or: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 137 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 139 "$monitoron" {0 0 0};
    %vpi_call 2 140 "$display", "Slt: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 146 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 148 "$monitoron" {0 0 0};
    %vpi_call 2 149 "$display", "Addi: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 155 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 157 "$monitoron" {0 0 0};
    %vpi_call 2 158 "$display", "Subi: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 164 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 166 "$monitoron" {0 0 0};
    %vpi_call 2 167 "$display", "Andi: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 173 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 175 "$monitoron" {0 0 0};
    %vpi_call 2 176 "$display", "Ori: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 480, 0;
    %vpi_call 2 182 "$monitoroff" {0 0 0};
    %delay 520, 0;
    %vpi_call 2 184 "$monitoron" {0 0 0};
    %vpi_call 2 185 "$display", "Slti: " {0 0 0};
    %load/vec4 v0x7fe5c1783db0_0;
    %store/vec4 v0x7fe5c1783e40_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 188 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fe5c1743780;
T_20 ;
    %vpi_call 2 192 "$monitor", "Opcode: %b | Operand1: %b | Operand2: %b | Result: %d \012", v0x7fe5c1783af0_0, v0x7fe5c1784030_0, v0x7fe5c17831b0_0, v0x7fe5c1783660_0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb1.v";
    "pc.v";
    "control.v";
    "alucontrol.v";
    "alu_mux.v";
    "alu.v";
    "data_memory.v";
    "write_back_mux.v";
    "add_4.v";
    "instruction_memory.v";
    "branch_mux.v";
    "jump_mux.v";
    "jump_and.v";
    "jump_adder.v";
    "reg_file_mux.v";
    "reg_file.v";
    "sign_extend.v";
