
---------- Begin Simulation Statistics ----------
final_tick                               102462852348001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 899262                       # Simulator instruction rate (inst/s)
host_mem_usage                                1890248                       # Number of bytes of host memory used
host_op_rate                                  1123904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7681.47                       # Real time elapsed on the host
host_tick_rate                              201006245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6907654471                       # Number of instructions simulated
sim_ops                                    8633240055                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.544024                       # Number of seconds simulated
sim_ticks                                1544024143501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       258048                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           63                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           63                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       126976                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           31                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           31                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4042                      
system.ruby.DMA_Controller.I.allocI_store |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1984                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        5002    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         5002                      
system.ruby.DMA_Controller.M.allocTBE    |         961    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          961                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1984                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       14233    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        14233                      
system.ruby.DMA_Controller.S.SloadSEvent |          54    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           54                      
system.ruby.DMA_Controller.S.allocTBE    |        4042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         4042                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4042                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       11923    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        11923                      
system.ruby.DMA_Controller.SloadSEvent   |          54    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           54                      
system.ruby.DMA_Controller.Stallmandatory_in |       26156    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        26156                      
system.ruby.DMA_Controller.allocI_load   |        4042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4042                      
system.ruby.DMA_Controller.allocI_store  |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1984                      
system.ruby.DMA_Controller.allocTBE      |        5003    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         5003                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        5002    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         5002                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4042                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1984                      
system.ruby.Directory_Controller.I.allocTBE |     3015359     26.32%     26.32% |     2919679     25.49%     51.81% |     2750015     24.01%     75.82% |     2770454     24.18%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     11455507                      
system.ruby.Directory_Controller.I.deallocTBE |     3014335     26.32%     26.32% |     2918696     25.49%     51.81% |     2749012     24.01%     75.82% |     2769483     24.18%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     11451526                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     23.08%     23.08% |          10     76.92%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total           13                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         771     34.37%     34.37% |         565     25.19%     59.56% |         443     19.75%     79.31% |         464     20.69%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         2243                      
system.ruby.Directory_Controller.M.allocTBE |     1187302     26.19%     26.19% |     1114186     24.58%     50.77% |     1131046     24.95%     75.73% |     1100301     24.27%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      4532835                      
system.ruby.Directory_Controller.M.deallocTBE |     1187886     26.19%     26.19% |     1114768     24.58%     50.77% |     1131617     24.95%     75.73% |     1100885     24.27%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      4535156                      
system.ruby.Directory_Controller.M_GetM.Progress |        2006     13.08%     13.08% |        2408     15.70%     28.79% |        9639     62.86%     91.65% |        1280      8.35%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        15333                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |          22     39.29%     39.29% |           6     10.71%     50.00% |          28     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total           56                      
system.ruby.Directory_Controller.M_GetS.Progress |        5652     17.23%     17.23% |       12181     37.13%     54.36% |       11766     35.87%     90.22% |        3207      9.78%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        32806                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         290     41.61%     41.61% |          98     14.06%     55.67% |         190     27.26%     82.93% |         119     17.07%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          697                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |         319     26.78%     26.78% |         220     18.47%     45.26% |         401     33.67%     78.93% |         251     21.07%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total         1191                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.Progress |       10952     18.16%     18.16% |       16900     28.02%     46.17% |       25345     42.02%     88.19% |        7122     11.81%    100.00%
system.ruby.Directory_Controller.Progress::total        60319                      
system.ruby.Directory_Controller.S.allocTBE |     3816607     25.25%     25.25% |     3843449     25.43%     50.69% |     3988474     26.39%     77.08% |     3464253     22.92%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     15112783                      
system.ruby.Directory_Controller.S.deallocTBE |     3817047     25.25%     25.25% |     3843850     25.43%     50.69% |     3988906     26.39%     77.08% |     3464640     22.92%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     15114443                      
system.ruby.Directory_Controller.S_GetM.Progress |        3294     27.04%     27.04% |        2311     18.97%     46.02% |        3940     32.35%     78.37% |        2635     21.63%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total        12180                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          80     15.36%     15.36% |         150     28.79%     44.15% |         288     55.28%     99.42% |           3      0.58%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total          521                      
system.ruby.Directory_Controller.S_GetM.allocTBE |        5059     15.94%     15.94% |       11987     37.78%     53.72% |       11508     36.27%     89.98% |        3178     10.02%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        31732                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        5059     15.94%     15.94% |       11987     37.78%     53.72% |       11508     36.27%     89.98% |        3178     10.02%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        31732                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |          21      5.74%      5.74% |         162     44.26%     50.00% |         182     49.73%     99.73% |           1      0.27%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total          366                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           8     17.78%     17.78% |           4      8.89%     26.67% |          33     73.33%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total           45                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |        2892     37.88%     37.88% |        1848     24.21%     62.09% |        1771     23.20%     85.29% |        1123     14.71%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         7634                      
system.ruby.Directory_Controller.Stallreqto_in |        4403     34.45%     34.45% |        3054     23.90%     58.35% |        3351     26.22%     84.58% |        1971     15.42%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        12779                      
system.ruby.Directory_Controller.allocTBE |     8024327     25.77%     25.77% |     7889301     25.34%     51.12% |     7881043     25.31%     76.43% |     7338186     23.57%    100.00%
system.ruby.Directory_Controller.allocTBE::total     31132857                      
system.ruby.Directory_Controller.deallocTBE |     8024327     25.77%     25.77% |     7889301     25.34%     51.12% |     7881043     25.31%     76.43% |     7338186     23.57%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     31132857                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2539604894                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2539604894    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2539604894                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2542787309                      
system.ruby.IFETCH.latency_hist_seqr     |  2542787309    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2542787309                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      3182415                      
system.ruby.IFETCH.miss_latency_hist_seqr |     3182415    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      3182415                      
system.ruby.L1Cache_Controller.I.allocI_load |     3555687     30.87%     30.87% |     2302825     19.99%     50.86% |     2769711     24.04%     74.90% |     2890834     25.10%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     11519057                      
system.ruby.L1Cache_Controller.I.allocI_store |      897588     25.06%     25.06% |      665535     18.58%     43.64% |      941112     26.27%     69.91% |     1077834     30.09%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      3582069                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     4452253     29.49%     29.49% |     2967346     19.66%     49.15% |     3709807     24.57%     73.72% |     3967644     26.28%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     15097050                      
system.ruby.L1Cache_Controller.I_store.Progress |        4203     62.94%     62.94% |         821     12.29%     75.23% |         687     10.29%     85.52% |         967     14.48%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         6678                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          42     23.33%     23.33% |          52     28.89%     52.22% |          48     26.67%     78.89% |          38     21.11%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total          180                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    61907999     20.07%     20.07% |    67875320     22.00%     42.07% |    82608319     26.78%     68.84% |    96129741     31.16%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    308521379                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    59593890     21.92%     21.92% |    58275987     21.43%     43.35% |    73752022     27.13%     70.48% |    80264183     29.52%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    271886082                      
system.ruby.L1Cache_Controller.M.allocTBE |     1270796     28.04%     28.04% |      840667     18.55%     46.59% |     1151684     25.41%     72.00% |     1268721     28.00%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      4531868                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1271098     28.04%     28.04% |      840972     18.55%     46.59% |     1152042     25.41%     72.01% |     1269054     27.99%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      4533166                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        4043     32.42%     32.42% |        2955     23.70%     56.12% |        2688     21.56%     77.68% |        2783     22.32%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        12469                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            3                      
system.ruby.L1Cache_Controller.MloadMEvent |    61907999     20.07%     20.07% |    67875320     22.00%     42.07% |    82608319     26.78%     68.84% |    96129741     31.16%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    308521379                      
system.ruby.L1Cache_Controller.MstoreMEvent |    59593890     21.92%     21.92% |    58275987     21.43%     43.35% |    73752022     27.13%     70.48% |    80264183     29.52%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    271886082                      
system.ruby.L1Cache_Controller.Progress  |      396825     39.88%     39.88% |      182583     18.35%     58.23% |      217319     21.84%     80.07% |      198352     19.93%    100.00%
system.ruby.L1Cache_Controller.Progress::total       995079                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   591436540     21.59%     21.59% |   605889491     22.12%     43.71% |   734781943     26.82%     70.53% |   807404761     29.47%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2739512735                      
system.ruby.L1Cache_Controller.S.allocTBE |     3569839     30.91%     30.91% |     2308446     19.99%     50.90% |     2774783     24.03%     74.92% |     2896016     25.08%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     11549084                      
system.ruby.L1Cache_Controller.S.deallocTBE |       14872     45.33%     45.33% |        6330     19.30%     64.63% |        5730     17.47%     82.10% |        5873     17.90%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        32805                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     3555687     30.87%     30.87% |     2302825     19.99%     50.86% |     2769711     24.04%     74.90% |     2890834     25.10%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     11519057                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        1809     35.46%     35.46% |        1129     22.13%     57.59% |        1092     21.40%     78.99% |        1072     21.01%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         5102                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           1     20.00%     20.00% |           2     40.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            5                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           4     23.53%     23.53% |           6     35.29%     58.82% |           7     41.18%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           17                      
system.ruby.L1Cache_Controller.S_store.Progress |      392621     39.72%     39.72% |      181760     18.39%     58.11% |      216629     21.92%     80.03% |      197383     19.97%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       988393                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          12     31.58%     31.58% |          11     28.95%     60.53% |           5     13.16%     73.68% |          10     26.32%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           38                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |   591436540     21.59%     21.59% |   605889491     22.12%     43.71% |   734781943     26.82%     70.53% |   807404761     29.47%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2739512735                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          54     24.77%     24.77% |          63     28.90%     53.67% |          53     24.31%     77.98% |          48     22.02%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          218                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        5856     33.29%     33.29% |        4090     23.25%     56.54% |        3787     21.53%     78.07% |        3858     21.93%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        17591                      
system.ruby.L1Cache_Controller.allocI_load |     3555687     30.87%     30.87% |     2302825     19.99%     50.86% |     2769711     24.04%     74.90% |     2890834     25.10%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     11519057                      
system.ruby.L1Cache_Controller.allocI_store |      897588     25.06%     25.06% |      665535     18.58%     43.64% |      941112     26.27%     69.91% |     1077834     30.09%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      3582069                      
system.ruby.L1Cache_Controller.allocTBE  |     4840635     30.10%     30.10% |     3149113     19.58%     49.68% |     3926467     24.42%     74.10% |     4164737     25.90%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     16080952                      
system.ruby.L1Cache_Controller.deallocTBE |       14872     45.33%     45.33% |        6330     19.30%     64.63% |        5730     17.47%     82.10% |        5873     17.90%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        32805                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     4452253     29.49%     29.49% |     2967346     19.66%     49.15% |     3709807     24.57%     73.72% |     3967644     26.28%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     15097050                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     3555687     30.87%     30.87% |     2302825     19.99%     50.86% |     2769711     24.04%     74.90% |     2890834     25.10%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     11519057                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1271098     28.04%     28.04% |      840972     18.55%     46.59% |     1152042     25.41%     72.01% |     1269054     27.99%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      4533166                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    508429220                      
system.ruby.LD.hit_latency_hist_seqr     |   508429220    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    508429220                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    516765862                      
system.ruby.LD.latency_hist_seqr         |   516765862    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     516765862                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      8336642                      
system.ruby.LD.miss_latency_hist_seqr    |     8336642    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      8336642                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       150139                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      150139    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       150139                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       215265                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      215265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       215265                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        65126                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       65126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        65126                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       215265                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      215265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       215265                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       215265                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      215265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       215265                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     52428997                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    52428997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     52428997                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     53360097                      
system.ruby.RMW_Read.latency_hist_seqr   |    53360097    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     53360097                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       931100                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      931100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       931100                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    219091681                      
system.ruby.ST.hit_latency_hist_seqr     |   219091681    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    219091681                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    222628621                      
system.ruby.ST.latency_hist_seqr         |   222628621    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     222628621                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      3536940                      
system.ruby.ST.miss_latency_hist_seqr    |     3536940    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      3536940                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.007517                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.995931                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002611                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5297.223617                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001729                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.008088                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.866922                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 12499.362079                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001733                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999971                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.007462                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.997228                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002561                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5262.338662                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001671                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.007883                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.982024                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 11572.895258                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001675                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999971                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.007470                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.981766                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002559                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5006.960593                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001670                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999896                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.007885                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3001.768131                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 12031.861079                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001674                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999869                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.006933                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.996340                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002382                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5139.924369                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001577                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.007370                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3001.974654                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 13382.611467                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001580                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999971                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         6379                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  5961.199253                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 112141.470806                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  6799.248983                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 92842.747488                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   794.664980                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3319920196                      
system.ruby.hit_latency_hist_seqr        |  3319920196    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3319920196                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles          1343                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     7.011332                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6220.527363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.271591                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2270.206815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.003003                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.084955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001571                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16488.885238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.988441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles          1100                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     7.853132                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6888.853358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.264434                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1690.246356                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.001975                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.080154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001020                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16960.333288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.872856                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles          1018                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     2.434077                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6503.574126                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.323563                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2063.304843                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002468                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.873422                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001272                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16236.724486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.463191                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles          1028                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     6.678626                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6725.841681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.356235                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2211.416707                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002629                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.070644                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001349                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16551.746787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time  1000.155766                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3335972419                      
system.ruby.latency_hist_seqr            |  3335972419    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3335972419                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     16052223                      
system.ruby.miss_latency_hist_seqr       |    16052223    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     16052223                      
system.ruby.network.average_flit_latency    16.422847                      
system.ruby.network.average_flit_network_latency    12.114126                      
system.ruby.network.average_flit_queueing_latency     4.308721                      
system.ruby.network.average_flit_vnet_latency |   15.008377                       |    5.002877                       |    9.554412                      
system.ruby.network.average_flit_vqueue_latency |    5.994237                       |    6.000001                       |    1.017931                      
system.ruby.network.average_hops             0.992757                      
system.ruby.network.average_packet_latency    15.107003                      
system.ruby.network.average_packet_network_latency    11.599580                      
system.ruby.network.average_packet_queueing_latency     3.507423                      
system.ruby.network.average_packet_vnet_latency |   24.905827                       |    5.002877                       |    7.881272                      
system.ruby.network.average_packet_vqueue_latency |    5.971713                       |    6.000001                       |    1.011301                      
system.ruby.network.avg_link_utilization     0.140267                      
system.ruby.network.avg_vc_load          |    0.058295     41.56%     41.56% |    0.006766      4.82%     46.38% |    0.006535      4.66%     51.04% |    0.006522      4.65%     55.69% |    0.011018      7.85%     63.55% |    0.001232      0.88%     64.43% |    0.001226      0.87%     65.30% |    0.001225      0.87%     66.17% |    0.035115     25.03%     91.21% |    0.004389      3.13%     94.34% |    0.003972      2.83%     97.17% |    0.003972      2.83%    100.00%
system.ruby.network.avg_vc_load::total       0.140267                      
system.ruby.network.ext_in_link_utilization    144733252                      
system.ruby.network.ext_out_link_utilization    144733252                      
system.ruby.network.flit_network_latency |  1209051324                       |    75718175                       |   468547353                      
system.ruby.network.flit_queueing_latency |   482886324                       |    90809578                       |    49919245                      
system.ruby.network.flits_injected       |    80558432     55.66%     55.66% |    15134927     10.46%     66.12% |    49039893     33.88%    100.00%
system.ruby.network.flits_injected::total    144733252                      
system.ruby.network.flits_received       |    80558432     55.66%     55.66% |    15134927     10.46%     66.12% |    49039893     33.88%    100.00%
system.ruby.network.flits_received::total    144733252                      
system.ruby.network.int_link_utilization    143684992                      
system.ruby.network.packet_network_latency |   403330239                       |    75718175                       |   245116419                      
system.ruby.network.packet_queueing_latency |    96707192                       |    90809578                       |    31452597                      
system.ruby.network.packets_injected     |    16194212     25.94%     25.94% |    15134927     24.24%     50.18% |    31101125     49.82%    100.00%
system.ruby.network.packets_injected::total     62430264                      
system.ruby.network.packets_received     |    16194212     25.94%     25.94% |    15134927     24.24%     50.18% |    31101125     49.82%    100.00%
system.ruby.network.packets_received::total     62430264                      
system.ruby.network.routers0.buffer_reads     77188695                      
system.ruby.network.routers0.buffer_writes     77188695                      
system.ruby.network.routers0.crossbar_activity     77188695                      
system.ruby.network.routers0.sw_input_arbiter_activity     77308580                      
system.ruby.network.routers0.sw_output_arbiter_activity     77188695                      
system.ruby.network.routers1.buffer_reads     67237706                      
system.ruby.network.routers1.buffer_writes     67237706                      
system.ruby.network.routers1.crossbar_activity     67237706                      
system.ruby.network.routers1.sw_input_arbiter_activity     67333342                      
system.ruby.network.routers1.sw_output_arbiter_activity     67237706                      
system.ruby.network.routers2.buffer_reads     72959885                      
system.ruby.network.routers2.buffer_writes     72959885                      
system.ruby.network.routers2.crossbar_activity     72959885                      
system.ruby.network.routers2.sw_input_arbiter_activity     73059191                      
system.ruby.network.routers2.sw_output_arbiter_activity     72959885                      
system.ruby.network.routers3.buffer_reads     71031958                      
system.ruby.network.routers3.buffer_writes     71031958                      
system.ruby.network.routers3.crossbar_activity     71031958                      
system.ruby.network.routers3.sw_input_arbiter_activity     71120665                      
system.ruby.network.routers3.sw_output_arbiter_activity     71031958                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3335972419                      
system.ruby.outstanding_req_hist_seqr::mean     1.000530                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000367                      
system.ruby.outstanding_req_hist_seqr::stdev     0.023017                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3334204073     99.95%     99.95% |     1768346      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3335972419                      
system.switch_cpus0.Branches                 88571348                       # Number of branches fetched
system.switch_cpus0.committedInsts          414520523                       # Number of instructions committed
system.switch_cpus0.committedOps            771635894                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          115520840                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               401396                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           48944576                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               272032                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.359548                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          551264626                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                15300                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.640452                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3088048052                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1977747050.495180                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    441785688                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    294874011                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     78772892                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          1242                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 1242                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          960                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          646                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            4842707                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1110301001.504820                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    769031929                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           769031929                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1468415858                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    634055552                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          114828503                       # Number of load instructions
system.switch_cpus0.num_mem_refs            163398647                       # number of memory refs
system.switch_cpus0.num_store_insts          48570144                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1487706      0.19%      0.19% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        605731272     78.49%     78.69% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          677392      0.09%     78.77% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           412216      0.05%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             40      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             96      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              22      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu              50      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt              44      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc             28      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            6      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt           12      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            6      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       114828043     14.88%     93.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       48569666      6.29%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          460      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          478      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         771707537                       # Class of executed instruction
system.switch_cpus1.Branches                 92564051                       # Number of branches fetched
system.switch_cpus1.committedInsts          428188206                       # Number of instructions committed
system.switch_cpus1.committedOps            798903129                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          120597906                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               329688                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           46585973                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               217931                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.408411                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          566339698                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                12746                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.591589                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3088048286                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1826854669.404045                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    463350049                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    304750985                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     82832137                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           584                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  584                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          536                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes           48                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            4851090                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1261193616.595955                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    794835497                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           794835497                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1509132594                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    658188655                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          119908121                       # Number of load instructions
system.switch_cpus1.num_mem_refs            166181095                       # number of memory refs
system.switch_cpus1.num_store_insts          46272974                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1186030      0.15%      0.15% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        630255200     78.89%     79.04% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          728275      0.09%     79.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           555641      0.07%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              8      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            176      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.20% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       119908081     15.01%     94.21% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       46272614      5.79%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead           40      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          360      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         798906425                       # Class of executed instruction
system.switch_cpus2.Branches                118888734                       # Number of branches fetched
system.switch_cpus2.committedInsts          524307985                       # Number of instructions committed
system.switch_cpus2.committedOps            994568804                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          152353581                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               511005                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           60543563                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               231213                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.272473                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          679899352                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                24495                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.727527                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3088048286                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2246637399.273563                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    550344878                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    351634205                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     96929979                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses          4388                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                 4388                       # number of float instructions
system.switch_cpus2.num_fp_register_reads         5576                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2654                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           12901437                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      841410886.726437                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    989923684                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           989923684                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1921206667                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    812876279                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          151498058                       # Number of load instructions
system.switch_cpus2.num_mem_refs            211722275                       # number of memory refs
system.switch_cpus2.num_store_insts          60224217                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2183422      0.22%      0.22% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        779515762     78.38%     78.60% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          686320      0.07%     78.67% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           462094      0.05%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            162      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            368      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             264      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu             377      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             548      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc            372      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           165      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       151497088     15.23%     93.94% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       60223125      6.06%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          970      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite         1092      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         994572129                       # Class of executed instruction
system.switch_cpus3.Branches                131776619                       # Number of branches fetched
system.switch_cpus3.committedInsts          577352628                       # Number of instructions committed
system.switch_cpus3.committedOps           1104847099                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          172561742                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               515307                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           67732437                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses               234800                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.201033                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          745365778                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                29604                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.798967                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3088048286                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2467247354.201838                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    593286335                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    373365786                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts    103728764                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          1512                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 1512                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         1622                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          796                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           17043448                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      620800931.798163                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1099324687                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1099324687                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2146983716                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    902739854                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          171672558                       # Number of load instructions
system.switch_cpus3.num_mem_refs            239074865                       # number of memory refs
system.switch_cpus3.num_store_insts          67402307                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2605328      0.24%      0.24% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        861750426     78.00%     78.23% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          778946      0.07%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           641765      0.06%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             63      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            208      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              68      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu              96      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             136      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc             68      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            45      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       171672176     15.54%     93.90% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       67401867      6.10%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          382      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          440      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1104852014                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          860                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          429                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 978996792.540793                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 91203813.600709                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          429    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value    120607500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993768500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          429                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1123318700001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 419989624000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100919544024000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          643                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          321                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 966979644.859813                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 139812637.814248                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     14474000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    993791500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          321                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 916545454501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 310400466000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101235906427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions         1125                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          562                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 987812354.092527                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 40106041.501346                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          562    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value    283760500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    992044500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          562                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 988657664501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 555150543000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 100919044140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions         1299                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          649                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 971643772.731895                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 126079438.322815                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          649    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      3866500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    993836500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          649                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 912968628998                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 630596808503                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100919286910500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1544024143501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1544024143501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1544024143501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1544024143501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2     11958720                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          11958720                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       186855                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             186855                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      7745164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              7745164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      7745164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             7745164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    186855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000590000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             770301                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     186855                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   186855                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            12602                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            12466                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            12105                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            11044                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            10945                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5            10976                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6            11249                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            12447                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            12620                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            12130                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           11784                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10808                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10774                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10879                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           11434                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           12592                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1116043695                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 934275000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4619574945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     5972.78                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               24722.78                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  159107                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                85.15                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               186855                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 183553                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   2868                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     82                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     31                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    106                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     83                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     52                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     30                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        27748                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   430.975926                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   314.385614                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   280.691041                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         4548     16.39%     16.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         4027     14.51%     30.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3811     13.73%     44.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         3279     11.82%     56.45% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         3339     12.03%     68.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         3786     13.64%     82.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         2553      9.20%     91.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         2367      8.53%     99.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           38      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        27748                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM              11958720                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               11958720                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        7.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     7.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1544019864000                       # Total gap between requests
system.mem_ctrls2.avgGap                   8263198.01                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2     11958720                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 7745163.863101377152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       186855                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4619574945                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     24722.78                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      4970741                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      4970741                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      4970741                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      4970741                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       186855                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       186855                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       186855                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       186855                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  14199188645                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  14199188645                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  14199188645                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  14199188645                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      5157596                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      5157596                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      5157596                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      5157596                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.036229                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.036229                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.036229                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.036229                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 75990.413128                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 75990.413128                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 75990.413128                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 75990.413128                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       186855                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       186855                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       186855                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       186855                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2  10408439647                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total  10408439647                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2  10408439647                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total  10408439647                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.036229                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.036229                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.036229                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.036229                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 55703.297461                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 55703.297461                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 55703.297461                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 55703.297461                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      3849335                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      3849335                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       186855                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       186855                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  14199188645                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  14199188645                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      4036190                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      4036190                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.046295                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.046295                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 75990.413128                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 75990.413128                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       186855                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       186855                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2  10408439647                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total  10408439647                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.046295                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.046295                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 55703.297461                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 55703.297461                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1121406                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1121406                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1121406                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1121406                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     114758.110228                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  100918828588500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 114758.110228                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.437767                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.437767                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       186855                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       186770                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.712795                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      82708391                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      5157596                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            98160720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            52173660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          664169940                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     52169110920                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    548973261120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      723840603000                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       468.801350                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1426732930003                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  65732953498                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            99960000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            53130000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          669974760                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     52553169510                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    548649673440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      723909634350                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       468.846059                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1425886763501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  66579120000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3     11961664                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          11961664                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       186901                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             186901                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      7747071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              7747071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      7747071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             7747071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    186901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000586000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             770244                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     186901                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   186901                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            12603                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            12481                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            12105                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            11058                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            10943                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5            10978                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6            11255                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            12457                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            12619                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            12130                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           11782                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10798                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10775                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10891                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           11436                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           12590                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1115976465                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 934505000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4620370215                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     5970.95                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               24720.95                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  159183                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                85.17                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               186901                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 183720                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   2723                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     75                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     42                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     70                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     57                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     54                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     40                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        27716                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   431.575119                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   315.529927                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   279.908436                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         4506     16.26%     16.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3996     14.42%     30.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3811     13.75%     44.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         3333     12.03%     56.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         3317     11.97%     68.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         3805     13.73%     82.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         2571      9.28%     91.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         2338      8.44%     99.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           39      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        27716                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM              11961664                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               11961664                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        7.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     7.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1544023912000                       # Total gap between requests
system.mem_ctrls3.avgGap                   8261185.93                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3     11961664                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 7747070.569037544541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       186901                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4620370215                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     24720.95                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   85.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      4682064                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      4682064                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      4682064                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      4682064                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       186901                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       186901                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       186901                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       186901                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  14202194599                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  14202194599                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  14202194599                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  14202194599                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      4868965                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      4868965                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      4868965                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      4868965                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.038386                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.038386                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.038386                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.038386                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 75987.793532                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 75987.793532                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 75987.793532                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 75987.793532                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       186901                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       186901                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       186901                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       186901                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3  10410554865                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total  10410554865                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3  10410554865                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total  10410554865                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.038386                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.038386                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.038386                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.038386                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 55700.905105                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 55700.905105                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 55700.905105                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 55700.905105                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  1                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      3583044                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      3583044                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       186901                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       186901                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  14202194599                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  14202194599                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      3769945                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      3769945                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.049577                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.049577                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 75987.793532                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 75987.793532                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       186901                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       186901                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3  10410554865                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total  10410554865                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.049577                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.049577                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 55700.905105                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 55700.905105                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1099020                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1099020                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1099020                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1099020                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     114781.574284                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               1                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             1                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs                 1                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  100918828274500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 114781.574284                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.437857                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.437857                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       186900                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       186814                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.712967                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      78090341                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      4868965                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            98039340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            52101555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          664169940                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     52306893600                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    548857354080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      723862285155                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       468.815393                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1426430775500                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  66035108001                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            99867180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            53080665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          670303200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     52566426570                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    548638720320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      723912124575                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       468.847672                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1425858105501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  66607778000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0     11965440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          11965440                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       186960                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             186960                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      7749516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              7749516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      7749516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             7749516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    186960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             770505                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     186960                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   186960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            12608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            12482                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            12131                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            11062                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            10939                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            10978                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            11276                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            12439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            12611                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            12133                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           11784                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10815                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10776                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10906                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           11424                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           12596                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  1119131927                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 934800000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4624631927                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     5985.94                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               24735.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  159143                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                85.12                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               186960                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 183648                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   2879                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     31                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     66                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    102                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     59                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        27814                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   430.187963                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   313.405901                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   280.736004                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         4620     16.61%     16.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         4063     14.61%     31.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3720     13.37%     44.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         3382     12.16%     56.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         3297     11.85%     68.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3772     13.56%     82.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2602      9.36%     91.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         2318      8.33%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           40      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        27814                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM              11965440                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               11965440                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        7.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     7.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1544024037000                       # Total gap between requests
system.mem_ctrls0.avgGap                   8258579.57                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0     11965440                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 7749516.126651325263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       186960                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4624631927                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     24735.94                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   85.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      5153620                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      5153620                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      5153620                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      5153620                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       186960                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       186960                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       186960                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       186960                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  14209657040                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  14209657040                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  14209657040                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  14209657040                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      5340580                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      5340580                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      5340580                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      5340580                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.035007                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.035007                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.035007                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.035007                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 76003.728284                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 76003.728284                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 76003.728284                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 76003.728284                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       186960                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       186960                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       186960                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       186960                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0  10416755044                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total  10416755044                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0  10416755044                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total  10416755044                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.035007                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.035007                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.035007                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.035007                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 55716.490394                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 55716.490394                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 55716.490394                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 55716.490394                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      3968325                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      3968325                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       186960                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       186960                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  14209657040                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  14209657040                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      4155285                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      4155285                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.044993                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.044993                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 76003.728284                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 76003.728284                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       186960                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       186960                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0  10416755044                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total  10416755044                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.044993                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.044993                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 55716.490394                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 55716.490394                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1185295                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1185295                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1185295                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1185295                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     114822.310285                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  100918828274500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 114822.310285                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.438012                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.438012                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       186960                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       186871                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.713196                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      85636240                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      5340580                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            98232120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            52200225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          664341300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     52196765040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    548950093920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      723845359245                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       468.804430                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1426672068503                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  65793814998                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           100381260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            53353905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          670553100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     52597600440                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    548612386080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      723918001425                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       468.851478                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1425788867503                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  66677015998                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1     11960832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          11960832                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       186888                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             186888                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      7746532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              7746532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      7746532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             7746532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    186888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000602000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             770258                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     186888                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   186888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            12618                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            12476                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            12114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            11051                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            10943                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            10981                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            11235                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            12452                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            12617                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            12131                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           11776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10889                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           11438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           12585                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1105954953                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 934440000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             4610104953                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     5917.74                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               24667.74                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  159144                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                85.15                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               186888                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 183714                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   2739                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     73                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     59                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     66                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     64                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     49                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        27744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   431.114187                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   314.539012                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   280.668417                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         4553     16.41%     16.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         4079     14.70%     31.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3740     13.48%     44.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         3324     11.98%     56.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         3331     12.01%     68.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3747     13.51%     82.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2587      9.32%     91.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         2344      8.45%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           39      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        27744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM              11960832                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               11960832                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        7.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     7.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1544018840000                       # Total gap between requests
system.mem_ctrls1.avgGap                   8261733.44                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1     11960832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 7746531.717359932140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       186888                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   4610104953                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     24667.74                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      4973577                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      4973577                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      4973577                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      4973577                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       186888                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       186888                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       186888                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       186888                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  14191383112                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  14191383112                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  14191383112                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  14191383112                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      5160465                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      5160465                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      5160465                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      5160465                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.036215                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.036215                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.036215                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.036215                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 75935.229185                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 75935.229185                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 75935.229185                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 75935.229185                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       186888                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       186888                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       186888                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       186888                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1  10399983115                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total  10399983115                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1  10399983115                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total  10399983115                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.036215                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.036215                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.036215                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.036215                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 55648.212379                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 55648.212379                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 55648.212379                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 55648.212379                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      3861802                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      3861802                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       186888                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       186888                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  14191383112                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  14191383112                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      4048690                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      4048690                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.046160                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.046160                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 75935.229185                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 75935.229185                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       186888                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       186888                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1  10399983115                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total  10399983115                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.046160                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.046160                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 55648.212379                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 55648.212379                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1111775                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1111775                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1111775                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1111775                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     114772.815315                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  100918828272500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 114772.815315                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.437824                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.437824                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       186888                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       186801                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.712921                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      82754328                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      5160465                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            98267820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            52230585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          664148520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     52224447090                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    548926410240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      723849230895                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       468.806938                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1426610940752                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  65854942749                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            99824340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            53057895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          670231800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    121883726640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     52582717740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    548625082080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      723914640495                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       468.849301                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1425821515002                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  51558260000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  66644368499                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  416                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 416                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6913                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6913                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           66                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   14658                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          436                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          436                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7084                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          425                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7117                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         6560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6444                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         6580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    27777                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               152000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102462852348001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             3929280                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             3888962                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              540000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4104017                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2502500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3274500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2469000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              163996                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2640500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             3992141                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
