# EECS 3201 Verilog examples

This repository holds Verilog code examples used in YorkU's EECS 3201 - Digital Logic Design course.
To run the verilog code examples, download [Verilator](https://www.veripool.org/verilator/), and execute the script `execute.sh` to compile, simulate and generate the waveforms for the circuit.

## Code examples
1. [AND gate using structural modeling](1_structural_and)
2. [3-bit circuit to identify even numbers using structural modeling](2_structural_even)
3. [2x4 decoder circuit using structural modeling](3_structural_2x4_decoder)
4. [AND gate using dataflow modeling](4_df_and)
5. [3-bit circuit to identify even numbers using dataflow modeling](5_df_even)
6. [2x4 decoder circuit using dataflow modeling](6_df_2x4_decoder)
7. [AND gate using behavioral modeling](7_behavioral_and)
8. [3-bit circuit to identify even numbers using behavioral modeling](8_behavioral_even)
9. [2x4 decoder circuit using behavioral modeling](9_behavioral_2x4_decoder)
10. [Model instantiation example](10_module_instantiation)
11. [Incorrect verilog example that does not terminate](11_forever_simulation)
12. [2x4 decoder circuit with testbench](12_2x4_decoder_with_testbench)
13. [4-bit ripple carry adder circuit using full-adders and half-adders](13_full_adder)
14. [4-bit carry lookahead adder circuit](14_carry_lookahead)
15. [4-bit magnitude comparator in behavioral modeling](15_magnitude_comparator)
16. [3x8 decoder](16_decoder_3x8)
17. [8x1 mux](17_mux_8x1)
18. More to follow....
