

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Thu Oct 30 18:13:26 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106347|   106347|  1.063 ms|  1.063 ms|  106347|  106347|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344     |conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2     |    18498|    18498|   0.185 ms|   0.185 ms|  18498|  18498|       no|
        |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384  |conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4  |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407      |conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8      |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430                             |conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6                             |      292|      292|   2.920 us|   2.920 us|    292|    292|       no|
        |grp_conv2_Pipeline_tile_height_loop_fu_452                                        |conv2_Pipeline_tile_height_loop                                        |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop12_fu_493                                      |conv2_Pipeline_tile_height_loop12                                      |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop13_fu_534                                      |conv2_Pipeline_tile_height_loop13                                      |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop14_fu_575                                      |conv2_Pipeline_tile_height_loop14                                      |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_feature_loop_CONV2  |    69344|    69344|      2167|          -|          -|    32|        no|
        | + in_feature_loop_conv2  |     1872|     1872|       117|          -|          -|    16|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 16 6 
6 --> 7 15 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 5 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 17 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%input_tile = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 18 'alloca' 'input_tile' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%input_tile_1 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 19 'alloca' 'input_tile_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%input_tile_2 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 20 'alloca' 'input_tile_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%input_tile_3 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 21 'alloca' 'input_tile_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%input_tile_4 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 22 'alloca' 'input_tile_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%input_tile_5 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 23 'alloca' 'input_tile_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%input_tile_6 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 24 'alloca' 'input_tile_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%input_tile_7 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 25 'alloca' 'input_tile_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%input_tile_8 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 26 'alloca' 'input_tile_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%input_tile_9 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 27 'alloca' 'input_tile_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%input_tile_10 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 28 'alloca' 'input_tile_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%input_tile_11 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 29 'alloca' 'input_tile_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%input_tile_12 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 30 'alloca' 'input_tile_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%input_tile_13 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 31 'alloca' 'input_tile_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%input_tile_14 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 32 'alloca' 'input_tile_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%input_tile_15 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 33 'alloca' 'input_tile_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%input_tile_16 = alloca i64 1" [src/srcnn.cpp:314]   --->   Operation 34 'alloca' 'input_tile_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%layer2_output_tile = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 35 'alloca' 'layer2_output_tile' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%layer2_output_tile_1 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 36 'alloca' 'layer2_output_tile_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%layer2_output_tile_2 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 37 'alloca' 'layer2_output_tile_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "%layer2_output_tile_3 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 38 'alloca' 'layer2_output_tile_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%layer2_output_tile_4 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 39 'alloca' 'layer2_output_tile_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%layer2_output_tile_5 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 40 'alloca' 'layer2_output_tile_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%layer2_output_tile_6 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 41 'alloca' 'layer2_output_tile_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%layer2_output_tile_7 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 42 'alloca' 'layer2_output_tile_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 43 [1/1] (1.23ns)   --->   "%layer2_output_tile_8 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 43 'alloca' 'layer2_output_tile_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%layer2_output_tile_9 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 44 'alloca' 'layer2_output_tile_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%layer2_output_tile_10 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 45 'alloca' 'layer2_output_tile_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%layer2_output_tile_11 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 46 'alloca' 'layer2_output_tile_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%layer2_output_tile_12 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 47 'alloca' 'layer2_output_tile_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%layer2_output_tile_13 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 48 'alloca' 'layer2_output_tile_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%layer2_output_tile_14 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 49 'alloca' 'layer2_output_tile_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%layer2_output_tile_15 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 50 'alloca' 'layer2_output_tile_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%layer2_output_tile_16 = alloca i64 1" [src/srcnn.cpp:315]   --->   Operation 51 'alloca' 'layer2_output_tile_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 52 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %conv1_to_conv2"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln340 = store i6 0, i6 %feat" [src/srcnn.cpp:340]   --->   Operation 54 'store' 'store_ln340' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %conv1_to_conv2"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_258 = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4, i32 %conv2_biases, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_to_conv2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_to_conv3, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_151, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_151, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4, i32 %conv2_biases, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln340 = br void %in_feature_loop_conv2" [src/srcnn.cpp:340]   --->   Operation 68 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%feat_1 = load i6 %feat" [src/srcnn.cpp:340]   --->   Operation 69 'load' 'feat_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.78ns)   --->   "%icmp_ln340 = icmp_eq  i6 %feat_1, i6 32" [src/srcnn.cpp:340]   --->   Operation 70 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln340 = add i6 %feat_1, i6 1" [src/srcnn.cpp:340]   --->   Operation 71 'add' 'add_ln340' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %in_feature_loop_conv2.split, void %for.inc149.preheader" [src/srcnn.cpp:340]   --->   Operation 72 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i6 %feat_1" [src/srcnn.cpp:350]   --->   Operation 73 'zext' 'zext_ln350' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %feat_1, i4 0" [src/srcnn.cpp:350]   --->   Operation 74 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln350 = add i10 %tmp_1, i10 %zext_ln350" [src/srcnn.cpp:350]   --->   Operation 75 'add' 'add_ln350' <Predicate = (!icmp_ln340)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i6 %feat_1" [src/srcnn.cpp:340]   --->   Operation 76 'trunc' 'trunc_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln340 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:340]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_170" [src/srcnn.cpp:340]   --->   Operation 78 'specloopname' 'specloopname_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %feat_1, i32 1, i32 4" [src/srcnn.cpp:340]   --->   Operation 79 'partselect' 'lshr_ln' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.42ns)   --->   "%br_ln342 = br void %tile_height_loop" [src/srcnn.cpp:342]   --->   Operation 80 'br' 'br_ln342' <Predicate = (!icmp_ln340)> <Delay = 0.42>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_259 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_259' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 82 'call' 'call_ln0' <Predicate = (icmp_ln340)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%in_feat = phi i7 %add_ln342, void %tile_height_loop.split, i7 0, void %in_feature_loop_conv2.split" [src/srcnn.cpp:342]   --->   Operation 83 'phi' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %in_feat, i32 6" [src/srcnn.cpp:342]   --->   Operation 84 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln342 = br i1 %tmp_8, void %tile_height_loop.split, void %for.body105.preheader" [src/srcnn.cpp:342]   --->   Operation 85 'br' 'br_ln342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %in_feat, i32 1, i32 5" [src/srcnn.cpp:342]   --->   Operation 86 'partselect' 'lshr_ln3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 %lshr_ln3" [src/srcnn.cpp:340]   --->   Operation 87 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i9 %tmp_5" [src/srcnn.cpp:340]   --->   Operation 88 'zext' 'tmp_24_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%conv2_weights_0_0_addr = getelementptr i32 %conv2_weights_0_0, i64 0, i64 %tmp_24_cast" [src/srcnn.cpp:340]   --->   Operation 89 'getelementptr' 'conv2_weights_0_0_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%conv2_weights_0_1_addr = getelementptr i32 %conv2_weights_0_1, i64 0, i64 %tmp_24_cast" [src/srcnn.cpp:340]   --->   Operation 90 'getelementptr' 'conv2_weights_0_1_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%conv2_weights_1_0_addr = getelementptr i32 %conv2_weights_1_0, i64 0, i64 %tmp_24_cast" [src/srcnn.cpp:340]   --->   Operation 91 'getelementptr' 'conv2_weights_1_0_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%conv2_weights_1_1_addr = getelementptr i32 %conv2_weights_1_1, i64 0, i64 %tmp_24_cast" [src/srcnn.cpp:340]   --->   Operation 92 'getelementptr' 'conv2_weights_1_1_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (1.23ns)   --->   "%conv2_weights_0_0_load = load i9 %conv2_weights_0_0_addr" [src/srcnn.cpp:340]   --->   Operation 93 'load' 'conv2_weights_0_0_load' <Predicate = (!tmp_8)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 94 [2/2] (1.23ns)   --->   "%conv2_weights_1_0_load = load i9 %conv2_weights_1_0_addr" [src/srcnn.cpp:340]   --->   Operation 94 'load' 'conv2_weights_1_0_load' <Predicate = (!tmp_8)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 95 [2/2] (1.23ns)   --->   "%conv2_weights_0_1_load = load i9 %conv2_weights_0_1_addr" [src/srcnn.cpp:340]   --->   Operation 95 'load' 'conv2_weights_0_1_load' <Predicate = (!tmp_8)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%conv2_weights_1_1_load = load i9 %conv2_weights_1_1_addr" [src/srcnn.cpp:340]   --->   Operation 96 'load' 'conv2_weights_1_1_load' <Predicate = (!tmp_8)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 97 [1/1] (0.77ns)   --->   "%add_ln342 = add i7 %in_feat, i7 4" [src/srcnn.cpp:342]   --->   Operation 97 'add' 'add_ln342' <Predicate = (!tmp_8)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (2.02ns)   --->   "%call_ln350 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/srcnn.cpp:350]   --->   Operation 98 'call' 'call_ln350' <Predicate = (tmp_8)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln340 = store i6 %add_ln340, i6 %feat" [src/srcnn.cpp:340]   --->   Operation 99 'store' 'store_ln340' <Predicate = (tmp_8)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.69>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i7 %in_feat" [src/srcnn.cpp:342]   --->   Operation 100 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i7 %in_feat" [src/srcnn.cpp:352]   --->   Operation 101 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %in_feat, i4 0" [src/srcnn.cpp:352]   --->   Operation 102 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln352 = add i11 %tmp_3, i11 %zext_ln352" [src/srcnn.cpp:352]   --->   Operation 103 'add' 'add_ln352' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/2] (1.23ns)   --->   "%conv2_weights_0_0_load = load i9 %conv2_weights_0_0_addr" [src/srcnn.cpp:340]   --->   Operation 104 'load' 'conv2_weights_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 105 [1/2] (1.23ns)   --->   "%conv2_weights_1_0_load = load i9 %conv2_weights_1_0_addr" [src/srcnn.cpp:340]   --->   Operation 105 'load' 'conv2_weights_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 106 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv2_weights_0_0_load, i32 %conv2_weights_1_0_load, i1 %trunc_ln340" [src/srcnn.cpp:340]   --->   Operation 106 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/2] (2.03ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop, i11 %add_ln352, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp" [src/srcnn.cpp:352]   --->   Operation 107 'call' 'call_ln352' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 108 [1/2] (1.23ns)   --->   "%conv2_weights_0_1_load = load i9 %conv2_weights_0_1_addr" [src/srcnn.cpp:340]   --->   Operation 108 'load' 'conv2_weights_0_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 109 [1/2] (1.23ns)   --->   "%conv2_weights_1_1_load = load i9 %conv2_weights_1_1_addr" [src/srcnn.cpp:340]   --->   Operation 109 'load' 'conv2_weights_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 110 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv2_weights_0_1_load, i32 %conv2_weights_1_1_load, i1 %trunc_ln340" [src/srcnn.cpp:340]   --->   Operation 110 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop, i11 %add_ln352, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp" [src/srcnn.cpp:352]   --->   Operation 111 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.82>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln342 = or i6 %trunc_ln342, i6 1" [src/srcnn.cpp:342]   --->   Operation 112 'or' 'or_ln342' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln352_9 = zext i6 %or_ln342" [src/srcnn.cpp:352]   --->   Operation 113 'zext' 'zext_ln352_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln342, i4 0" [src/srcnn.cpp:352]   --->   Operation 114 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln352_10 = zext i10 %tmp_6" [src/srcnn.cpp:352]   --->   Operation 115 'zext' 'zext_ln352_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln352_1 = add i11 %zext_ln352_10, i11 %zext_ln352_9" [src/srcnn.cpp:352]   --->   Operation 116 'add' 'add_ln352_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [2/2] (2.03ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop12, i11 %add_ln352_1, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_s" [src/srcnn.cpp:352]   --->   Operation 117 'call' 'call_ln352' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop12, i11 %add_ln352_1, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_s" [src/srcnn.cpp:352]   --->   Operation 118 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln345 = or i5 %lshr_ln3, i5 1" [src/srcnn.cpp:345]   --->   Operation 119 'or' 'or_ln345' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 %or_ln345" [src/srcnn.cpp:340]   --->   Operation 120 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i9 %tmp_9" [src/srcnn.cpp:340]   --->   Operation 121 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%conv2_weights_0_0_addr_1 = getelementptr i32 %conv2_weights_0_0, i64 0, i64 %tmp_27_cast" [src/srcnn.cpp:340]   --->   Operation 122 'getelementptr' 'conv2_weights_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%conv2_weights_0_1_addr_1 = getelementptr i32 %conv2_weights_0_1, i64 0, i64 %tmp_27_cast" [src/srcnn.cpp:340]   --->   Operation 123 'getelementptr' 'conv2_weights_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%conv2_weights_1_0_addr_1 = getelementptr i32 %conv2_weights_1_0, i64 0, i64 %tmp_27_cast" [src/srcnn.cpp:340]   --->   Operation 124 'getelementptr' 'conv2_weights_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%conv2_weights_1_1_addr_1 = getelementptr i32 %conv2_weights_1_1, i64 0, i64 %tmp_27_cast" [src/srcnn.cpp:340]   --->   Operation 125 'getelementptr' 'conv2_weights_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (1.23ns)   --->   "%conv2_weights_0_0_load_1 = load i9 %conv2_weights_0_0_addr_1" [src/srcnn.cpp:340]   --->   Operation 126 'load' 'conv2_weights_0_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 127 [2/2] (1.23ns)   --->   "%conv2_weights_1_0_load_1 = load i9 %conv2_weights_1_0_addr_1" [src/srcnn.cpp:340]   --->   Operation 127 'load' 'conv2_weights_1_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 128 [2/2] (1.23ns)   --->   "%conv2_weights_0_1_load_1 = load i9 %conv2_weights_0_1_addr_1" [src/srcnn.cpp:340]   --->   Operation 128 'load' 'conv2_weights_0_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 129 [2/2] (1.23ns)   --->   "%conv2_weights_1_1_load_1 = load i9 %conv2_weights_1_1_addr_1" [src/srcnn.cpp:340]   --->   Operation 129 'load' 'conv2_weights_1_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 11 <SV = 10> <Delay = 3.69>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln342_1 = or i6 %trunc_ln342, i6 2" [src/srcnn.cpp:342]   --->   Operation 130 'or' 'or_ln342_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln352_11 = zext i6 %or_ln342_1" [src/srcnn.cpp:352]   --->   Operation 131 'zext' 'zext_ln352_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln342_1, i4 0" [src/srcnn.cpp:352]   --->   Operation 132 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln352_12 = zext i10 %tmp_7" [src/srcnn.cpp:352]   --->   Operation 133 'zext' 'zext_ln352_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln352_2 = add i11 %zext_ln352_12, i11 %zext_ln352_11" [src/srcnn.cpp:352]   --->   Operation 134 'add' 'add_ln352_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/2] (1.23ns)   --->   "%conv2_weights_0_0_load_1 = load i9 %conv2_weights_0_0_addr_1" [src/srcnn.cpp:340]   --->   Operation 135 'load' 'conv2_weights_0_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 136 [1/2] (1.23ns)   --->   "%conv2_weights_1_0_load_1 = load i9 %conv2_weights_1_0_addr_1" [src/srcnn.cpp:340]   --->   Operation 136 'load' 'conv2_weights_1_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 137 [1/1] (0.42ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv2_weights_0_0_load_1, i32 %conv2_weights_1_0_load_1, i1 %trunc_ln340" [src/srcnn.cpp:340]   --->   Operation 137 'mux' 'tmp_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [2/2] (2.03ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop13, i11 %add_ln352_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_2" [src/srcnn.cpp:352]   --->   Operation 138 'call' 'call_ln352' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 139 [1/2] (1.23ns)   --->   "%conv2_weights_0_1_load_1 = load i9 %conv2_weights_0_1_addr_1" [src/srcnn.cpp:340]   --->   Operation 139 'load' 'conv2_weights_0_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 140 [1/2] (1.23ns)   --->   "%conv2_weights_1_1_load_1 = load i9 %conv2_weights_1_1_addr_1" [src/srcnn.cpp:340]   --->   Operation 140 'load' 'conv2_weights_1_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 141 [1/1] (0.42ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv2_weights_0_1_load_1, i32 %conv2_weights_1_1_load_1, i1 %trunc_ln340" [src/srcnn.cpp:340]   --->   Operation 141 'mux' 'tmp_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop13, i11 %add_ln352_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_2" [src/srcnn.cpp:352]   --->   Operation 142 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln342_2 = or i6 %trunc_ln342, i6 3" [src/srcnn.cpp:342]   --->   Operation 143 'or' 'or_ln342_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln352_13 = zext i6 %or_ln342_2" [src/srcnn.cpp:352]   --->   Operation 144 'zext' 'zext_ln352_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln342_2, i4 0" [src/srcnn.cpp:352]   --->   Operation 145 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln352_14 = zext i10 %tmp_10" [src/srcnn.cpp:352]   --->   Operation 146 'zext' 'zext_ln352_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.78ns)   --->   "%add_ln352_3 = add i11 %zext_ln352_14, i11 %zext_ln352_13" [src/srcnn.cpp:352]   --->   Operation 147 'add' 'add_ln352_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [2/2] (2.03ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop14, i11 %add_ln352_3, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_4" [src/srcnn.cpp:352]   --->   Operation 148 'call' 'call_ln352' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln342 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/srcnn.cpp:342]   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln342' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_168" [src/srcnn.cpp:342]   --->   Operation 150 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln352 = call void @conv2_Pipeline_tile_height_loop14, i11 %add_ln352_3, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_4" [src/srcnn.cpp:352]   --->   Operation 151 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln342 = br void %tile_height_loop" [src/srcnn.cpp:342]   --->   Operation 152 'br' 'br_ln342' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln350 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6, i10 %add_ln350, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/srcnn.cpp:350]   --->   Operation 153 'call' 'call_ln350' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln340 = br void %in_feature_loop_conv2" [src/srcnn.cpp:340]   --->   Operation 154 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [src/srcnn.cpp:378]   --->   Operation 156 'ret' 'ret_ln378' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_to_conv2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2_weights_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_to_conv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
feat                     (alloca           ) [ 01111111111111110]
input_tile               (alloca           ) [ 00111111111111110]
input_tile_1             (alloca           ) [ 00111111111111110]
input_tile_2             (alloca           ) [ 00111111111111110]
input_tile_3             (alloca           ) [ 00111111111111110]
input_tile_4             (alloca           ) [ 00111111111111110]
input_tile_5             (alloca           ) [ 00111111111111110]
input_tile_6             (alloca           ) [ 00111111111111110]
input_tile_7             (alloca           ) [ 00111111111111110]
input_tile_8             (alloca           ) [ 00111111111111110]
input_tile_9             (alloca           ) [ 00111111111111110]
input_tile_10            (alloca           ) [ 00111111111111110]
input_tile_11            (alloca           ) [ 00111111111111110]
input_tile_12            (alloca           ) [ 00111111111111110]
input_tile_13            (alloca           ) [ 00111111111111110]
input_tile_14            (alloca           ) [ 00111111111111110]
input_tile_15            (alloca           ) [ 00111111111111110]
input_tile_16            (alloca           ) [ 00111111111111110]
layer2_output_tile       (alloca           ) [ 00111111111111111]
layer2_output_tile_1     (alloca           ) [ 00111111111111111]
layer2_output_tile_2     (alloca           ) [ 00111111111111111]
layer2_output_tile_3     (alloca           ) [ 00111111111111111]
layer2_output_tile_4     (alloca           ) [ 00111111111111111]
layer2_output_tile_5     (alloca           ) [ 00111111111111111]
layer2_output_tile_6     (alloca           ) [ 00111111111111111]
layer2_output_tile_7     (alloca           ) [ 00111111111111111]
layer2_output_tile_8     (alloca           ) [ 00111111111111111]
layer2_output_tile_9     (alloca           ) [ 00111111111111111]
layer2_output_tile_10    (alloca           ) [ 00111111111111111]
layer2_output_tile_11    (alloca           ) [ 00111111111111111]
layer2_output_tile_12    (alloca           ) [ 00111111111111111]
layer2_output_tile_13    (alloca           ) [ 00111111111111111]
layer2_output_tile_14    (alloca           ) [ 00111111111111111]
layer2_output_tile_15    (alloca           ) [ 00111111111111111]
layer2_output_tile_16    (alloca           ) [ 00111111111111111]
empty                    (wait             ) [ 00000000000000000]
store_ln340              (store            ) [ 00000000000000000]
call_ln0                 (call             ) [ 00000000000000000]
empty_258                (wait             ) [ 00000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000]
call_ln0                 (call             ) [ 00000000000000000]
br_ln340                 (br               ) [ 00000000000000000]
feat_1                   (load             ) [ 00000000000000000]
icmp_ln340               (icmp             ) [ 00000111111111110]
add_ln340                (add              ) [ 00000011111111100]
br_ln340                 (br               ) [ 00000000000000000]
zext_ln350               (zext             ) [ 00000000000000000]
tmp_1                    (bitconcatenate   ) [ 00000000000000000]
add_ln350                (add              ) [ 00000011111111110]
trunc_ln340              (trunc            ) [ 00000011111111100]
speclooptripcount_ln340  (speclooptripcount) [ 00000000000000000]
specloopname_ln340       (specloopname     ) [ 00000000000000000]
lshr_ln                  (partselect       ) [ 00000011111111100]
br_ln342                 (br               ) [ 00000111111111110]
empty_259                (wait             ) [ 00000000000000000]
in_feat                  (phi              ) [ 00000011000000000]
tmp_8                    (bitselect        ) [ 00000111111111110]
br_ln342                 (br               ) [ 00000000000000000]
lshr_ln3                 (partselect       ) [ 00000001111000000]
tmp_5                    (bitconcatenate   ) [ 00000000000000000]
tmp_24_cast              (zext             ) [ 00000000000000000]
conv2_weights_0_0_addr   (getelementptr    ) [ 00000001000000000]
conv2_weights_0_1_addr   (getelementptr    ) [ 00000001000000000]
conv2_weights_1_0_addr   (getelementptr    ) [ 00000001000000000]
conv2_weights_1_1_addr   (getelementptr    ) [ 00000001000000000]
add_ln342                (add              ) [ 00000111111111110]
store_ln340              (store            ) [ 00000000000000000]
trunc_ln342              (trunc            ) [ 00000000111111000]
zext_ln352               (zext             ) [ 00000000000000000]
tmp_3                    (bitconcatenate   ) [ 00000000000000000]
add_ln352                (add              ) [ 00000000100000000]
conv2_weights_0_0_load   (load             ) [ 00000000000000000]
conv2_weights_1_0_load   (load             ) [ 00000000000000000]
tmp                      (mux              ) [ 00000000100000000]
conv2_weights_0_1_load   (load             ) [ 00000000000000000]
conv2_weights_1_1_load   (load             ) [ 00000000000000000]
tmp_s                    (mux              ) [ 00000000111000000]
call_ln352               (call             ) [ 00000000000000000]
or_ln342                 (or               ) [ 00000000000000000]
zext_ln352_9             (zext             ) [ 00000000000000000]
tmp_6                    (bitconcatenate   ) [ 00000000000000000]
zext_ln352_10            (zext             ) [ 00000000000000000]
add_ln352_1              (add              ) [ 00000000001000000]
call_ln352               (call             ) [ 00000000000000000]
or_ln345                 (or               ) [ 00000000000000000]
tmp_9                    (bitconcatenate   ) [ 00000000000000000]
tmp_27_cast              (zext             ) [ 00000000000000000]
conv2_weights_0_0_addr_1 (getelementptr    ) [ 00000000000100000]
conv2_weights_0_1_addr_1 (getelementptr    ) [ 00000000000100000]
conv2_weights_1_0_addr_1 (getelementptr    ) [ 00000000000100000]
conv2_weights_1_1_addr_1 (getelementptr    ) [ 00000000000100000]
or_ln342_1               (or               ) [ 00000000000000000]
zext_ln352_11            (zext             ) [ 00000000000000000]
tmp_7                    (bitconcatenate   ) [ 00000000000000000]
zext_ln352_12            (zext             ) [ 00000000000000000]
add_ln352_2              (add              ) [ 00000000000010000]
conv2_weights_0_0_load_1 (load             ) [ 00000000000000000]
conv2_weights_1_0_load_1 (load             ) [ 00000000000000000]
tmp_2                    (mux              ) [ 00000000000010000]
conv2_weights_0_1_load_1 (load             ) [ 00000000000000000]
conv2_weights_1_1_load_1 (load             ) [ 00000000000000000]
tmp_4                    (mux              ) [ 00000000000011100]
call_ln352               (call             ) [ 00000000000000000]
or_ln342_2               (or               ) [ 00000000000000000]
zext_ln352_13            (zext             ) [ 00000000000000000]
tmp_10                   (bitconcatenate   ) [ 00000000000000000]
zext_ln352_14            (zext             ) [ 00000000000000000]
add_ln352_3              (add              ) [ 00000000000000100]
speclooptripcount_ln342  (speclooptripcount) [ 00000000000000000]
specloopname_ln342       (specloopname     ) [ 00000000000000000]
call_ln352               (call             ) [ 00000000000000000]
br_ln342                 (br               ) [ 00000111111111110]
call_ln350               (call             ) [ 00000000000000000]
br_ln340                 (br               ) [ 00000000000000000]
call_ln0                 (call             ) [ 00000000000000000]
ret_ln378                (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_to_conv2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_to_conv2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_weights_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_weights_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_weights_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_to_conv3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_151"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_170"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_168"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="feat_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_tile_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_tile_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_tile_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_tile_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_tile_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_tile_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_tile_6_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_tile_7_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_tile_8_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_tile_9_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_tile_10_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_10/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_tile_11_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_11/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_tile_12_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_12/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_tile_13_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_13/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="input_tile_14_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_14/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_tile_15_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_15/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_tile_16_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_16/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer2_output_tile_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer2_output_tile_1_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer2_output_tile_2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer2_output_tile_3_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer2_output_tile_4_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer2_output_tile_5_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer2_output_tile_6_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_6/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="layer2_output_tile_7_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_7/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="layer2_output_tile_8_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="layer2_output_tile_9_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_9/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer2_output_tile_10_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_10/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="layer2_output_tile_11_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_11/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="layer2_output_tile_12_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_12/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="layer2_output_tile_13_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_13/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="layer2_output_tile_14_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_14/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="layer2_output_tile_15_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_15/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="layer2_output_tile_16_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_16/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="conv2_weights_0_0_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_0_0_addr/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="conv2_weights_0_1_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_0_1_addr/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv2_weights_1_0_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_1_0_addr/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="conv2_weights_1_1_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="9" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_1_1_addr/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_0_0_load/6 conv2_weights_0_0_load_1/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_1_0_load/6 conv2_weights_1_0_load_1/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_0_1_load/6 conv2_weights_0_1_load_1/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_1_1_load/6 conv2_weights_1_1_load_1/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv2_weights_0_0_addr_1_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="9" slack="0"/>
<pin id="304" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_0_0_addr_1/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="conv2_weights_0_1_addr_1_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="9" slack="0"/>
<pin id="311" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_0_1_addr_1/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="conv2_weights_1_0_addr_1_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="9" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_1_0_addr_1/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="conv2_weights_1_1_addr_1_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="9" slack="0"/>
<pin id="325" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_1_1_addr_1/10 "/>
</bind>
</comp>

<comp id="332" class="1005" name="in_feat_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="1"/>
<pin id="334" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_feat (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="in_feat_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_feat/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="0"/>
<pin id="351" dir="0" index="6" bw="32" slack="0"/>
<pin id="352" dir="0" index="7" bw="32" slack="0"/>
<pin id="353" dir="0" index="8" bw="32" slack="0"/>
<pin id="354" dir="0" index="9" bw="32" slack="0"/>
<pin id="355" dir="0" index="10" bw="32" slack="0"/>
<pin id="356" dir="0" index="11" bw="32" slack="0"/>
<pin id="357" dir="0" index="12" bw="32" slack="0"/>
<pin id="358" dir="0" index="13" bw="32" slack="0"/>
<pin id="359" dir="0" index="14" bw="32" slack="0"/>
<pin id="360" dir="0" index="15" bw="32" slack="0"/>
<pin id="361" dir="0" index="16" bw="32" slack="0"/>
<pin id="362" dir="0" index="17" bw="32" slack="0"/>
<pin id="363" dir="0" index="18" bw="32" slack="0"/>
<pin id="364" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="404" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="0" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="18" bw="32" slack="0"/>
<pin id="427" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="1"/>
<pin id="433" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="450" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln350/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_conv2_Pipeline_tile_height_loop_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="19" bw="10" slack="2"/>
<pin id="473" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="37" bw="32" slack="0"/>
<pin id="491" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_conv2_Pipeline_tile_height_loop12_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="0" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="19" bw="10" slack="4"/>
<pin id="514" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="521" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="37" bw="32" slack="2"/>
<pin id="532" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_conv2_Pipeline_tile_height_loop13_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="11" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="19" bw="10" slack="6"/>
<pin id="555" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="560" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="564" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="567" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="570" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="572" dir="0" index="37" bw="32" slack="0"/>
<pin id="573" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_conv2_Pipeline_tile_height_loop14_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="0" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="19" bw="10" slack="8"/>
<pin id="596" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="597" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="37" bw="32" slack="2"/>
<pin id="614" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/13 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="0" index="3" bw="1" slack="2"/>
<pin id="621" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 tmp_2/11 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="32" slack="0"/>
<pin id="631" dir="0" index="3" bw="1" slack="2"/>
<pin id="632" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/7 tmp_4/11 "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s tmp_4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln340_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="feat_1_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="4"/>
<pin id="655" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln340_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="0" index="1" bw="6" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln340_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln350_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln350_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="0" index="1" bw="6" slack="0"/>
<pin id="683" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln340_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="lshr_ln_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="0" index="1" bw="6" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="0" index="3" bw="4" slack="0"/>
<pin id="695" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_8_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="7" slack="0"/>
<pin id="703" dir="0" index="2" bw="4" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="lshr_ln3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="7" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="4" slack="0"/>
<pin id="713" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="1"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_24_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln342_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="7" slack="0"/>
<pin id="735" dir="0" index="1" bw="4" slack="0"/>
<pin id="736" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln342/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln340_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="1"/>
<pin id="741" dir="0" index="1" bw="6" slack="5"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln342_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="1"/>
<pin id="745" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/7 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln352_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="1"/>
<pin id="749" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="0" index="1" bw="7" slack="1"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln352_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="0" index="1" bw="7" slack="0"/>
<pin id="762" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_ln342_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="2"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln342/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln352_9_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="0"/>
<pin id="773" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_9/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_6_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="6" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln352_10_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_10/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln352_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="0"/>
<pin id="789" dir="0" index="1" bw="6" slack="0"/>
<pin id="790" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352_1/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln345_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="4"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln345/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_9_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="0" index="1" bw="4" slack="5"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_27_cast_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln342_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="4"/>
<pin id="816" dir="0" index="1" bw="3" slack="0"/>
<pin id="817" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln342_1/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln352_11_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="0"/>
<pin id="821" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_11/11 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_7_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="0"/>
<pin id="825" dir="0" index="1" bw="6" slack="0"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln352_12_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_12/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln352_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="0"/>
<pin id="837" dir="0" index="1" bw="6" slack="0"/>
<pin id="838" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352_2/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="or_ln342_2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="6"/>
<pin id="844" dir="0" index="1" bw="3" slack="0"/>
<pin id="845" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln342_2/13 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln352_13_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="0"/>
<pin id="849" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_13/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_10_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="0"/>
<pin id="853" dir="0" index="1" bw="6" slack="0"/>
<pin id="854" dir="0" index="2" bw="1" slack="0"/>
<pin id="855" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln352_14_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="0"/>
<pin id="861" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_14/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln352_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="0"/>
<pin id="865" dir="0" index="1" bw="6" slack="0"/>
<pin id="866" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352_3/13 "/>
</bind>
</comp>

<comp id="870" class="1005" name="feat_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="0"/>
<pin id="872" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="880" class="1005" name="add_ln340_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="1"/>
<pin id="882" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln340 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln350_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="1"/>
<pin id="887" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln350 "/>
</bind>
</comp>

<comp id="894" class="1005" name="trunc_ln340_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="2"/>
<pin id="896" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln340 "/>
</bind>
</comp>

<comp id="900" class="1005" name="lshr_ln_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="1"/>
<pin id="902" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="909" class="1005" name="lshr_ln3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="4"/>
<pin id="911" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="conv2_weights_0_0_addr_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="9" slack="1"/>
<pin id="916" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_0_0_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="conv2_weights_0_1_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="9" slack="1"/>
<pin id="921" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_0_1_addr "/>
</bind>
</comp>

<comp id="924" class="1005" name="conv2_weights_1_0_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="1"/>
<pin id="926" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_1_0_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="conv2_weights_1_1_addr_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="9" slack="1"/>
<pin id="931" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_1_1_addr "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln342_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="0"/>
<pin id="936" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln342 "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln342_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="2"/>
<pin id="941" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln342 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln352_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="1"/>
<pin id="948" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln352 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln352_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="11" slack="1"/>
<pin id="953" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln352_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="conv2_weights_0_0_addr_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="1"/>
<pin id="958" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_0_0_addr_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="conv2_weights_0_1_addr_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="1"/>
<pin id="963" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_0_1_addr_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="conv2_weights_1_0_addr_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="9" slack="1"/>
<pin id="968" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_1_0_addr_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="conv2_weights_1_1_addr_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="1"/>
<pin id="973" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_1_1_addr_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln352_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="1"/>
<pin id="978" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln352_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="add_ln352_3_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="1"/>
<pin id="983" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln352_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="248" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="262" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="255" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="269" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="80" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="300" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="329"><net_src comp="314" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="330"><net_src comp="307" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="366"><net_src comp="112" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="367"><net_src comp="116" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="368"><net_src comp="120" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="369"><net_src comp="124" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="370"><net_src comp="128" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="371"><net_src comp="132" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="372"><net_src comp="136" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="373"><net_src comp="140" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="374"><net_src comp="144" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="375"><net_src comp="148" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="376"><net_src comp="152" pin="1"/><net_sink comp="344" pin=11"/></net>

<net id="377"><net_src comp="156" pin="1"/><net_sink comp="344" pin=12"/></net>

<net id="378"><net_src comp="160" pin="1"/><net_sink comp="344" pin=13"/></net>

<net id="379"><net_src comp="164" pin="1"/><net_sink comp="344" pin=14"/></net>

<net id="380"><net_src comp="168" pin="1"/><net_sink comp="344" pin=15"/></net>

<net id="381"><net_src comp="172" pin="1"/><net_sink comp="344" pin=16"/></net>

<net id="382"><net_src comp="176" pin="1"/><net_sink comp="344" pin=17"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="344" pin=18"/></net>

<net id="405"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="406"><net_src comp="10" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="429"><net_src comp="12" pin="0"/><net_sink comp="407" pin=18"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="492"><net_src comp="90" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="533"><net_src comp="92" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="574"><net_src comp="98" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="615"><net_src comp="102" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="622"><net_src comp="88" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="276" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="282" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="616" pin="4"/><net_sink comp="452" pin=37"/></net>

<net id="626"><net_src comp="616" pin="4"/><net_sink comp="534" pin=37"/></net>

<net id="633"><net_src comp="88" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="288" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="294" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="616" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="452" pin=37"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="534" pin=37"/></net>

<net id="645"><net_src comp="627" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="493" pin=37"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="575" pin=37"/></net>

<net id="652"><net_src comp="22" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="46" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="653" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="48" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="653" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="50" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="653" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="52" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="668" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="653" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="62" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="653" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="14" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="336" pin="4"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="72" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="714"><net_src comp="74" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="336" pin="4"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="14" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="76" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="78" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="708" pin="4"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="737"><net_src comp="336" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="82" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="746"><net_src comp="332" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="332" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="86" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="332" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="52" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="747" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="759" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="770"><net_src comp="48" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="50" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="766" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="52" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="771" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="787" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="798"><net_src comp="94" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="78" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="799" pin=2"/></net>

<net id="809"><net_src comp="799" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="818"><net_src comp="96" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="50" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="814" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="52" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="819" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="835" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="846"><net_src comp="100" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="50" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="842" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="52" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="851" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="847" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="869"><net_src comp="863" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="873"><net_src comp="108" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="883"><net_src comp="662" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="888"><net_src comp="680" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="452" pin=19"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="493" pin=19"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="534" pin=19"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="575" pin=19"/></net>

<net id="897"><net_src comp="686" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="616" pin=3"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="627" pin=3"/></net>

<net id="903"><net_src comp="690" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="912"><net_src comp="708" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="917"><net_src comp="248" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="922"><net_src comp="255" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="927"><net_src comp="262" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="932"><net_src comp="269" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="937"><net_src comp="733" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="942"><net_src comp="743" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="949"><net_src comp="759" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="954"><net_src comp="787" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="959"><net_src comp="300" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="964"><net_src comp="307" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="969"><net_src comp="314" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="974"><net_src comp="321" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="979"><net_src comp="835" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="984"><net_src comp="863" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="575" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_to_conv3 | {5 16 }
 - Input state : 
	Port: conv2 : conv1_to_conv2 | {1 2 }
	Port: conv2 : conv2_weights_0_0 | {6 7 10 11 }
	Port: conv2 : conv2_weights_0_1 | {6 7 10 11 }
	Port: conv2 : conv2_weights_1_0 | {6 7 10 11 }
	Port: conv2 : conv2_weights_1_1 | {6 7 10 11 }
	Port: conv2 : conv2_biases | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln340 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln340 : 1
		add_ln340 : 1
		br_ln340 : 2
		zext_ln350 : 1
		tmp_1 : 1
		add_ln350 : 2
		trunc_ln340 : 1
		lshr_ln : 1
	State 6
		tmp_8 : 1
		br_ln342 : 2
		lshr_ln3 : 1
		tmp_5 : 2
		tmp_24_cast : 3
		conv2_weights_0_0_addr : 4
		conv2_weights_0_1_addr : 4
		conv2_weights_1_0_addr : 4
		conv2_weights_1_1_addr : 4
		conv2_weights_0_0_load : 5
		conv2_weights_1_0_load : 5
		conv2_weights_0_1_load : 5
		conv2_weights_1_1_load : 5
		add_ln342 : 1
	State 7
		add_ln352 : 1
		tmp : 1
		call_ln352 : 2
		tmp_s : 1
	State 8
	State 9
		zext_ln352_10 : 1
		add_ln352_1 : 2
		call_ln352 : 3
	State 10
		tmp_27_cast : 1
		conv2_weights_0_0_addr_1 : 2
		conv2_weights_0_1_addr_1 : 2
		conv2_weights_1_0_addr_1 : 2
		conv2_weights_1_1_addr_1 : 2
		conv2_weights_0_0_load_1 : 3
		conv2_weights_1_0_load_1 : 3
		conv2_weights_0_1_load_1 : 3
		conv2_weights_1_1_load_1 : 3
	State 11
		zext_ln352_12 : 1
		add_ln352_2 : 2
		tmp_2 : 1
		call_ln352 : 3
		tmp_4 : 1
	State 12
	State 13
		zext_ln352_14 : 1
		add_ln352_3 : 2
		call_ln352 : 3
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344  |    0    |    0    |    43   |   200   |
|          | grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384 |    0    |  0.427  |    52   |   207   |
|          |   grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407   |    0    |  7.259  |   215   |   432   |
|   call   |               grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430              |    0    |  7.686  |   229   |   387   |
|          |                    grp_conv2_Pipeline_tile_height_loop_fu_452                    |    85   |  14.518 |   8621  |   6298  |
|          |                   grp_conv2_Pipeline_tile_height_loop12_fu_493                   |    85   |  14.518 |   8621  |   6298  |
|          |                   grp_conv2_Pipeline_tile_height_loop13_fu_534                   |    85   |  14.518 |   8621  |   6298  |
|          |                   grp_conv2_Pipeline_tile_height_loop14_fu_575                   |    85   |  14.518 |   8621  |   6298  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 add_ln340_fu_662                                 |    0    |    0    |    0    |    13   |
|          |                                 add_ln350_fu_680                                 |    0    |    0    |    0    |    17   |
|          |                                 add_ln342_fu_733                                 |    0    |    0    |    0    |    14   |
|    add   |                                 add_ln352_fu_759                                 |    0    |    0    |    0    |    18   |
|          |                                add_ln352_1_fu_787                                |    0    |    0    |    0    |    17   |
|          |                                add_ln352_2_fu_835                                |    0    |    0    |    0    |    17   |
|          |                                add_ln352_3_fu_863                                |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                                    grp_fu_616                                    |    0    |    0    |    0    |    9    |
|          |                                    grp_fu_627                                    |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln340_fu_656                                |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 zext_ln350_fu_668                                |    0    |    0    |    0    |    0    |
|          |                                tmp_24_cast_fu_725                                |    0    |    0    |    0    |    0    |
|          |                                 zext_ln352_fu_747                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln352_9_fu_771                               |    0    |    0    |    0    |    0    |
|   zext   |                               zext_ln352_10_fu_783                               |    0    |    0    |    0    |    0    |
|          |                                tmp_27_cast_fu_806                                |    0    |    0    |    0    |    0    |
|          |                               zext_ln352_11_fu_819                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln352_12_fu_831                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln352_13_fu_847                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln352_14_fu_859                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   tmp_1_fu_672                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_5_fu_718                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_3_fu_751                                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                                   tmp_6_fu_775                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_9_fu_799                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_7_fu_823                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_10_fu_851                                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                trunc_ln340_fu_686                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln342_fu_743                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                  lshr_ln_fu_690                                  |    0    |    0    |    0    |    0    |
|          |                                  lshr_ln3_fu_708                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                   tmp_8_fu_700                                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  or_ln342_fu_766                                 |    0    |    0    |    0    |    0    |
|    or    |                                  or_ln345_fu_794                                 |    0    |    0    |    0    |    0    |
|          |                                 or_ln342_1_fu_814                                |    0    |    0    |    0    |    0    |
|          |                                 or_ln342_2_fu_842                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |   340   |  73.444 |  35023  |  26562  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|      input_tile     |    4   |    0   |    0   |    0   |
|     input_tile_1    |    4   |    0   |    0   |    0   |
|    input_tile_10    |    4   |    0   |    0   |    0   |
|    input_tile_11    |    4   |    0   |    0   |    0   |
|    input_tile_12    |    4   |    0   |    0   |    0   |
|    input_tile_13    |    4   |    0   |    0   |    0   |
|    input_tile_14    |    4   |    0   |    0   |    0   |
|    input_tile_15    |    4   |    0   |    0   |    0   |
|    input_tile_16    |    4   |    0   |    0   |    0   |
|     input_tile_2    |    4   |    0   |    0   |    0   |
|     input_tile_3    |    4   |    0   |    0   |    0   |
|     input_tile_4    |    4   |    0   |    0   |    0   |
|     input_tile_5    |    4   |    0   |    0   |    0   |
|     input_tile_6    |    4   |    0   |    0   |    0   |
|     input_tile_7    |    4   |    0   |    0   |    0   |
|     input_tile_8    |    4   |    0   |    0   |    0   |
|     input_tile_9    |    4   |    0   |    0   |    0   |
|  layer2_output_tile |    2   |    0   |    0   |    0   |
| layer2_output_tile_1|    2   |    0   |    0   |    0   |
|layer2_output_tile_10|    2   |    0   |    0   |    0   |
|layer2_output_tile_11|    2   |    0   |    0   |    0   |
|layer2_output_tile_12|    2   |    0   |    0   |    0   |
|layer2_output_tile_13|    2   |    0   |    0   |    0   |
|layer2_output_tile_14|    2   |    0   |    0   |    0   |
|layer2_output_tile_15|    2   |    0   |    0   |    0   |
|layer2_output_tile_16|    2   |    0   |    0   |    0   |
| layer2_output_tile_2|    2   |    0   |    0   |    0   |
| layer2_output_tile_3|    2   |    0   |    0   |    0   |
| layer2_output_tile_4|    2   |    0   |    0   |    0   |
| layer2_output_tile_5|    2   |    0   |    0   |    0   |
| layer2_output_tile_6|    2   |    0   |    0   |    0   |
| layer2_output_tile_7|    2   |    0   |    0   |    0   |
| layer2_output_tile_8|    2   |    0   |    0   |    0   |
| layer2_output_tile_9|    2   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   102  |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        add_ln340_reg_880       |    6   |
|        add_ln342_reg_934       |    7   |
|        add_ln350_reg_885       |   10   |
|       add_ln352_1_reg_951      |   11   |
|       add_ln352_2_reg_976      |   11   |
|       add_ln352_3_reg_981      |   11   |
|        add_ln352_reg_946       |   11   |
|conv2_weights_0_0_addr_1_reg_956|    9   |
| conv2_weights_0_0_addr_reg_914 |    9   |
|conv2_weights_0_1_addr_1_reg_961|    9   |
| conv2_weights_0_1_addr_reg_919 |    9   |
|conv2_weights_1_0_addr_1_reg_966|    9   |
| conv2_weights_1_0_addr_reg_924 |    9   |
|conv2_weights_1_1_addr_1_reg_971|    9   |
| conv2_weights_1_1_addr_reg_929 |    9   |
|          feat_reg_870          |    6   |
|         in_feat_reg_332        |    7   |
|        lshr_ln3_reg_909        |    5   |
|         lshr_ln_reg_900        |    4   |
|             reg_636            |   32   |
|             reg_642            |   32   |
|       trunc_ln340_reg_894      |    1   |
|       trunc_ln342_reg_939      |    6   |
+--------------------------------+--------+
|              Total             |   232  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_276              |  p0  |   4  |   9  |   36   ||    20   |
|               grp_access_fu_282              |  p0  |   4  |   9  |   36   ||    20   |
|               grp_access_fu_288              |  p0  |   4  |   9  |   36   ||    20   |
|               grp_access_fu_294              |  p0  |   4  |   9  |   36   ||    20   |
|                in_feat_reg_332               |  p0  |   2  |   7  |   14   ||    9    |
|  grp_conv2_Pipeline_tile_height_loop_fu_452  |  p1  |   2  |  11  |   22   ||    9    |
|  grp_conv2_Pipeline_tile_height_loop_fu_452  |  p37 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_tile_height_loop12_fu_493 |  p1  |   2  |  11  |   22   ||    9    |
| grp_conv2_Pipeline_tile_height_loop13_fu_534 |  p1  |   2  |  11  |   22   ||    9    |
| grp_conv2_Pipeline_tile_height_loop13_fu_534 |  p37 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_tile_height_loop14_fu_575 |  p1  |   2  |  11  |   22   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   374  ||  5.089  ||   143   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   340  |   73   |  35023 |  26562 |    -   |
|   Memory  |   102  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   143  |    -   |
|  Register |    -   |    -   |    -   |   232  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   102  |   340  |   78   |  35255 |  26705 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
