Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  6 16:23:59 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[9] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cgn/clk1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cgn/clk400Hz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[0]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[0]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[0]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[1]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[1]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[2]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[2]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[2]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[3]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[3]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[3]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[4]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[4]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[4]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[5]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[5]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sec/Q_reg[5]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.721        0.000                      0                   60        0.214        0.000                      0                   60        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.721        0.000                      0                   60        0.214        0.000                      0                   60        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.155ns (37.060%)  route 3.660ns (62.940%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.882    11.133    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.018    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    14.853    cgn/counter400Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.155ns (37.060%)  route 3.660ns (62.940%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.882    11.133    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.018    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[1]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    14.853    cgn/counter400Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.155ns (37.060%)  route 3.660ns (62.940%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.882    11.133    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.018    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[2]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    14.853    cgn/counter400Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.155ns (37.060%)  route 3.660ns (62.940%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.882    11.133    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.018    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[3]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    14.853    cgn/counter400Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.155ns (37.980%)  route 3.519ns (62.020%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.741    10.992    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.019    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[4]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.830    cgn/counter400Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.155ns (37.980%)  route 3.519ns (62.020%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.741    10.992    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.019    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[5]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.830    cgn/counter400Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.155ns (37.980%)  route 3.519ns (62.020%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.741    10.992    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.019    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[6]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.830    cgn/counter400Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.155ns (37.980%)  route 3.519ns (62.020%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.741    10.992    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.019    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[7]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.830    cgn/counter400Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 2.155ns (38.722%)  route 3.410ns (61.278%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.633    10.883    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  cgn/counter400Hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    cgn/CLK
    SLICE_X7Y87          FDRE                                         r  cgn/counter400Hz_reg[20]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    cgn/counter400Hz_reg[20]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 cgn/counter400Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 2.155ns (38.722%)  route 3.410ns (61.278%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     5.318    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  cgn/counter400Hz_reg[0]/Q
                         net (fo=3, routed)           0.541     6.315    cgn/counter400Hz_reg[0]
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.910 r  cgn/counter400Hz_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.910    cgn/counter400Hz_reg[0]_i_16_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cgn/counter400Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.027    cgn/counter400Hz_reg[0]_i_15_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cgn/counter400Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.144    cgn/counter400Hz_reg[0]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.459 r  cgn/counter400Hz_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.822     8.281    cgn/p_0_in[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.307     8.588 f  cgn/counter400Hz[0]_i_5/O
                         net (fo=1, routed)           0.806     9.394    cgn/counter400Hz[0]_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  cgn/counter400Hz[0]_i_3/O
                         net (fo=6, routed)           0.608    10.126    cgn/counter400Hz[0]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.250 r  cgn/counter400Hz[0]_i_1/O
                         net (fo=24, routed)          0.633    10.883    cgn/counter400Hz[0]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  cgn/counter400Hz_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    cgn/CLK
    SLICE_X7Y87          FDRE                                         r  cgn/counter400Hz_reg[21]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    cgn/counter400Hz_reg[21]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cgn/counter1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter1Hz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    cgn/CLK
    SLICE_X5Y86          FDRE                                         r  cgn/counter1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cgn/counter1Hz_reg[7]/Q
                         net (fo=6, routed)           0.132     1.792    cgn/counter1Hz[7]
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  cgn/counter1Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     1.837    cgn/counter1Hz_1[8]
    SLICE_X4Y86          FDRE                                         r  cgn/counter1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.869     2.034    cgn/CLK
    SLICE_X4Y86          FDRE                                         r  cgn/counter1Hz_reg[8]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.622    cgn/counter1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cgn/counter1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter1Hz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.906%)  route 0.219ns (54.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    cgn/CLK
    SLICE_X5Y86          FDRE                                         r  cgn/counter1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cgn/counter1Hz_reg[7]/Q
                         net (fo=6, routed)           0.219     1.879    cgn/counter1Hz[7]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.924 r  cgn/counter1Hz[9]_i_1/O
                         net (fo=1, routed)           0.000     1.924    cgn/counter1Hz_1[9]
    SLICE_X2Y86          FDRE                                         r  cgn/counter1Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.037    cgn/CLK
    SLICE_X2Y86          FDRE                                         r  cgn/counter1Hz_reg[9]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.678    cgn/counter1Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cgn/counter1Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter1Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    cgn/CLK
    SLICE_X2Y86          FDRE                                         r  cgn/counter1Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  cgn/counter1Hz_reg[4]/Q
                         net (fo=10, routed)          0.174     1.857    cgn/counter1Hz[4]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.902 r  cgn/counter1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     1.902    cgn/counter1Hz_1[4]
    SLICE_X2Y86          FDRE                                         r  cgn/counter1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.037    cgn/CLK
    SLICE_X2Y86          FDRE                                         r  cgn/counter1Hz_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.640    cgn/counter1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cgn/counter400Hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    cgn/CLK
    SLICE_X7Y84          FDRE                                         r  cgn/counter400Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cgn/counter400Hz_reg[11]/Q
                         net (fo=2, routed)           0.119     1.778    cgn/counter400Hz_reg[11]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  cgn/counter400Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    cgn/counter400Hz_reg[8]_i_1_n_4
    SLICE_X7Y84          FDRE                                         r  cgn/counter400Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.868     2.033    cgn/CLK
    SLICE_X7Y84          FDRE                                         r  cgn/counter400Hz_reg[11]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    cgn/counter400Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cgn/counter400Hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    cgn/CLK
    SLICE_X7Y85          FDRE                                         r  cgn/counter400Hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cgn/counter400Hz_reg[15]/Q
                         net (fo=2, routed)           0.119     1.778    cgn/counter400Hz_reg[15]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  cgn/counter400Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    cgn/counter400Hz_reg[12]_i_1_n_4
    SLICE_X7Y85          FDRE                                         r  cgn/counter400Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.869     2.034    cgn/CLK
    SLICE_X7Y85          FDRE                                         r  cgn/counter400Hz_reg[15]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    cgn/counter400Hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cgn/counter400Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    cgn/CLK
    SLICE_X7Y86          FDRE                                         r  cgn/counter400Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cgn/counter400Hz_reg[19]/Q
                         net (fo=2, routed)           0.119     1.778    cgn/counter400Hz_reg[19]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  cgn/counter400Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    cgn/counter400Hz_reg[16]_i_1_n_4
    SLICE_X7Y86          FDRE                                         r  cgn/counter400Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.869     2.034    cgn/CLK
    SLICE_X7Y86          FDRE                                         r  cgn/counter400Hz_reg[19]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    cgn/counter400Hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cgn/counter400Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    cgn/CLK
    SLICE_X7Y87          FDRE                                         r  cgn/counter400Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cgn/counter400Hz_reg[23]/Q
                         net (fo=2, routed)           0.119     1.779    cgn/counter400Hz_reg[23]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  cgn/counter400Hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    cgn/counter400Hz_reg[20]_i_1_n_4
    SLICE_X7Y87          FDRE                                         r  cgn/counter400Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    cgn/CLK
    SLICE_X7Y87          FDRE                                         r  cgn/counter400Hz_reg[23]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    cgn/counter400Hz_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cgn/counter400Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.597     1.516    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cgn/counter400Hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.776    cgn/counter400Hz_reg[3]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  cgn/counter400Hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.884    cgn/counter400Hz_reg[0]_i_2_n_4
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     2.031    cgn/CLK
    SLICE_X7Y82          FDRE                                         r  cgn/counter400Hz_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    cgn/counter400Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cgn/counter400Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.517    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  cgn/counter400Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.777    cgn/counter400Hz_reg[7]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  cgn/counter400Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    cgn/counter400Hz_reg[4]_i_1_n_4
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     2.032    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[7]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    cgn/counter400Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cgn/counter400Hz_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter400Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.517    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  cgn/counter400Hz_reg[6]/Q
                         net (fo=2, routed)           0.120     1.779    cgn/counter400Hz_reg[6]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  cgn/counter400Hz_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    cgn/counter400Hz_reg[4]_i_1_n_5
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     2.032    cgn/CLK
    SLICE_X7Y83          FDRE                                         r  cgn/counter400Hz_reg[6]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    cgn/counter400Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     cgn/clk1Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     cgn/clk400Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     cgn/counter1Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     cgn/counter1Hz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     cgn/counter1Hz_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     cgn/counter1Hz_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     cgn/counter1Hz_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     cgn/counter1Hz_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     cgn/counter1Hz_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     cgn/counter400Hz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     cgn/counter400Hz_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     cgn/counter400Hz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     cgn/counter400Hz_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     cgn/counter400Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     cgn/counter400Hz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     cgn/counter400Hz_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     cgn/counter400Hz_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     cgn/counter400Hz_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     cgn/counter400Hz_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     cgn/counter400Hz_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     cgn/clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     cgn/clk1Hz_reg/C



