Return-Path: <linux-clk+bounces-4312-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id 2E14186E03D
	for <lists+linux-clk@lfdr.de>; Fri,  1 Mar 2024 12:28:58 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id C28B51F22EFD
	for <lists+linux-clk@lfdr.de>; Fri,  1 Mar 2024 11:28:57 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id F034C6CC1B;
	Fri,  1 Mar 2024 11:28:51 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="py7od88W"
X-Original-To: linux-clk@vger.kernel.org
Received: from mail-lj1-f178.google.com (mail-lj1-f178.google.com [209.85.208.178])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0BDF26BFC9
	for <linux-clk@vger.kernel.org>; Fri,  1 Mar 2024 11:28:49 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.178
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1709292531; cv=none; b=sHoqKmfvjHYiMudwTN65/DJ3WPq67AnPqTP/q98BaxSdmFMlxzTH3z5AfyqMYnrOKx3HwcCTYs4ozZDJQ/rW5quLx3n44oVUg3KawRg1gDzKcMz8n/rXBpU4ZBr3o/r54Qjm9wY+dWEk36AIY98GKw6J+x8F/+T8PYq/wJ6wHmY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1709292531; c=relaxed/simple;
	bh=aYulztljP4NuyowweG9K2SwvWg+mDvCTutG7otENH8g=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=ZQmknAy/WjCVox55As7c2/npOd5BPmwXbA4NNNGkulooUziRpdSqh7HLQwHAaaKbKfJGzKRPFQE+JUAkpdkebX1DaH+sIZsEpcvM11p9GEebCiFEKRLjrLYhRESBcGwfudDmm8MXVsvhc+aHD+445P/uwp4XY2TduVdP7eDN/kQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=py7od88W; arc=none smtp.client-ip=209.85.208.178
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org
Received: by mail-lj1-f178.google.com with SMTP id 38308e7fff4ca-2d26227d508so21978661fa.2
        for <linux-clk@vger.kernel.org>; Fri, 01 Mar 2024 03:28:49 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google; t=1709292528; x=1709897328; darn=vger.kernel.org;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :from:to:cc:subject:date:message-id:reply-to;
        bh=FooY6PWiKNPrfwZqqVcqa07jZtGfRl4IYqI+n4V8Fng=;
        b=py7od88W+msxPCEylSwpyHV5nPyoa3TF+SgBAe5WH7xmiyFEMK2ihz0Rd4JZFGYWcd
         Yw8FvmfCD6Rqfjcye+gBOc/0UiIz6Np2LQtvS1RNR7/I8XP/BNAafC57Rvy1TNISGZ5C
         HGfLhATxz7WBEDtaRj9X/G5rWcnNTQvtdsBJP/kY3HGqQYNMxryIew0bNpR38TTFBPbJ
         GBuDbM9QZ+EFCu1tSqo2tsPgTf3e/9+dqzobXjDnRVyITTwAzoIcnP9D4unbVD1sZbPq
         PwxvLAXsQt76WNAxxG0NuSG/PQD6y0XyYd0wmNwMVgyhpDUF62pbwPZAXBwVm3iU0O1d
         rgYA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1709292528; x=1709897328;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=FooY6PWiKNPrfwZqqVcqa07jZtGfRl4IYqI+n4V8Fng=;
        b=VI2HxvoTFVi/fwEpUaxgI1b03V88N6rYW+q1f4WuZE2HuvdnzkXlN7a0H2CGbIVyXw
         hWx4qKVjCQf9ezyvDKQlvvKbTJO/NBF0c5roK6UJYDNJz5zFzT1zn1eo11JBaXHlzCLX
         2eVm6xg7JpbyTciomsJRW6NeolTP4n1CjIX/IYEJJTvt73zXh900lzjzCBP5smCqosba
         TT/hcVcQHdb7Bhr9irrJ8SK6uTOZ2G6st5mlH4ouyIlonBePB0Hyj3oVrxmvxiSUI4Rw
         ATU+KbG8QNmz+vC/hVDr/6h2dhKyHqwf6Y+flOlMrN36d4Amkg+l/1ZjlX3g/UZph3tO
         hrvQ==
X-Forwarded-Encrypted: i=1; AJvYcCVf3312abdyN/CI+sr0VpRfTC3fa9EQidlzMiiZDrD2BlKlRBxysET5kA03DQX5kkqHByw2G2dttjFWIJvN+T1/gBsl4WWIyXNV
X-Gm-Message-State: AOJu0YzVYPMJufsG87vU0uge+kAi5R6wjDrHPR9twjA1orJqkgvPQyua
	EwvHUzp/FfGa5NiMdfuXho0YHd63cdP8/qXk0oHl8wxd+tnhFK4b2IlIqpAQOEo=
X-Google-Smtp-Source: AGHT+IE9FlH05apBu38tdBmkkbQVih/5PnqUb5fFuYj6hez9P+twTADKuukceTB88p7GkHUNnVh6cQ==
X-Received: by 2002:a2e:9085:0:b0:2d1:1de5:3c42 with SMTP id l5-20020a2e9085000000b002d11de53c42mr914211ljg.24.1709292528060;
        Fri, 01 Mar 2024 03:28:48 -0800 (PST)
Received: from [192.168.2.107] ([79.115.63.35])
        by smtp.gmail.com with ESMTPSA id u16-20020a2e9b10000000b002d2d384519dsm540910lji.102.2024.03.01.03.28.45
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Fri, 01 Mar 2024 03:28:47 -0800 (PST)
Message-ID: <a0786437-25b0-4649-acb7-8827165ff4ac@linaro.org>
Date: Fri, 1 Mar 2024 11:28:44 +0000
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 4/4] clk: samsung: exynos850: fix propagation of SPI IPCLK
 rate
To: Sam Protsenko <semen.protsenko@linaro.org>,
 Sylwester Nawrocki <s.nawrocki@samsung.com>,
 Chanwoo Choi <cw00.choi@samsung.com>, Alim Akhtar <alim.akhtar@samsung.com>
Cc: krzysztof.kozlowski@linaro.org, mturquette@baylibre.com,
 sboyd@kernel.org, peter.griffin@linaro.org, andre.draszik@linaro.org,
 linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org,
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
 willmcvicker@google.com, kernel-team@android.com
References: <20240229122021.1901785-1-tudor.ambarus@linaro.org>
 <20240229122021.1901785-5-tudor.ambarus@linaro.org>
 <CAPLW+4=jSr6ZsB7XekXsiUBm0SmVpVFnqpgjViuF3=HpT4gRAg@mail.gmail.com>
Content-Language: en-US
From: Tudor Ambarus <tudor.ambarus@linaro.org>
In-Reply-To: <CAPLW+4=jSr6ZsB7XekXsiUBm0SmVpVFnqpgjViuF3=HpT4gRAg@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit

Hi, Sam,

On 3/1/24 00:13, Sam Protsenko wrote:
>>     mout_peri_spi_user     -            { oscclk (26 MHz), dout_peri_ip }
> AFAIK, the OSCCLK only purpose is to be used during suspend (PM
> state). When implementing clk-exynos850.c I specifically avoided using
> OSCCLK clock for the regular use-cases, and I believe other existing

Ok.

> Exynos clock drivers don't use OSCCLK during normal operation too.

I saw.

> It's easy to see from the clock diagrams in the TRM: all CMUs have
> top-level MUXes that have two parents (normal clock and OSCCLK). In
> fact, the TRM mentions it:
> 
>     "All CMUs have MUXs to change the OSCCLK during power-down mode"
> 

typo in datasheet, s/the/to, but I get what you're saying.

> Even if OSCCLK can be used in some cases for driving HW blocks, the
> top-level MUXes are not related to those cases.

This is what I'm challenging, yes. Do you know why we can't use oscclk
to drive hw blocks in normal operation mode, i.e. not low power modes?

Since the datasheet does not specify any other usage of oscclk, I think
too that it's safer to not use it to drive HW blocks. So unless someone
else intervenes and clarifies this aspect, please ignore the entire
patch set.

Re-parenting the MUX to oscclk allows the same clock range as before and
with the benefit of not affecting the clock rates of HSI2C/I3C for SPI
clock rates below 500 KHz. This is what I'm trying to fix here, I think
it's not a good idea to allow SPI to modify the clock rate of HSI2C/I3C
at run-time.

How about specifying CLK_SET_RATE_GATE to the common bus divider? It
will prevent SPI from changing the rate while the clock is prepared.
Thus HSI2C/I3C will no longer be affected behind the curtains.

Thanks,
ta

