|ADR_maker
in_Clock => in_Clock.IN1
A[0] => Mux1.IN2
A[0] => Mux9.IN0
A[0] => Mux17.IN2
A[1] => Mux0.IN0
A[1] => Mux8.IN2
A[1] => Mux16.IN2
A[2] => Mux7.IN2
A[2] => Mux15.IN2
A[3] => Mux6.IN2
A[3] => Mux14.IN2
A[4] => Mux5.IN2
A[4] => Mux13.IN2
A[5] => Mux4.IN2
A[5] => Mux12.IN2
A[6] => Mux3.IN2
A[6] => Mux11.IN2
A[7] => Mux2.IN2
A[7] => Mux10.IN2
ART[0] => dout.DATAA
ART[0] => dout.DATAB
ART[1] => dout.DATAA
ART[1] => dout.DATAB
ART[2] => dout.DATAA
ART[2] => dout.DATAB
ART[3] => dout.DATAA
ART[3] => dout.DATAB
ART[4] => dout.DATAA
ART[4] => dout.DATAB
ART[5] => dout.DATAA
ART[5] => dout.DATAB
ART[6] => dout.DATAA
ART[6] => dout.DATAB
ART[7] => dout.DATAA
ART[7] => dout.DATAB
ARG[0] => dout.DATAB
ARG[0] => dout.DATAA
ARG[1] => dout.DATAB
ARG[1] => dout.DATAA
ARG[2] => dout.DATAB
ARG[2] => dout.DATAA
ARG[3] => dout.DATAB
ARG[3] => dout.DATAA
ARG[4] => dout.DATAB
ARG[4] => dout.DATAA
ARG[5] => dout.DATAB
ARG[5] => dout.DATAA
ARG[6] => dout.DATAB
ARG[6] => dout.DATAA
ARG[7] => dout.DATAB
ARG[7] => dout.DATAA
AWT[0] => dout.DATAA
AWT[0] => dout.DATAB
AWT[1] => dout.DATAA
AWT[1] => dout.DATAB
AWT[2] => dout.DATAA
AWT[2] => dout.DATAB
AWT[3] => dout.DATAA
AWT[3] => dout.DATAB
AWT[4] => dout.DATAA
AWT[4] => dout.DATAB
AWT[5] => dout.DATAA
AWT[5] => dout.DATAB
AWT[6] => dout.DATAA
AWT[6] => dout.DATAB
AWT[7] => dout.DATAA
AWT[7] => dout.DATAB
AWG[0] => dout.DATAB
AWG[0] => dout.DATAA
AWG[1] => dout.DATAB
AWG[1] => dout.DATAA
AWG[2] => dout.DATAB
AWG[2] => dout.DATAA
AWG[3] => dout.DATAB
AWG[3] => dout.DATAA
AWG[4] => dout.DATAB
AWG[4] => dout.DATAA
AWG[5] => dout.DATAB
AWG[5] => dout.DATAA
AWG[6] => dout.DATAB
AWG[6] => dout.DATAA
AWG[7] => dout.DATAB
AWG[7] => dout.DATAA
TOG_inc => TOG.ENA
SEL[0] => Mux0.IN3
SEL[0] => Mux1.IN5
SEL[0] => Mux2.IN5
SEL[0] => Mux3.IN5
SEL[0] => Mux4.IN5
SEL[0] => Mux5.IN5
SEL[0] => Mux6.IN5
SEL[0] => Mux7.IN5
SEL[0] => Mux8.IN5
SEL[0] => Mux9.IN3
SEL[0] => Mux10.IN5
SEL[0] => Mux11.IN5
SEL[0] => Mux12.IN5
SEL[0] => Mux13.IN5
SEL[0] => Mux14.IN5
SEL[0] => Mux15.IN5
SEL[0] => Mux16.IN5
SEL[0] => Mux17.IN5
SEL[1] => Mux0.IN2
SEL[1] => Mux1.IN4
SEL[1] => Mux2.IN4
SEL[1] => Mux3.IN4
SEL[1] => Mux4.IN4
SEL[1] => Mux5.IN4
SEL[1] => Mux6.IN4
SEL[1] => Mux7.IN4
SEL[1] => Mux8.IN4
SEL[1] => Mux9.IN2
SEL[1] => Mux10.IN4
SEL[1] => Mux11.IN4
SEL[1] => Mux12.IN4
SEL[1] => Mux13.IN4
SEL[1] => Mux14.IN4
SEL[1] => Mux15.IN4
SEL[1] => Mux16.IN4
SEL[1] => Mux17.IN4
SEL[2] => Mux0.IN1
SEL[2] => Mux1.IN3
SEL[2] => Mux2.IN3
SEL[2] => Mux3.IN3
SEL[2] => Mux4.IN3
SEL[2] => Mux5.IN3
SEL[2] => Mux6.IN3
SEL[2] => Mux7.IN3
SEL[2] => Mux8.IN3
SEL[2] => Mux9.IN1
SEL[2] => Mux10.IN3
SEL[2] => Mux11.IN3
SEL[2] => Mux12.IN3
SEL[2] => Mux13.IN3
SEL[2] => Mux14.IN3
SEL[2] => Mux15.IN3
SEL[2] => Mux16.IN3
SEL[2] => Mux17.IN3
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QUAD_inc => QUAD_out[0]~reg0.ENA
QUAD_inc => QUAD_out[1]~reg0.ENA
QUAD_out[0] <= QUAD_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QUAD_out[1] <= QUAD_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QUAD_Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ADR_maker|pll:mypll
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|ADR_maker|pll:mypll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ADR_maker|pll:mypll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


