#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16d5af0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16d5c80 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x16de470 .functor NOT 1, L_0x1707c70, C4<0>, C4<0>, C4<0>;
L_0x17079d0 .functor XOR 1, L_0x1707890, L_0x1707930, C4<0>, C4<0>;
L_0x1707bb0 .functor XOR 1, L_0x17079d0, L_0x1707ae0, C4<0>, C4<0>;
v0x1704600_0 .net *"_ivl_10", 0 0, L_0x1707ae0;  1 drivers
v0x1704700_0 .net *"_ivl_12", 0 0, L_0x1707bb0;  1 drivers
v0x17047e0_0 .net *"_ivl_2", 0 0, L_0x17077a0;  1 drivers
v0x17048a0_0 .net *"_ivl_4", 0 0, L_0x1707890;  1 drivers
v0x1704980_0 .net *"_ivl_6", 0 0, L_0x1707930;  1 drivers
v0x1704ab0_0 .net *"_ivl_8", 0 0, L_0x17079d0;  1 drivers
v0x1704b90_0 .var "clk", 0 0;
v0x1704c30_0 .net "f_dut", 0 0, L_0x1707580;  1 drivers
v0x1704cd0_0 .net "f_ref", 0 0, v0x16de6e0_0;  1 drivers
v0x1704d70_0 .var/2u "stats1", 159 0;
v0x1704e10_0 .var/2u "strobe", 0 0;
v0x1704eb0_0 .net "tb_match", 0 0, L_0x1707c70;  1 drivers
v0x1704f70_0 .net "tb_mismatch", 0 0, L_0x16de470;  1 drivers
v0x1705030_0 .net "x", 4 1, v0x1701c50_0;  1 drivers
L_0x17077a0 .concat [ 1 0 0 0], v0x16de6e0_0;
L_0x1707890 .concat [ 1 0 0 0], v0x16de6e0_0;
L_0x1707930 .concat [ 1 0 0 0], L_0x1707580;
L_0x1707ae0 .concat [ 1 0 0 0], v0x16de6e0_0;
L_0x1707c70 .cmp/eeq 1, L_0x17077a0, L_0x1707bb0;
S_0x16d5e10 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x16d5c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x16de6e0_0 .var "f", 0 0;
v0x16de780_0 .net "x", 4 1, v0x1701c50_0;  alias, 1 drivers
E_0x16d10e0 .event anyedge, v0x16de780_0;
S_0x1701900 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x16d5c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x1701b70_0 .net "clk", 0 0, v0x1704b90_0;  1 drivers
v0x1701c50_0 .var "x", 4 1;
E_0x16d13a0/0 .event negedge, v0x1701b70_0;
E_0x16d13a0/1 .event posedge, v0x1701b70_0;
E_0x16d13a0 .event/or E_0x16d13a0/0, E_0x16d13a0/1;
S_0x1701d50 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x16d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x16d6590 .functor NOT 1, L_0x1705140, C4<0>, C4<0>, C4<0>;
L_0x16de4e0 .functor NOT 1, L_0x17052d0, C4<0>, C4<0>, C4<0>;
L_0x17053a0 .functor AND 1, L_0x16d6590, L_0x16de4e0, C4<1>, C4<1>;
L_0x1705550 .functor NOT 1, L_0x17054b0, C4<0>, C4<0>, C4<0>;
L_0x1705640 .functor AND 1, L_0x17053a0, L_0x1705550, C4<1>, C4<1>;
L_0x1705820 .functor AND 1, L_0x1705640, L_0x1705750, C4<1>, C4<1>;
L_0x1705af0 .functor AND 1, L_0x1705970, L_0x1705a10, C4<1>, C4<1>;
L_0x1705ca0 .functor NOT 1, L_0x1705c00, C4<0>, C4<0>, C4<0>;
L_0x1705db0 .functor AND 1, L_0x1705af0, L_0x1705ca0, C4<1>, C4<1>;
L_0x1705fb0 .functor NOT 1, L_0x1705ec0, C4<0>, C4<0>, C4<0>;
L_0x17060d0 .functor AND 1, L_0x1705db0, L_0x1705fb0, C4<1>, C4<1>;
L_0x1706190 .functor OR 1, L_0x1705820, L_0x17060d0, C4<0>, C4<0>;
L_0x17064b0 .functor AND 1, L_0x1706310, L_0x17063b0, C4<1>, C4<1>;
L_0x1706610 .functor AND 1, L_0x17064b0, L_0x1706570, C4<1>, C4<1>;
L_0x17062a0 .functor NOT 1, L_0x17067a0, C4<0>, C4<0>, C4<0>;
L_0x1706900 .functor AND 1, L_0x1706610, L_0x17062a0, C4<1>, C4<1>;
L_0x1706aa0 .functor OR 1, L_0x1706190, L_0x1706900, C4<0>, C4<0>;
L_0x1706840 .functor NOT 1, L_0x1706e60, C4<0>, C4<0>, C4<0>;
L_0x1707070 .functor AND 1, L_0x1706bb0, L_0x1706840, C4<1>, C4<1>;
L_0x1707220 .functor AND 1, L_0x1707070, L_0x1707180, C4<1>, C4<1>;
L_0x1707470 .functor AND 1, L_0x1707220, L_0x1706fd0, C4<1>, C4<1>;
L_0x1707580 .functor OR 1, L_0x1706aa0, L_0x1707470, C4<0>, C4<0>;
v0x1701f80_0 .net *"_ivl_1", 0 0, L_0x1705140;  1 drivers
v0x1702060_0 .net *"_ivl_11", 0 0, L_0x17054b0;  1 drivers
v0x1702140_0 .net *"_ivl_12", 0 0, L_0x1705550;  1 drivers
v0x1702200_0 .net *"_ivl_14", 0 0, L_0x1705640;  1 drivers
v0x17022e0_0 .net *"_ivl_17", 0 0, L_0x1705750;  1 drivers
v0x1702410_0 .net *"_ivl_18", 0 0, L_0x1705820;  1 drivers
v0x17024f0_0 .net *"_ivl_2", 0 0, L_0x16d6590;  1 drivers
v0x17025d0_0 .net *"_ivl_21", 0 0, L_0x1705970;  1 drivers
v0x17026b0_0 .net *"_ivl_23", 0 0, L_0x1705a10;  1 drivers
v0x1702790_0 .net *"_ivl_24", 0 0, L_0x1705af0;  1 drivers
v0x1702870_0 .net *"_ivl_27", 0 0, L_0x1705c00;  1 drivers
v0x1702950_0 .net *"_ivl_28", 0 0, L_0x1705ca0;  1 drivers
v0x1702a30_0 .net *"_ivl_30", 0 0, L_0x1705db0;  1 drivers
v0x1702b10_0 .net *"_ivl_33", 0 0, L_0x1705ec0;  1 drivers
v0x1702bf0_0 .net *"_ivl_34", 0 0, L_0x1705fb0;  1 drivers
v0x1702cd0_0 .net *"_ivl_36", 0 0, L_0x17060d0;  1 drivers
v0x1702db0_0 .net *"_ivl_38", 0 0, L_0x1706190;  1 drivers
v0x1702e90_0 .net *"_ivl_41", 0 0, L_0x1706310;  1 drivers
v0x1702f70_0 .net *"_ivl_43", 0 0, L_0x17063b0;  1 drivers
v0x1703050_0 .net *"_ivl_44", 0 0, L_0x17064b0;  1 drivers
v0x1703130_0 .net *"_ivl_47", 0 0, L_0x1706570;  1 drivers
v0x1703210_0 .net *"_ivl_48", 0 0, L_0x1706610;  1 drivers
v0x17032f0_0 .net *"_ivl_5", 0 0, L_0x17052d0;  1 drivers
v0x17033d0_0 .net *"_ivl_51", 0 0, L_0x17067a0;  1 drivers
v0x17034b0_0 .net *"_ivl_52", 0 0, L_0x17062a0;  1 drivers
v0x1703590_0 .net *"_ivl_54", 0 0, L_0x1706900;  1 drivers
v0x1703670_0 .net *"_ivl_56", 0 0, L_0x1706aa0;  1 drivers
v0x1703750_0 .net *"_ivl_59", 0 0, L_0x1706bb0;  1 drivers
v0x1703830_0 .net *"_ivl_6", 0 0, L_0x16de4e0;  1 drivers
v0x1703910_0 .net *"_ivl_61", 0 0, L_0x1706e60;  1 drivers
v0x17039f0_0 .net *"_ivl_62", 0 0, L_0x1706840;  1 drivers
v0x1703ad0_0 .net *"_ivl_64", 0 0, L_0x1707070;  1 drivers
v0x1703bb0_0 .net *"_ivl_67", 0 0, L_0x1707180;  1 drivers
v0x1703ea0_0 .net *"_ivl_68", 0 0, L_0x1707220;  1 drivers
v0x1703f80_0 .net *"_ivl_71", 0 0, L_0x1706fd0;  1 drivers
v0x1704060_0 .net *"_ivl_72", 0 0, L_0x1707470;  1 drivers
v0x1704140_0 .net *"_ivl_8", 0 0, L_0x17053a0;  1 drivers
v0x1704220_0 .net "f", 0 0, L_0x1707580;  alias, 1 drivers
v0x17042e0_0 .net "x", 4 1, v0x1701c50_0;  alias, 1 drivers
L_0x1705140 .part v0x1701c50_0, 3, 1;
L_0x17052d0 .part v0x1701c50_0, 2, 1;
L_0x17054b0 .part v0x1701c50_0, 1, 1;
L_0x1705750 .part v0x1701c50_0, 0, 1;
L_0x1705970 .part v0x1701c50_0, 3, 1;
L_0x1705a10 .part v0x1701c50_0, 2, 1;
L_0x1705c00 .part v0x1701c50_0, 1, 1;
L_0x1705ec0 .part v0x1701c50_0, 0, 1;
L_0x1706310 .part v0x1701c50_0, 3, 1;
L_0x17063b0 .part v0x1701c50_0, 2, 1;
L_0x1706570 .part v0x1701c50_0, 1, 1;
L_0x17067a0 .part v0x1701c50_0, 0, 1;
L_0x1706bb0 .part v0x1701c50_0, 3, 1;
L_0x1706e60 .part v0x1701c50_0, 2, 1;
L_0x1707180 .part v0x1701c50_0, 1, 1;
L_0x1706fd0 .part v0x1701c50_0, 0, 1;
S_0x1704400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x16d5c80;
 .timescale -12 -12;
E_0x16d1120 .event anyedge, v0x1704e10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1704e10_0;
    %nor/r;
    %assign/vec4 v0x1704e10_0, 0;
    %wait E_0x16d1120;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1701900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16d13a0;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1701c50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x16d5e10;
T_2 ;
Ewait_0 .event/or E_0x16d10e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x16de780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16de6e0_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x16d5c80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1704b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1704e10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16d5c80;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1704b90_0;
    %inv;
    %store/vec4 v0x1704b90_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x16d5c80;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1701b70_0, v0x1704f70_0, v0x1705030_0, v0x1704cd0_0, v0x1704c30_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16d5c80;
T_6 ;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x16d5c80;
T_7 ;
    %wait E_0x16d13a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1704d70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1704d70_0, 4, 32;
    %load/vec4 v0x1704eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1704d70_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1704d70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1704d70_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1704cd0_0;
    %load/vec4 v0x1704cd0_0;
    %load/vec4 v0x1704c30_0;
    %xor;
    %load/vec4 v0x1704cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1704d70_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1704d70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1704d70_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q1g/2012_q1g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/2012_q1g/iter0/response20/top_module.sv";
