#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  3 18:00:23 2024
# Process ID: 4960
# Current directory: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8944 C:\Users\Fayz\OneDrive\Desktop\SV_PRACTICE\sample\SPI\SPI.xpr
# Log file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/vivado.log
# Journal file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.xpr
ININFO: [Project 1-313] Project file moved from 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI' since last save.
Scanning sources...
Finished scanning sourceININFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 853.066 ; gain = 141.254
uuupdate_compile_order -fileset sources_leexit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 14:57:35 2024...
 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_masterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_masterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/spi_masterTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_masterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce89297c253a46e489a838c3267023a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_masterTB_behav xil_defaultlib.spi_masterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_master
Compiling module xil_defaultlib.SPI_slave
Compiling module xil_defaultlib.spi_masterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_masterTB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim/xsim.dir/spi_masterTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Aug  3 18:06:47 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 886.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_masterTB_behav -key {Behavioral:sim_1:Functional:spi_masterTB} -tclbatch {spi_masterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_masterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 899.379 ; gain = 12.750
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_masterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 899.379 ; gain = 12.750
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_masterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_masterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/spi_masterTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_masterTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce89297c253a46e489a838c3267023a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_masterTB_behav xil_defaultlib.spi_masterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_master
Compiling module xil_defaultlib.SPI_slave
Compiling module xil_defaultlib.spi_masterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_masterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 904.797 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/spi_masterTB/dut1/data_saved_mosi}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/spi_masterTB/dut1/index}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/spi_masterTB/dut1/current_state_slave}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_masterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_masterTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce89297c253a46e489a838c3267023a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_masterTB_behav xil_defaultlib.spi_masterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 911.156 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/spi_masterTB/dut/current_state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_masterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_masterTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce89297c253a46e489a838c3267023a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_masterTB_behav xil_defaultlib.spi_masterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 911.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_masterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_masterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/spi_masterTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_masterTB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 914.609 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce89297c253a46e489a838c3267023a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_masterTB_behav xil_defaultlib.spi_masterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_master
Compiling module xil_defaultlib.SPI_slave
Compiling module xil_defaultlib.spi_masterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_masterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 914.855 ; gain = 0.246
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_masterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_masterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/SPI_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.srcs/sources_1/new/spi_masterTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_masterTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 918.125 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/sample/SPI/SPI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce89297c253a46e489a838c3267023a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_masterTB_behav xil_defaultlib.spi_masterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_master
Compiling module xil_defaultlib.SPI_slave
Compiling module xil_defaultlib.spi_masterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_masterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 918.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 923.168 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 14:57:39 2024...
