
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ9574 RDP board common device tree source
 *
 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
 * Copyright (c) 2023-2024, Qualcomm Innovation Center, Inc. All rights reserved.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>
#include "ipq9574.dtsi"

#include <dt-bindings/clock/qcom,qca8k-nsscc.h>
#include <dt-bindings/net/qcom,qca808x.h>
#include <dt-bindings/reset/qcom,qca8k-nsscc.h>

/ {
	aliases {
		serial0 = &blsp1_uart2;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " root=ubiblock0_1";
	};

	reserved-memory {
		tzapp:tzapp@49B00000 {  /* TZAPPS */
			no-map;
			reg = <0x0 0x49B00000 0x0 0x00600000>;
		};
	};

	clocks {
		qca8k_uniphy1_rx312p5m: qca8k-uniphy1-rx312p5m {
			compatible = "fixed-clock";
			clock-frequency = <312500000>;
			#clock-cells = <0>;
		};

		qca8k_uniphy1_tx312p5m: qca8k-uniphy1-tx312p5m {
			compatible = "fixed-clock";
			clock-frequency = <312500000>;
			#clock-cells = <0>;
		};
	};

	regulator_fixed_3p3: s3300 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
		regulator-name = "fixed_3p3";
	};

	regulator_fixed_0p925: s0925 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <925000>;
		regulator-max-microvolt = <925000>;
		regulator-boot-on;
		regulator-always-on;
		regulator-name = "fixed_0p925";
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&gpio_keys_default>;
		pinctrl-names = "default";

		button-wps {
			label = "wps";
			linux,code = <KEY_WPS_BUTTON>;
			gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
			debounce-interval = <60>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&gpio_leds_default>;
		pinctrl-names = "default";

		led-0 {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_WLAN;
			gpios = <&tlmm 64 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy0tx";
			default-state = "off";
		};

		usb_enabled {
			gpios = <&tlmm 63 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};

		sfp_medium: sfp_medium {
			gpios = <&tlmm 40 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
	};

	sfp0: sfp-0 {
		status = "disabled";
		compatible = "sff,sfp";
		pinctrl-0 = <&sfp0_default>;
		pinctrl-names = "default";
		i2c-bus = <&blsp1_i2c4>;
		los-gpios = <&tlmm 46 GPIO_ACTIVE_HIGH>;
	};
};

&blsp1_i2c4 {
	pinctrl-0 = <&i2c4_default>;
	pinctrl-names = "default";
	status = "okay";
};

&blsp1_uart2 {
	pinctrl-0 = <&uart2_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&rpm_requests {
	regulators {
		compatible = "qcom,rpm-mp5496-regulators";

		ipq9574_s1: s1 {
		/*
		 * During kernel bootup, the SoC runs at 800MHz with 875mV set by the bootloaders.
		 * During regulator registration, kernel not knowing the initial voltage,
		 * considers it as zero and brings up the regulators with minimum supported voltage.
		 * Update the regulator-min-microvolt with SVS voltage of 725mV so that
		 * the regulators are brought up with 725mV which is sufficient for all the
		 * corner parts to operate at 800MHz
		 */
			regulator-min-microvolt = <587500>;
			regulator-max-microvolt = <1075000>;
		};
		
		mp5496_l2: l2 {
			regulator-min-microvolt = <850000>;
			regulator-max-microvolt = <850000>;
			regulator-always-on;
			regulator-boot-on;
		};

		mp5496_l5: l5 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
			regulator-boot-on;
		};
	};
};

&sleep_clk {
	clock-frequency = <32000>;
};

&tlmm {
	spi_0_pins: spi-0-state {
		pins = "gpio11", "gpio12", "gpio13", "gpio14";
		function = "blsp0_spi";
		drive-strength = <8>;
		bias-disable;
	};

	gpio_keys_default: gpio-keys-default-state {
		pins = "gpio37";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	gpio_leds_default: gpio-leds-default-state {
		pins = "gpio64", "gpio63", "gpio40";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	qpic_snand_default_state: qpic-snand-default-state {
		clock-pins {
			pins = "gpio5";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};

		cs-pins {
			pins = "gpio4";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};

		data-pins {
			pins = "gpio0", "gpio1", "gpio2", "gpio3";
			function = "qspi_data";
			drive-strength = <8>;
			bias-disable;
		};
	};
	i2c4_default: i2c4-default-state {
		pins = "gpio50", "gpio51";
		function = "blsp4_i2c";
		drive-strength = <8>;
		bias-pull-up;
	};

	sfp0_default: sfp0-default-state {
		pins = "gpio46", "gpio45";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-down;
	};
};

&usb_0_dwc3 {
	dr_mode = "host";
};

&usb_0_qmpphy {
	/*vdda-pll-supply = <&mp5496_l5>;*/
	vdda-phy-supply = <&regulator_fixed_0p925>;

	status = "okay";
};

&usb_0_qusbphy {
	vdd-supply = <&regulator_fixed_0p925>;
	/*vdda-pll-supply = <&mp5496_l5>;*/
	vdda-phy-dpdm-supply = <&regulator_fixed_3p3>;

	status = "okay";
};

&usb3 {
	status = "okay";
};

/*
 * The bootstrap pins for the board select the XO clock frequency
 * (48 MHZ or 96 MHZ used for different RDP type board). This setting
 * automatically enables the right dividers, to ensure the reference
 * clock output from WiFi to the CMN PLL is 48 MHZ.
 */
&ref_48mhz_clk {
	clock-div = <1>;
	clock-mult = <1>;
};

/*
 * The frequency of xo_board_clk is fixed to 24 MHZ, which is routed
 * from WiFi output clock 48 MHZ divided by 2.
 */
&xo_board_clk {
	clock-div = <2>;
	clock-mult = <1>;
};

&xo_clk {
	clock-frequency = <48000000>;
};

&pcie1_phy {
	status = "okay";
};

&pcie1 {
	pinctrl-0 = <&pcie1_default>;
	pinctrl-names = "default";

	perst-gpios = <&tlmm 26 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 27 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie@0,0 { /* PCIe bridge/root */
        #address-cells = <3>;
        #size-cells    = <2>;
        reg = <0 0 0 0 0>;

        wifi1: pcie@0 {
            compatible = "pci17cb,1109";

            reg = <0 0 0 0 0>;

            qcom,board_id = <0x01>;
        };
    };
};

&pcie2_phy {
	status = "okay";
};

&pcie2 {
	pinctrl-0 = <&pcie2_default>;
	pinctrl-names = "default";

	perst-gpios = <&tlmm 29 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 30 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie@0,0 { /* PCIe bridge/root */
        #address-cells = <3>;
        #size-cells    = <2>;
        reg = <0 0 0 0 0>;

        wifi2: pcie@0 {
            compatible = "pci17cb,1109";

            reg = <0 0 0 0 0>;

            qcom,board_id = <0x04>;
        };
    };
};

&pcie3_phy {
	status = "okay";
};

&pcie3 {
	pinctrl-0 = <&pcie3_default>;
	pinctrl-names = "default";

	perst-gpios = <&tlmm 32 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 33 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie@0,0 { /* PCIe bridge/root */
        #address-cells = <3>;
        #size-cells    = <2>;
        reg = <0 0 0 0 0>;

        wifi3: pcie@0 {
            compatible = "pci17cb,1109";

            reg = <0 0 0 0 0>;

            qcom,board_id = <0x02>;
        };
    };
};

&mdio {
	phy-reset-gpio = <&tlmm 60 GPIO_ACTIVE_LOW>;
	clock-frequency = <6250000>;
	status = "okay";

	ethernet-phy-package@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "qcom,qca8084-package";
		reg = <1>;
		clocks = <&qca8k_nsscc NSS_CC_APB_BRIDGE_CLK>,
					<&qca8k_nsscc NSS_CC_AHB_CLK>,
					<&qca8k_nsscc NSS_CC_SEC_CTRL_AHB_CLK>,
					<&qca8k_nsscc NSS_CC_TLMM_CLK>,
					<&qca8k_nsscc NSS_CC_TLMM_AHB_CLK>,
					<&qca8k_nsscc NSS_CC_CNOC_AHB_CLK>,
					<&qca8k_nsscc NSS_CC_MDIO_AHB_CLK>;
		clock-names = "apb_bridge",
						"ahb",
						"sec_ctrl_ahb",
						"tlmm",
						"tlmm_ahb",
						"cnoc_ahb",
						"mdio_ahb";
		qcom,package-mode = <QCA808X_PCS1_10G_QXGMII_PCS0_UNUNSED>;
		resets = <&qca8k_nsscc NSS_CC_GEPHY_FULL_ARES>;
		qcom,phy-addr-fixup = <1 2 3 4 5 6 7>;

	    phy0: ethernet-phy@1 {
			compatible = "ethernet-phy-id004d.d180";
			reg = <1>;
			clocks = <&qca8k_nsscc NSS_CC_GEPHY0_SYS_CLK>;
			resets = <&qca8k_nsscc NSS_CC_GEPHY0_SYS_ARES>;
			qcom,xpcs-channel = <0>;
		};

	    phy1: ethernet-phy@2 {
			compatible = "ethernet-phy-id004d.d180";
			reg = <2>;
			clocks = <&qca8k_nsscc NSS_CC_GEPHY1_SYS_CLK>;
			resets = <&qca8k_nsscc NSS_CC_GEPHY1_SYS_ARES>;
			qcom,xpcs-channel = <1>;
		};

	    phy2: ethernet-phy@3 {
			compatible = "ethernet-phy-id004d.d180";
			reg = <3>;
			clocks = <&qca8k_nsscc NSS_CC_GEPHY2_SYS_CLK>;
			resets = <&qca8k_nsscc NSS_CC_GEPHY2_SYS_ARES>;
			qcom,xpcs-channel = <2>;
		};

	    phy3: ethernet-phy@4 {
			compatible = "ethernet-phy-id004d.d180";
			reg = <4>;
			clocks = <&qca8k_nsscc NSS_CC_GEPHY3_SYS_CLK>;
			resets = <&qca8k_nsscc NSS_CC_GEPHY3_SYS_ARES>;
			qcom,xpcs-channel = <3>;
		};

		pcs-phy@6 {
			compatible = "qcom,qca8k-pcs-phy";
			reg = <6>;
			clocks = <&qca8k_nsscc NSS_CC_SRDS1_SYS_CLK>,
						<&qca8k_uniphy1_tx312p5m>,
						<&qca8k_uniphy1_rx312p5m>;
			clock-names = "pcs", "pcs_rx_root", "pcs_tx_root";
			resets = <&qca8k_nsscc NSS_CC_SRDS1_SYS_ARES>;
		};

		xpcs-phy@7 {
			compatible = "qcom,qca8k-xpcs-phy";
			reg = <7>;
			#address-cells = <1>;
			#size-cells = <0>;
			resets = <&qca8k_nsscc NSS_CC_XPCS_ARES>;

			channel@0 {
				reg = <0>;
				clocks = <&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_XGMII_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_XGMII_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC1_GEPHY0_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC1_GEPHY0_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC1_RX_CLK_SRC>,
							<&qca8k_nsscc NSS_CC_MAC1_TX_CLK_SRC>;
				clock-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx",
								"rx_src",
								"tx_src";
				resets = <&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_XGMII_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_XGMII_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC1_SRDS1_CH0_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC1_GEPHY0_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC1_GEPHY0_TX_ARES>;
				reset-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx";
			};

			channel@1 {
				reg = <1>;
				clocks = <&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_XGMII_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_XGMII_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC2_GEPHY1_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC2_GEPHY1_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC2_RX_CLK_SRC>,
							<&qca8k_nsscc NSS_CC_MAC2_TX_CLK_SRC>;
				clock-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx",
								"rx_src",
								"tx_src";
				resets = <&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_XGMII_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_XGMII_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC2_SRDS1_CH1_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC2_GEPHY1_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC2_GEPHY1_TX_ARES>;
				reset-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx";
			};

			channel@2 {
				reg = <2>;
				clocks = <&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_XGMII_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_XGMII_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC3_GEPHY2_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC3_GEPHY2_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC3_RX_CLK_SRC>,
							<&qca8k_nsscc NSS_CC_MAC3_TX_CLK_SRC>;
				clock-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx",
								"rx_src",
								"tx_src";
				resets = <&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_XGMII_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_XGMII_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC3_SRDS1_CH2_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC3_GEPHY2_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC3_GEPHY2_TX_ARES>;
				reset-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx";
			};

			channel@3 {
				reg = <3>;
				clocks = <&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_XGMII_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_XGMII_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC4_GEPHY3_RX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC4_GEPHY3_TX_CLK>,
							<&qca8k_nsscc NSS_CC_MAC4_RX_CLK_SRC>,
							<&qca8k_nsscc NSS_CC_MAC4_TX_CLK_SRC>;
				clock-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx",
								"rx_src",
								"tx_src";
				resets = <&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_XGMII_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_XGMII_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_TX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC4_SRDS1_CH3_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC4_GEPHY3_RX_ARES>,
							<&qca8k_nsscc NSS_CC_MAC4_GEPHY3_TX_ARES>;
				reset-names = "xgmii_rx",
								"xgmii_tx",
								"xpcs_rx",
								"xpcs_tx",
								"port_rx",
								"port_tx";
			};
		};
	};

	phy4: ethernet-phy@8 {
		compatible ="ethernet-phy-ieee802.3-c45";
		reg = <8>;

		nvmem-cells = <&aqr_fw>;
		nvmem-cell-names = "firmware";
	};

	phy5: ethernet-phy@0 {
		compatible ="ethernet-phy-ieee802.3-c45";
		reg = <0>;

		nvmem-cells = <&aqr_fw>;
		nvmem-cell-names = "firmware";
		status = "disabled";
	};

	qca8k_nsscc: qca8k-nsscc@18 {
		compatible = "qcom,qca8084-nsscc";
		reg = <0x18>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		clocks = <&cmn_pll ETH0_50MHZ_CLK>,
			 <0>,
			 <0>,
			 <0>,
			 <0>,
			 <&qca8k_uniphy1_rx312p5m>,
			 <&qca8k_uniphy1_tx312p5m>;
	};
};

&tlmm {
	pcie1_default: pcie1-default-state {
		clkreq-n-pins {
			pins = "gpio25";
			function = "pcie1_clk";
			drive-strength = <6>;
			bias-pull-up;
		};

		perst-n-pins {
			pins = "gpio26";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};

		wake-n-pins {
			pins = "gpio27";
			function = "pcie1_wake";
			drive-strength = <6>;
			bias-pull-up;
		};
	};

	pcie2_default: pcie2-default-state {
		clkreq-n-pins {
			pins = "gpio28";
			function = "pcie2_clk";
			drive-strength = <6>;
			bias-pull-up;
		};

		perst-n-pins {
			pins = "gpio29";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};

		wake-n-pins {
			pins = "gpio30";
			function = "pcie2_wake";
			drive-strength = <6>;
			bias-pull-up;
		};
	};

	pcie3_default: pcie3-default-state {
		clkreq-n-pins {
			pins = "gpio31";
			function = "pcie3_clk";
			drive-strength = <6>;
			bias-pull-up;
		};

		perst-n-pins {
			pins = "gpio32";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
			output-low;
		};

		wake-n-pins {
			pins = "gpio33";
			function = "pcie3_wake";
			drive-strength = <6>;
			bias-pull-up;
		};
	};
	qpic_snand_default_state: qpic-snand-default-state {
		clock-pins {
			pins = "gpio5";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};

		cs-pins {
			pins = "gpio4";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};

		data-pins {
			pins = "gpio0", "gpio1", "gpio2", "gpio3";
			function = "qspi_data";
			drive-strength = <8>;
			bias-disable;
		};
	};
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	pinctrl-0 = <&qpic_snand_default_state>;
	pinctrl-names = "default";
	status = "okay";

	flash@0 {
		reg = <0>;
		compatible = "spi-nand";
		#address-cells = <1>;
		#size-cells = <1>;
		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <0x08>;
		nand-ecc-engine = <&qpic_nand>;
		partitions {
			compatible = "qcom,smem-part";
			partition-0-ethphyfw {
				label = "0:ethphyfw";
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					aqr_fw: aqr-fw@0 {
						reg = <0x28 0x60002>;
					};
				};
			};
		};
	};
};

&qcom_ppe {
	ethernet-ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@1 {
			reg = <1>;
			phy-mode = "10g-qxgmii";
			label = "lan1";
			phy-handle = <&phy0>;
			pcs-handle = <&pcs0_ch0>;
			clocks = <&nsscc NSS_CC_PORT1_MAC_CLK>,
				 <&nsscc NSS_CC_PORT1_RX_CLK>,
				 <&nsscc NSS_CC_PORT1_TX_CLK>;
			clock-names = "port_mac",
				      "port_rx",
				      "port_tx";
			resets = <&nsscc PORT1_MAC_ARES>,
				 <&nsscc PORT1_RX_ARES>,
				 <&nsscc PORT1_TX_ARES>;
			reset-names = "port_mac",
				      "port_rx",
				      "port_tx";
		};

		port@2 {
			reg = <2>;
			phy-mode = "10g-qxgmii";
			label = "lan2";
			phy-handle = <&phy1>;
			pcs-handle = <&pcs0_ch1>;
			clocks = <&nsscc NSS_CC_PORT2_MAC_CLK>,
				 <&nsscc NSS_CC_PORT2_RX_CLK>,
				 <&nsscc NSS_CC_PORT2_TX_CLK>;
			clock-names = "port_mac",
				      "port_rx",
				      "port_tx";
			resets = <&nsscc PORT2_MAC_ARES>,
				 <&nsscc PORT2_RX_ARES>,
				 <&nsscc PORT2_TX_ARES>;
			reset-names = "port_mac",
				      "port_rx",
				      "port_tx";
		};

		port@3 {
			reg = <3>;
			phy-mode = "10g-qxgmii";
			label = "lan3";
			phy-handle = <&phy2>;
			pcs-handle = <&pcs0_ch2>;
			clocks = <&nsscc NSS_CC_PORT3_MAC_CLK>,
				 <&nsscc NSS_CC_PORT3_RX_CLK>,
				 <&nsscc NSS_CC_PORT3_TX_CLK>;
			clock-names = "port_mac",
				      "port_rx",
				      "port_tx";
			resets = <&nsscc PORT3_MAC_ARES>,
				 <&nsscc PORT3_RX_ARES>,
				 <&nsscc PORT3_TX_ARES>;
			reset-names = "port_mac",
				      "port_rx",
				      "port_tx";
		};

		port@4 {
			reg = <4>;
			phy-mode = "10g-qxgmii";
			label = "lan4";
			phy-handle = <&phy3>;
			pcs-handle = <&pcs0_ch3>;
			clocks = <&nsscc NSS_CC_PORT4_MAC_CLK>,
				 <&nsscc NSS_CC_PORT4_RX_CLK>,
				 <&nsscc NSS_CC_PORT4_TX_CLK>;
			clock-names = "port_mac",
				      "port_rx",
				      "port_tx";
			resets = <&nsscc PORT4_MAC_ARES>,
				 <&nsscc PORT4_RX_ARES>,
				 <&nsscc PORT4_TX_ARES>;
			reset-names = "port_mac",
				      "port_rx",
				      "port_tx";
		};

		port@5 {
			reg = <5>;
			phy-mode = "usxgmii";
			managed = "in-band-status";
			label = "lan5";
			phy-handle = <&phy4>;
			pcs-handle = <&pcs1_ch0>;
			clocks = <&nsscc NSS_CC_PORT5_MAC_CLK>,
				 <&nsscc NSS_CC_PORT5_RX_CLK>,
				 <&nsscc NSS_CC_PORT5_TX_CLK>;
			clock-names = "port_mac",
				      "port_rx",
				      "port_tx";
			resets = <&nsscc PORT5_MAC_ARES>,
				 <&nsscc PORT5_RX_ARES>,
				 <&nsscc PORT5_TX_ARES>;
			reset-names = "port_mac",
				      "port_rx",
				      "port_tx";
		};

		xgmac6: port@6 {
			reg = <6>;
			phy-mode = "10gbase-r";
			managed = "in-band-status";
			label = "wan";
			sfp = <&sfp0>;
			pcs-handle = <&pcs2_ch0>;
			clocks = <&nsscc NSS_CC_PORT6_MAC_CLK>,
				 <&nsscc NSS_CC_PORT6_RX_CLK>,
				 <&nsscc NSS_CC_PORT6_TX_CLK>;
			clock-names = "port_mac",
				      "port_rx",
				      "port_tx";
			resets = <&nsscc PORT6_MAC_ARES>,
				 <&nsscc PORT6_RX_ARES>,
				 <&nsscc PORT6_TX_ARES>;
			reset-names = "port_mac",
				      "port_rx",
				      "port_tx";
		};
	};
};
