#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9f0d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9fe110 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x9f13f0 .functor NOT 1, L_0xa313f0, C4<0>, C4<0>, C4<0>;
L_0xa07190 .functor XOR 8, L_0xa31060, L_0xa31190, C4<00000000>, C4<00000000>;
L_0x9f9280 .functor XOR 8, L_0xa07190, L_0xa31280, C4<00000000>, C4<00000000>;
v0xa2fb30_0 .net *"_ivl_10", 7 0, L_0xa31280;  1 drivers
v0xa2fc30_0 .net *"_ivl_12", 7 0, L_0x9f9280;  1 drivers
v0xa2fd10_0 .net *"_ivl_2", 7 0, L_0xa30fc0;  1 drivers
v0xa2fdd0_0 .net *"_ivl_4", 7 0, L_0xa31060;  1 drivers
v0xa2feb0_0 .net *"_ivl_6", 7 0, L_0xa31190;  1 drivers
v0xa2ffe0_0 .net *"_ivl_8", 7 0, L_0xa07190;  1 drivers
v0xa300c0_0 .net "a", 7 0, v0x9f23d0_0;  1 drivers
v0xa30180_0 .net "b", 7 0, v0x9f24a0_0;  1 drivers
v0xa30240_0 .var "clk", 0 0;
v0xa30370_0 .net "out_dut", 7 0, L_0x9f22c0;  1 drivers
v0xa30410_0 .net "out_ref", 7 0, L_0xa30a20;  1 drivers
v0xa304b0_0 .net "sel", 0 0, v0xa2e800_0;  1 drivers
v0xa30550_0 .var/2u "stats1", 159 0;
v0xa30610_0 .var/2u "strobe", 0 0;
v0xa306d0_0 .net "tb_match", 0 0, L_0xa313f0;  1 drivers
v0xa30790_0 .net "tb_mismatch", 0 0, L_0x9f13f0;  1 drivers
v0xa30850_0 .net "wavedrom_enable", 0 0, v0xa2e8d0_0;  1 drivers
v0xa308f0_0 .net "wavedrom_title", 511 0, v0xa2e9c0_0;  1 drivers
L_0xa30fc0 .concat [ 8 0 0 0], L_0xa30a20;
L_0xa31060 .concat [ 8 0 0 0], L_0xa30a20;
L_0xa31190 .concat [ 8 0 0 0], L_0x9f22c0;
L_0xa31280 .concat [ 8 0 0 0], L_0xa30a20;
L_0xa313f0 .cmp/eeq 8, L_0xa30fc0, L_0x9f9280;
S_0xa066f0 .scope module, "good1" "reference_module" 3 107, 3 4 0, S_0x9fe110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x9f1960_0 .net "a", 7 0, v0x9f23d0_0;  alias, 1 drivers
v0x9f1c50_0 .net "b", 7 0, v0x9f24a0_0;  alias, 1 drivers
v0x9f1d20_0 .net "out", 7 0, L_0xa30a20;  alias, 1 drivers
v0x9f2010_0 .net "sel", 0 0, v0xa2e800_0;  alias, 1 drivers
L_0xa30a20 .functor MUXZ 8, v0x9f24a0_0, v0x9f23d0_0, v0xa2e800_0, C4<>;
S_0xa2dfd0 .scope module, "stim1" "stimulus_gen" 3 101, 3 17 0, S_0x9fe110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x9f23d0_0 .var "a", 7 0;
v0x9f24a0_0 .var "b", 7 0;
v0xa2e760_0 .net "clk", 0 0, v0xa30240_0;  1 drivers
v0xa2e800_0 .var "sel", 0 0;
v0xa2e8d0_0 .var "wavedrom_enable", 0 0;
v0xa2e9c0_0 .var "wavedrom_title", 511 0;
E_0x9fdcb0/0 .event negedge, v0xa2e760_0;
E_0x9fdcb0/1 .event posedge, v0xa2e760_0;
E_0x9fdcb0 .event/or E_0x9fdcb0/0, E_0x9fdcb0/1;
E_0x9fcf90 .event negedge, v0xa2e760_0;
S_0xa2e2e0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xa2dfd0;
 .timescale -12 -12;
v0x9f20e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa2e540 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xa2dfd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa2eb40 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0x9fe110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
L_0x9f1780 .functor NOT 8, L_0xa30c00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x9f1b40 .functor AND 8, L_0x9f1780, v0x9f23d0_0, C4<11111111>, C4<11111111>;
L_0x9f1f00 .functor AND 8, L_0xa30d30, v0x9f24a0_0, C4<11111111>, C4<11111111>;
L_0x9f22c0 .functor OR 8, L_0x9f1b40, L_0x9f1f00, C4<00000000>, C4<00000000>;
v0xa2ede0_0 .net *"_ivl_0", 7 0, L_0xa30c00;  1 drivers
L_0x7fed63dd9060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0xa2eec0_0 .net *"_ivl_11", 6 0, L_0x7fed63dd9060;  1 drivers
v0xa2efa0_0 .net *"_ivl_12", 7 0, L_0x9f1f00;  1 drivers
L_0x7fed63dd9018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0xa2f090_0 .net *"_ivl_3", 6 0, L_0x7fed63dd9018;  1 drivers
v0xa2f170_0 .net *"_ivl_4", 7 0, L_0x9f1780;  1 drivers
v0xa2f2a0_0 .net *"_ivl_6", 7 0, L_0x9f1b40;  1 drivers
v0xa2f380_0 .net *"_ivl_8", 7 0, L_0xa30d30;  1 drivers
v0xa2f460_0 .net "a", 7 0, v0x9f23d0_0;  alias, 1 drivers
v0xa2f570_0 .net "b", 7 0, v0x9f24a0_0;  alias, 1 drivers
v0xa2f6c0_0 .net "out", 7 0, L_0x9f22c0;  alias, 1 drivers
v0xa2f7a0_0 .net "sel", 0 0, v0xa2e800_0;  alias, 1 drivers
L_0xa30c00 .concat [ 1 7 0 0], v0xa2e800_0, L_0x7fed63dd9018;
L_0xa30d30 .concat [ 1 7 0 0], v0xa2e800_0, L_0x7fed63dd9060;
S_0xa2f910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 121, 3 121 0, S_0x9fe110;
 .timescale -12 -12;
E_0x9fd830 .event anyedge, v0xa30610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa30610_0;
    %nor/r;
    %assign/vec4 v0xa30610_0, 0;
    %wait E_0x9fd830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa2dfd0;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %wait E_0x9fcf90;
    %wait E_0x9fdcb0;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa2e800_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa2e800_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa2e800_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa2e800_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa2e800_0, 0;
    %wait E_0x9fdcb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa2e800_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa2e540;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9fdcb0;
    %vpi_func 3 58 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xa2e800_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x9f24a0_0, 0;
    %assign/vec4 v0x9f23d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x9fe110;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa30240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa30610_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x9fe110;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa30240_0;
    %inv;
    %store/vec4 v0xa30240_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x9fe110;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa2e760_0, v0xa30790_0, v0xa304b0_0, v0xa300c0_0, v0xa30180_0, v0xa30410_0, v0xa30370_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x9fe110;
T_7 ;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa30550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x9fe110;
T_8 ;
    %wait E_0x9fdcb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa30550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa30550_0, 4, 32;
    %load/vec4 v0xa306d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa30550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa30550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa30550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa30410_0;
    %load/vec4 v0xa30410_0;
    %load/vec4 v0xa30370_0;
    %xor;
    %load/vec4 v0xa30410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa30550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa30550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa30550_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/bugs_mux2/bugs_mux2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/bugs_mux2/iter5/response3/top_module.sv";
