#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n8621.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4245.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8621.clk[0] (.latch)                                            1.014     1.014
n8621.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7740.in[1] (.names)                                             1.014     2.070
n7740.out[0] (.names)                                            0.261     2.331
n8979.in[2] (.names)                                             1.014     3.344
n8979.out[0] (.names)                                            0.261     3.605
n6994.in[0] (.names)                                             1.014     4.619
n6994.out[0] (.names)                                            0.261     4.880
n6996.in[1] (.names)                                             1.014     5.894
n6996.out[0] (.names)                                            0.261     6.155
n6998.in[0] (.names)                                             1.014     7.169
n6998.out[0] (.names)                                            0.261     7.430
n6999.in[0] (.names)                                             1.014     8.444
n6999.out[0] (.names)                                            0.261     8.705
n7001.in[0] (.names)                                             1.014     9.719
n7001.out[0] (.names)                                            0.261     9.980
n7047.in[2] (.names)                                             1.014    10.993
n7047.out[0] (.names)                                            0.261    11.254
n7131.in[2] (.names)                                             1.014    12.268
n7131.out[0] (.names)                                            0.261    12.529
n7135.in[2] (.names)                                             1.014    13.543
n7135.out[0] (.names)                                            0.261    13.804
n7107.in[0] (.names)                                             1.014    14.818
n7107.out[0] (.names)                                            0.261    15.079
n7086.in[0] (.names)                                             1.014    16.093
n7086.out[0] (.names)                                            0.261    16.354
n6877.in[3] (.names)                                             1.014    17.367
n6877.out[0] (.names)                                            0.261    17.628
n3419.in[0] (.names)                                             1.014    18.642
n3419.out[0] (.names)                                            0.261    18.903
n6854.in[0] (.names)                                             1.014    19.917
n6854.out[0] (.names)                                            0.261    20.178
n6844.in[1] (.names)                                             1.014    21.192
n6844.out[0] (.names)                                            0.261    21.453
n6845.in[1] (.names)                                             1.014    22.467
n6845.out[0] (.names)                                            0.261    22.728
n4496.in[0] (.names)                                             1.014    23.742
n4496.out[0] (.names)                                            0.261    24.003
n6847.in[0] (.names)                                             1.014    25.016
n6847.out[0] (.names)                                            0.261    25.277
n4178.in[1] (.names)                                             1.014    26.291
n4178.out[0] (.names)                                            0.261    26.552
n6880.in[1] (.names)                                             1.014    27.566
n6880.out[0] (.names)                                            0.261    27.827
n6882.in[1] (.names)                                             1.014    28.841
n6882.out[0] (.names)                                            0.261    29.102
n6891.in[0] (.names)                                             1.014    30.116
n6891.out[0] (.names)                                            0.261    30.377
n6887.in[1] (.names)                                             1.014    31.390
n6887.out[0] (.names)                                            0.261    31.651
n6804.in[0] (.names)                                             1.014    32.665
n6804.out[0] (.names)                                            0.261    32.926
n6805.in[2] (.names)                                             1.014    33.940
n6805.out[0] (.names)                                            0.261    34.201
n6813.in[2] (.names)                                             1.014    35.215
n6813.out[0] (.names)                                            0.261    35.476
n4883.in[0] (.names)                                             1.014    36.490
n4883.out[0] (.names)                                            0.261    36.751
n6821.in[0] (.names)                                             1.014    37.765
n6821.out[0] (.names)                                            0.261    38.026
n3516.in[1] (.names)                                             1.014    39.039
n3516.out[0] (.names)                                            0.261    39.300
n6841.in[1] (.names)                                             1.014    40.314
n6841.out[0] (.names)                                            0.261    40.575
n6890.in[1] (.names)                                             1.014    41.589
n6890.out[0] (.names)                                            0.261    41.850
n5024.in[0] (.names)                                             1.014    42.864
n5024.out[0] (.names)                                            0.261    43.125
n6884.in[0] (.names)                                             1.014    44.139
n6884.out[0] (.names)                                            0.261    44.400
n4974.in[0] (.names)                                             1.014    45.413
n4974.out[0] (.names)                                            0.261    45.674
n4324.in[0] (.names)                                             1.014    46.688
n4324.out[0] (.names)                                            0.261    46.949
n3771.in[0] (.names)                                             1.014    47.963
n3771.out[0] (.names)                                            0.261    48.224
n9958.in[0] (.names)                                             1.014    49.238
n9958.out[0] (.names)                                            0.261    49.499
n4902.in[0] (.names)                                             1.014    50.513
n4902.out[0] (.names)                                            0.261    50.774
n4245.in[3] (.names)                                             1.014    51.787
n4245.out[0] (.names)                                            0.261    52.048
out:n4245.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n9977.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3589.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9977.clk[0] (.latch)                                            1.014     1.014
n9977.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12474.in[0] (.names)                                            1.014     2.070
n12474.out[0] (.names)                                           0.261     2.331
n4281.in[0] (.names)                                             1.014     3.344
n4281.out[0] (.names)                                            0.261     3.605
n12475.in[0] (.names)                                            1.014     4.619
n12475.out[0] (.names)                                           0.261     4.880
n12109.in[0] (.names)                                            1.014     5.894
n12109.out[0] (.names)                                           0.261     6.155
n12476.in[0] (.names)                                            1.014     7.169
n12476.out[0] (.names)                                           0.261     7.430
n7993.in[0] (.names)                                             1.014     8.444
n7993.out[0] (.names)                                            0.261     8.705
n12317.in[0] (.names)                                            1.014     9.719
n12317.out[0] (.names)                                           0.261     9.980
n4998.in[1] (.names)                                             1.014    10.993
n4998.out[0] (.names)                                            0.261    11.254
n12319.in[0] (.names)                                            1.014    12.268
n12319.out[0] (.names)                                           0.261    12.529
n12323.in[0] (.names)                                            1.014    13.543
n12323.out[0] (.names)                                           0.261    13.804
n12327.in[2] (.names)                                            1.014    14.818
n12327.out[0] (.names)                                           0.261    15.079
n12313.in[0] (.names)                                            1.014    16.093
n12313.out[0] (.names)                                           0.261    16.354
n12314.in[1] (.names)                                            1.014    17.367
n12314.out[0] (.names)                                           0.261    17.628
n12272.in[0] (.names)                                            1.014    18.642
n12272.out[0] (.names)                                           0.261    18.903
n12261.in[0] (.names)                                            1.014    19.917
n12261.out[0] (.names)                                           0.261    20.178
n12315.in[1] (.names)                                            1.014    21.192
n12315.out[0] (.names)                                           0.261    21.453
n12391.in[1] (.names)                                            1.014    22.467
n12391.out[0] (.names)                                           0.261    22.728
n12400.in[1] (.names)                                            1.014    23.742
n12400.out[0] (.names)                                           0.261    24.003
n12401.in[0] (.names)                                            1.014    25.016
n12401.out[0] (.names)                                           0.261    25.277
n12404.in[1] (.names)                                            1.014    26.291
n12404.out[0] (.names)                                           0.261    26.552
n12409.in[2] (.names)                                            1.014    27.566
n12409.out[0] (.names)                                           0.261    27.827
n12329.in[2] (.names)                                            1.014    28.841
n12329.out[0] (.names)                                           0.261    29.102
n12410.in[0] (.names)                                            1.014    30.116
n12410.out[0] (.names)                                           0.261    30.377
n12421.in[1] (.names)                                            1.014    31.390
n12421.out[0] (.names)                                           0.261    31.651
n12423.in[1] (.names)                                            1.014    32.665
n12423.out[0] (.names)                                           0.261    32.926
n12678.in[1] (.names)                                            1.014    33.940
n12678.out[0] (.names)                                           0.261    34.201
n12681.in[0] (.names)                                            1.014    35.215
n12681.out[0] (.names)                                           0.261    35.476
n12682.in[0] (.names)                                            1.014    36.490
n12682.out[0] (.names)                                           0.261    36.751
n3588.in[2] (.names)                                             1.014    37.765
n3588.out[0] (.names)                                            0.261    38.026
n4516.in[1] (.names)                                             1.014    39.039
n4516.out[0] (.names)                                            0.261    39.300
n12693.in[0] (.names)                                            1.014    40.314
n12693.out[0] (.names)                                           0.261    40.575
n4500.in[0] (.names)                                             1.014    41.589
n4500.out[0] (.names)                                            0.261    41.850
n12687.in[1] (.names)                                            1.014    42.864
n12687.out[0] (.names)                                           0.261    43.125
n12691.in[1] (.names)                                            1.014    44.139
n12691.out[0] (.names)                                           0.261    44.400
n12222.in[0] (.names)                                            1.014    45.413
n12222.out[0] (.names)                                           0.261    45.674
n11829.in[0] (.names)                                            1.014    46.688
n11829.out[0] (.names)                                           0.261    46.949
n12700.in[0] (.names)                                            1.014    47.963
n12700.out[0] (.names)                                           0.261    48.224
n12701.in[1] (.names)                                            1.014    49.238
n12701.out[0] (.names)                                           0.261    49.499
n5022.in[1] (.names)                                             1.014    50.513
n5022.out[0] (.names)                                            0.261    50.774
n3589.in[0] (.names)                                             1.014    51.787
n3589.out[0] (.names)                                            0.261    52.048
out:n3589.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4542.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12580.in[0] (.names)                                            1.014    13.543
n12580.out[0] (.names)                                           0.261    13.804
n12583.in[1] (.names)                                            1.014    14.818
n12583.out[0] (.names)                                           0.261    15.079
n12585.in[0] (.names)                                            1.014    16.093
n12585.out[0] (.names)                                           0.261    16.354
n4613.in[3] (.names)                                             1.014    17.367
n4613.out[0] (.names)                                            0.261    17.628
n13688.in[2] (.names)                                            1.014    18.642
n13688.out[0] (.names)                                           0.261    18.903
n13460.in[0] (.names)                                            1.014    19.917
n13460.out[0] (.names)                                           0.261    20.178
n13690.in[0] (.names)                                            1.014    21.192
n13690.out[0] (.names)                                           0.261    21.453
n3355.in[2] (.names)                                             1.014    22.467
n3355.out[0] (.names)                                            0.261    22.728
n13692.in[0] (.names)                                            1.014    23.742
n13692.out[0] (.names)                                           0.261    24.003
n6504.in[0] (.names)                                             1.014    25.016
n6504.out[0] (.names)                                            0.261    25.277
n13830.in[0] (.names)                                            1.014    26.291
n13830.out[0] (.names)                                           0.261    26.552
n13831.in[0] (.names)                                            1.014    27.566
n13831.out[0] (.names)                                           0.261    27.827
n13832.in[0] (.names)                                            1.014    28.841
n13832.out[0] (.names)                                           0.261    29.102
n13833.in[0] (.names)                                            1.014    30.116
n13833.out[0] (.names)                                           0.261    30.377
n4594.in[0] (.names)                                             1.014    31.390
n4594.out[0] (.names)                                            0.261    31.651
n13835.in[1] (.names)                                            1.014    32.665
n13835.out[0] (.names)                                           0.261    32.926
n3707.in[0] (.names)                                             1.014    33.940
n3707.out[0] (.names)                                            0.261    34.201
n13836.in[0] (.names)                                            1.014    35.215
n13836.out[0] (.names)                                           0.261    35.476
n13838.in[1] (.names)                                            1.014    36.490
n13838.out[0] (.names)                                           0.261    36.751
n13694.in[1] (.names)                                            1.014    37.765
n13694.out[0] (.names)                                           0.261    38.026
n4098.in[0] (.names)                                             1.014    39.039
n4098.out[0] (.names)                                            0.261    39.300
n13840.in[0] (.names)                                            1.014    40.314
n13840.out[0] (.names)                                           0.261    40.575
n13847.in[3] (.names)                                            1.014    41.589
n13847.out[0] (.names)                                           0.261    41.850
n4879.in[0] (.names)                                             1.014    42.864
n4879.out[0] (.names)                                            0.261    43.125
n13809.in[0] (.names)                                            1.014    44.139
n13809.out[0] (.names)                                           0.261    44.400
n13845.in[0] (.names)                                            1.014    45.413
n13845.out[0] (.names)                                           0.261    45.674
n13822.in[2] (.names)                                            1.014    46.688
n13822.out[0] (.names)                                           0.261    46.949
n13826.in[2] (.names)                                            1.014    47.963
n13826.out[0] (.names)                                           0.261    48.224
n13846.in[0] (.names)                                            1.014    49.238
n13846.out[0] (.names)                                           0.261    49.499
n13948.in[2] (.names)                                            1.014    50.513
n13948.out[0] (.names)                                           0.261    50.774
n4542.in[2] (.names)                                             1.014    51.787
n4542.out[0] (.names)                                            0.261    52.048
out:n4542.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n6490.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3757.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6490.clk[0] (.latch)                                            1.014     1.014
n6490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9113.in[3] (.names)                                             1.014     2.070
n9113.out[0] (.names)                                            0.261     2.331
n9097.in[1] (.names)                                             1.014     3.344
n9097.out[0] (.names)                                            0.261     3.605
n9114.in[1] (.names)                                             1.014     4.619
n9114.out[0] (.names)                                            0.261     4.880
n6286.in[0] (.names)                                             1.014     5.894
n6286.out[0] (.names)                                            0.261     6.155
n9116.in[1] (.names)                                             1.014     7.169
n9116.out[0] (.names)                                            0.261     7.430
n9118.in[1] (.names)                                             1.014     8.444
n9118.out[0] (.names)                                            0.261     8.705
n9119.in[0] (.names)                                             1.014     9.719
n9119.out[0] (.names)                                            0.261     9.980
n9121.in[0] (.names)                                             1.014    10.993
n9121.out[0] (.names)                                            0.261    11.254
n9008.in[0] (.names)                                             1.014    12.268
n9008.out[0] (.names)                                            0.261    12.529
n3441.in[0] (.names)                                             1.014    13.543
n3441.out[0] (.names)                                            0.261    13.804
n9122.in[1] (.names)                                             1.014    14.818
n9122.out[0] (.names)                                            0.261    15.079
n9301.in[0] (.names)                                             1.014    16.093
n9301.out[0] (.names)                                            0.261    16.354
n6568.in[0] (.names)                                             1.014    17.367
n6568.out[0] (.names)                                            0.261    17.628
n9307.in[1] (.names)                                             1.014    18.642
n9307.out[0] (.names)                                            0.261    18.903
n7545.in[0] (.names)                                             1.014    19.917
n7545.out[0] (.names)                                            0.261    20.178
n9308.in[0] (.names)                                             1.014    21.192
n9308.out[0] (.names)                                            0.261    21.453
n9334.in[0] (.names)                                             1.014    22.467
n9334.out[0] (.names)                                            0.261    22.728
n9248.in[0] (.names)                                             1.014    23.742
n9248.out[0] (.names)                                            0.261    24.003
n8938.in[0] (.names)                                             1.014    25.016
n8938.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[0] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9240.in[2] (.names)                                             1.014    28.841
n9240.out[0] (.names)                                            0.261    29.102
n9209.in[0] (.names)                                             1.014    30.116
n9209.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n9203.in[0] (.names)                                             1.014    32.665
n9203.out[0] (.names)                                            0.261    32.926
n9211.in[0] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[0] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n9258.in[2] (.names)                                             1.014    36.490
n9258.out[0] (.names)                                            0.261    36.751
n9860.in[1] (.names)                                             1.014    37.765
n9860.out[0] (.names)                                            0.261    38.026
n3623.in[1] (.names)                                             1.014    39.039
n3623.out[0] (.names)                                            0.261    39.300
n9861.in[1] (.names)                                             1.014    40.314
n9861.out[0] (.names)                                            0.261    40.575
n3965.in[0] (.names)                                             1.014    41.589
n3965.out[0] (.names)                                            0.261    41.850
n9865.in[0] (.names)                                             1.014    42.864
n9865.out[0] (.names)                                            0.261    43.125
n9874.in[2] (.names)                                             1.014    44.139
n9874.out[0] (.names)                                            0.261    44.400
n9218.in[0] (.names)                                             1.014    45.413
n9218.out[0] (.names)                                            0.261    45.674
n9915.in[0] (.names)                                             1.014    46.688
n9915.out[0] (.names)                                            0.261    46.949
n9916.in[0] (.names)                                             1.014    47.963
n9916.out[0] (.names)                                            0.261    48.224
n5052.in[3] (.names)                                             1.014    49.238
n5052.out[0] (.names)                                            0.261    49.499
n5923.in[1] (.names)                                             1.014    50.513
n5923.out[0] (.names)                                            0.261    50.774
n3757.in[1] (.names)                                             1.014    51.787
n3757.out[0] (.names)                                            0.261    52.048
out:n3757.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n6449.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3384.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6449.clk[0] (.latch)                                            1.014     1.014
n6449.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6480.in[0] (.names)                                             1.014     2.070
n6480.out[0] (.names)                                            0.261     2.331
n5629.in[0] (.names)                                             1.014     3.344
n5629.out[0] (.names)                                            0.261     3.605
n6410.in[0] (.names)                                             1.014     4.619
n6410.out[0] (.names)                                            0.261     4.880
n6482.in[0] (.names)                                             1.014     5.894
n6482.out[0] (.names)                                            0.261     6.155
n6487.in[2] (.names)                                             1.014     7.169
n6487.out[0] (.names)                                            0.261     7.430
n6492.in[0] (.names)                                             1.014     8.444
n6492.out[0] (.names)                                            0.261     8.705
n6493.in[0] (.names)                                             1.014     9.719
n6493.out[0] (.names)                                            0.261     9.980
n6496.in[0] (.names)                                             1.014    10.993
n6496.out[0] (.names)                                            0.261    11.254
n6499.in[1] (.names)                                             1.014    12.268
n6499.out[0] (.names)                                            0.261    12.529
n3578.in[0] (.names)                                             1.014    13.543
n3578.out[0] (.names)                                            0.261    13.804
n6500.in[1] (.names)                                             1.014    14.818
n6500.out[0] (.names)                                            0.261    15.079
n6514.in[1] (.names)                                             1.014    16.093
n6514.out[0] (.names)                                            0.261    16.354
n6515.in[0] (.names)                                             1.014    17.367
n6515.out[0] (.names)                                            0.261    17.628
n6326.in[1] (.names)                                             1.014    18.642
n6326.out[0] (.names)                                            0.261    18.903
n6529.in[1] (.names)                                             1.014    19.917
n6529.out[0] (.names)                                            0.261    20.178
n6526.in[0] (.names)                                             1.014    21.192
n6526.out[0] (.names)                                            0.261    21.453
n6475.in[2] (.names)                                             1.014    22.467
n6475.out[0] (.names)                                            0.261    22.728
n6477.in[0] (.names)                                             1.014    23.742
n6477.out[0] (.names)                                            0.261    24.003
n6530.in[2] (.names)                                             1.014    25.016
n6530.out[0] (.names)                                            0.261    25.277
n6531.in[0] (.names)                                             1.014    26.291
n6531.out[0] (.names)                                            0.261    26.552
n6543.in[1] (.names)                                             1.014    27.566
n6543.out[0] (.names)                                            0.261    27.827
n5786.in[2] (.names)                                             1.014    28.841
n5786.out[0] (.names)                                            0.261    29.102
n5787.in[1] (.names)                                             1.014    30.116
n5787.out[0] (.names)                                            0.261    30.377
n3759.in[0] (.names)                                             1.014    31.390
n3759.out[0] (.names)                                            0.261    31.651
n5793.in[1] (.names)                                             1.014    32.665
n5793.out[0] (.names)                                            0.261    32.926
n5779.in[1] (.names)                                             1.014    33.940
n5779.out[0] (.names)                                            0.261    34.201
n5799.in[0] (.names)                                             1.014    35.215
n5799.out[0] (.names)                                            0.261    35.476
n5800.in[0] (.names)                                             1.014    36.490
n5800.out[0] (.names)                                            0.261    36.751
n5709.in[0] (.names)                                             1.014    37.765
n5709.out[0] (.names)                                            0.261    38.026
n5711.in[2] (.names)                                             1.014    39.039
n5711.out[0] (.names)                                            0.261    39.300
n5719.in[2] (.names)                                             1.014    40.314
n5719.out[0] (.names)                                            0.261    40.575
n5720.in[1] (.names)                                             1.014    41.589
n5720.out[0] (.names)                                            0.261    41.850
n6016.in[2] (.names)                                             1.014    42.864
n6016.out[0] (.names)                                            0.261    43.125
n6006.in[0] (.names)                                             1.014    44.139
n6006.out[0] (.names)                                            0.261    44.400
n4564.in[0] (.names)                                             1.014    45.413
n4564.out[0] (.names)                                            0.261    45.674
n4337.in[0] (.names)                                             1.014    46.688
n4337.out[0] (.names)                                            0.261    46.949
n6008.in[0] (.names)                                             1.014    47.963
n6008.out[0] (.names)                                            0.261    48.224
n3613.in[0] (.names)                                             1.014    49.238
n3613.out[0] (.names)                                            0.261    49.499
n5250.in[0] (.names)                                             1.014    50.513
n5250.out[0] (.names)                                            0.261    50.774
n3384.in[1] (.names)                                             1.014    51.787
n3384.out[0] (.names)                                            0.261    52.048
out:n3384.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n11808.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4352.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11808.clk[0] (.latch)                                           1.014     1.014
n11808.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12834.in[1] (.names)                                            1.014     2.070
n12834.out[0] (.names)                                           0.261     2.331
n12835.in[0] (.names)                                            1.014     3.344
n12835.out[0] (.names)                                           0.261     3.605
n4260.in[1] (.names)                                             1.014     4.619
n4260.out[0] (.names)                                            0.261     4.880
n12836.in[0] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12814.in[0] (.names)                                            1.014     7.169
n12814.out[0] (.names)                                           0.261     7.430
n12815.in[2] (.names)                                            1.014     8.444
n12815.out[0] (.names)                                           0.261     8.705
n12816.in[0] (.names)                                            1.014     9.719
n12816.out[0] (.names)                                           0.261     9.980
n3780.in[0] (.names)                                             1.014    10.993
n3780.out[0] (.names)                                            0.261    11.254
n12843.in[0] (.names)                                            1.014    12.268
n12843.out[0] (.names)                                           0.261    12.529
n12871.in[0] (.names)                                            1.014    13.543
n12871.out[0] (.names)                                           0.261    13.804
n12808.in[0] (.names)                                            1.014    14.818
n12808.out[0] (.names)                                           0.261    15.079
n12853.in[3] (.names)                                            1.014    16.093
n12853.out[0] (.names)                                           0.261    16.354
n12854.in[1] (.names)                                            1.014    17.367
n12854.out[0] (.names)                                           0.261    17.628
n12792.in[0] (.names)                                            1.014    18.642
n12792.out[0] (.names)                                           0.261    18.903
n12793.in[1] (.names)                                            1.014    19.917
n12793.out[0] (.names)                                           0.261    20.178
n12794.in[0] (.names)                                            1.014    21.192
n12794.out[0] (.names)                                           0.261    21.453
n12952.in[1] (.names)                                            1.014    22.467
n12952.out[0] (.names)                                           0.261    22.728
n3889.in[1] (.names)                                             1.014    23.742
n3889.out[0] (.names)                                            0.261    24.003
n12889.in[0] (.names)                                            1.014    25.016
n12889.out[0] (.names)                                           0.261    25.277
n3454.in[0] (.names)                                             1.014    26.291
n3454.out[0] (.names)                                            0.261    26.552
n12890.in[0] (.names)                                            1.014    27.566
n12890.out[0] (.names)                                           0.261    27.827
n12904.in[2] (.names)                                            1.014    28.841
n12904.out[0] (.names)                                           0.261    29.102
n12876.in[2] (.names)                                            1.014    30.116
n12876.out[0] (.names)                                           0.261    30.377
n12909.in[0] (.names)                                            1.014    31.390
n12909.out[0] (.names)                                           0.261    31.651
n12910.in[2] (.names)                                            1.014    32.665
n12910.out[0] (.names)                                           0.261    32.926
n12958.in[0] (.names)                                            1.014    33.940
n12958.out[0] (.names)                                           0.261    34.201
n12963.in[0] (.names)                                            1.014    35.215
n12963.out[0] (.names)                                           0.261    35.476
n12964.in[1] (.names)                                            1.014    36.490
n12964.out[0] (.names)                                           0.261    36.751
n12972.in[1] (.names)                                            1.014    37.765
n12972.out[0] (.names)                                           0.261    38.026
n3462.in[0] (.names)                                             1.014    39.039
n3462.out[0] (.names)                                            0.261    39.300
n9322.in[1] (.names)                                             1.014    40.314
n9322.out[0] (.names)                                            0.261    40.575
n4978.in[2] (.names)                                             1.014    41.589
n4978.out[0] (.names)                                            0.261    41.850
n9083.in[1] (.names)                                             1.014    42.864
n9083.out[0] (.names)                                            0.261    43.125
n9326.in[0] (.names)                                             1.014    44.139
n9326.out[0] (.names)                                            0.261    44.400
n9336.in[0] (.names)                                             1.014    45.413
n9336.out[0] (.names)                                            0.261    45.674
n8846.in[2] (.names)                                             1.014    46.688
n8846.out[0] (.names)                                            0.261    46.949
n6934.in[0] (.names)                                             1.014    47.963
n6934.out[0] (.names)                                            0.261    48.224
n5389.in[1] (.names)                                             1.014    49.238
n5389.out[0] (.names)                                            0.261    49.499
n5180.in[0] (.names)                                             1.014    50.513
n5180.out[0] (.names)                                            0.261    50.774
n4352.in[0] (.names)                                             1.014    51.787
n4352.out[0] (.names)                                            0.261    52.048
out:n4352.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4104.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9537.in[1] (.names)                                             1.014    39.039
n9537.out[0] (.names)                                            0.261    39.300
n9698.in[1] (.names)                                             1.014    40.314
n9698.out[0] (.names)                                            0.261    40.575
n9699.in[0] (.names)                                             1.014    41.589
n9699.out[0] (.names)                                            0.261    41.850
n6541.in[0] (.names)                                             1.014    42.864
n6541.out[0] (.names)                                            0.261    43.125
n9705.in[0] (.names)                                             1.014    44.139
n9705.out[0] (.names)                                            0.261    44.400
n9713.in[1] (.names)                                             1.014    45.413
n9713.out[0] (.names)                                            0.261    45.674
n9720.in[0] (.names)                                             1.014    46.688
n9720.out[0] (.names)                                            0.261    46.949
n13051.in[0] (.names)                                            1.014    47.963
n13051.out[0] (.names)                                           0.261    48.224
n13053.in[0] (.names)                                            1.014    49.238
n13053.out[0] (.names)                                           0.261    49.499
n13055.in[1] (.names)                                            1.014    50.513
n13055.out[0] (.names)                                           0.261    50.774
n4104.in[0] (.names)                                             1.014    51.787
n4104.out[0] (.names)                                            0.261    52.048
out:n4104.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4073.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12618.in[0] (.names)                                            1.014    13.543
n12618.out[0] (.names)                                           0.261    13.804
n12601.in[0] (.names)                                            1.014    14.818
n12601.out[0] (.names)                                           0.261    15.079
n12596.in[3] (.names)                                            1.014    16.093
n12596.out[0] (.names)                                           0.261    16.354
n12607.in[2] (.names)                                            1.014    17.367
n12607.out[0] (.names)                                           0.261    17.628
n12608.in[0] (.names)                                            1.014    18.642
n12608.out[0] (.names)                                           0.261    18.903
n12268.in[0] (.names)                                            1.014    19.917
n12268.out[0] (.names)                                           0.261    20.178
n12569.in[0] (.names)                                            1.014    21.192
n12569.out[0] (.names)                                           0.261    21.453
n12548.in[0] (.names)                                            1.014    22.467
n12548.out[0] (.names)                                           0.261    22.728
n12571.in[2] (.names)                                            1.014    23.742
n12571.out[0] (.names)                                           0.261    24.003
n12572.in[1] (.names)                                            1.014    25.016
n12572.out[0] (.names)                                           0.261    25.277
n12573.in[0] (.names)                                            1.014    26.291
n12573.out[0] (.names)                                           0.261    26.552
n12762.in[2] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n12629.in[2] (.names)                                            1.014    28.841
n12629.out[0] (.names)                                           0.261    29.102
n12698.in[1] (.names)                                            1.014    30.116
n12698.out[0] (.names)                                           0.261    30.377
n12695.in[1] (.names)                                            1.014    31.390
n12695.out[0] (.names)                                           0.261    31.651
n12255.in[0] (.names)                                            1.014    32.665
n12255.out[0] (.names)                                           0.261    32.926
n12256.in[3] (.names)                                            1.014    33.940
n12256.out[0] (.names)                                           0.261    34.201
n4885.in[1] (.names)                                             1.014    35.215
n4885.out[0] (.names)                                            0.261    35.476
n12293.in[0] (.names)                                            1.014    36.490
n12293.out[0] (.names)                                           0.261    36.751
n12294.in[0] (.names)                                            1.014    37.765
n12294.out[0] (.names)                                           0.261    38.026
n12306.in[1] (.names)                                            1.014    39.039
n12306.out[0] (.names)                                           0.261    39.300
n12164.in[1] (.names)                                            1.014    40.314
n12164.out[0] (.names)                                           0.261    40.575
n12165.in[0] (.names)                                            1.014    41.589
n12165.out[0] (.names)                                           0.261    41.850
n12462.in[0] (.names)                                            1.014    42.864
n12462.out[0] (.names)                                           0.261    43.125
n12276.in[0] (.names)                                            1.014    44.139
n12276.out[0] (.names)                                           0.261    44.400
n12465.in[2] (.names)                                            1.014    45.413
n12465.out[0] (.names)                                           0.261    45.674
n12467.in[1] (.names)                                            1.014    46.688
n12467.out[0] (.names)                                           0.261    46.949
n12017.in[0] (.names)                                            1.014    47.963
n12017.out[0] (.names)                                           0.261    48.224
n10050.in[2] (.names)                                            1.014    49.238
n10050.out[0] (.names)                                           0.261    49.499
n11903.in[0] (.names)                                            1.014    50.513
n11903.out[0] (.names)                                           0.261    50.774
n4073.in[0] (.names)                                             1.014    51.787
n4073.out[0] (.names)                                            0.261    52.048
out:n4073.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n9591.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4160.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9591.clk[0] (.latch)                                            1.014     1.014
n9591.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9592.in[0] (.names)                                             1.014     2.070
n9592.out[0] (.names)                                            0.261     2.331
n4096.in[1] (.names)                                             1.014     3.344
n4096.out[0] (.names)                                            0.261     3.605
n3401.in[0] (.names)                                             1.014     4.619
n3401.out[0] (.names)                                            0.261     4.880
n7875.in[0] (.names)                                             1.014     5.894
n7875.out[0] (.names)                                            0.261     6.155
n7876.in[0] (.names)                                             1.014     7.169
n7876.out[0] (.names)                                            0.261     7.430
n7878.in[2] (.names)                                             1.014     8.444
n7878.out[0] (.names)                                            0.261     8.705
n3511.in[1] (.names)                                             1.014     9.719
n3511.out[0] (.names)                                            0.261     9.980
n13285.in[0] (.names)                                            1.014    10.993
n13285.out[0] (.names)                                           0.261    11.254
n13421.in[0] (.names)                                            1.014    12.268
n13421.out[0] (.names)                                           0.261    12.529
n3497.in[0] (.names)                                             1.014    13.543
n3497.out[0] (.names)                                            0.261    13.804
n13379.in[1] (.names)                                            1.014    14.818
n13379.out[0] (.names)                                           0.261    15.079
n13380.in[2] (.names)                                            1.014    16.093
n13380.out[0] (.names)                                           0.261    16.354
n13483.in[0] (.names)                                            1.014    17.367
n13483.out[0] (.names)                                           0.261    17.628
n13492.in[2] (.names)                                            1.014    18.642
n13492.out[0] (.names)                                           0.261    18.903
n13495.in[1] (.names)                                            1.014    19.917
n13495.out[0] (.names)                                           0.261    20.178
n13470.in[1] (.names)                                            1.014    21.192
n13470.out[0] (.names)                                           0.261    21.453
n13501.in[0] (.names)                                            1.014    22.467
n13501.out[0] (.names)                                           0.261    22.728
n13513.in[2] (.names)                                            1.014    23.742
n13513.out[0] (.names)                                           0.261    24.003
n11872.in[0] (.names)                                            1.014    25.016
n11872.out[0] (.names)                                           0.261    25.277
n13519.in[0] (.names)                                            1.014    26.291
n13519.out[0] (.names)                                           0.261    26.552
n3532.in[1] (.names)                                             1.014    27.566
n3532.out[0] (.names)                                            0.261    27.827
n13521.in[2] (.names)                                            1.014    28.841
n13521.out[0] (.names)                                           0.261    29.102
n13193.in[1] (.names)                                            1.014    30.116
n13193.out[0] (.names)                                           0.261    30.377
n12837.in[0] (.names)                                            1.014    31.390
n12837.out[0] (.names)                                           0.261    31.651
n12839.in[2] (.names)                                            1.014    32.665
n12839.out[0] (.names)                                           0.261    32.926
n12842.in[0] (.names)                                            1.014    33.940
n12842.out[0] (.names)                                           0.261    34.201
n11951.in[0] (.names)                                            1.014    35.215
n11951.out[0] (.names)                                           0.261    35.476
n11954.in[1] (.names)                                            1.014    36.490
n11954.out[0] (.names)                                           0.261    36.751
n11957.in[1] (.names)                                            1.014    37.765
n11957.out[0] (.names)                                           0.261    38.026
n11928.in[3] (.names)                                            1.014    39.039
n11928.out[0] (.names)                                           0.261    39.300
n11958.in[0] (.names)                                            1.014    40.314
n11958.out[0] (.names)                                           0.261    40.575
n11959.in[0] (.names)                                            1.014    41.589
n11959.out[0] (.names)                                           0.261    41.850
n11960.in[0] (.names)                                            1.014    42.864
n11960.out[0] (.names)                                           0.261    43.125
n12015.in[0] (.names)                                            1.014    44.139
n12015.out[0] (.names)                                           0.261    44.400
n11816.in[0] (.names)                                            1.014    45.413
n11816.out[0] (.names)                                           0.261    45.674
n4008.in[0] (.names)                                             1.014    46.688
n4008.out[0] (.names)                                            0.261    46.949
n3903.in[1] (.names)                                             1.014    47.963
n3903.out[0] (.names)                                            0.261    48.224
n3775.in[1] (.names)                                             1.014    49.238
n3775.out[0] (.names)                                            0.261    49.499
n4131.in[1] (.names)                                             1.014    50.513
n4131.out[0] (.names)                                            0.261    50.774
n4160.in[0] (.names)                                             1.014    51.787
n4160.out[0] (.names)                                            0.261    52.048
out:n4160.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4187.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12618.in[0] (.names)                                            1.014    13.543
n12618.out[0] (.names)                                           0.261    13.804
n12601.in[0] (.names)                                            1.014    14.818
n12601.out[0] (.names)                                           0.261    15.079
n12596.in[3] (.names)                                            1.014    16.093
n12596.out[0] (.names)                                           0.261    16.354
n12607.in[2] (.names)                                            1.014    17.367
n12607.out[0] (.names)                                           0.261    17.628
n12608.in[0] (.names)                                            1.014    18.642
n12608.out[0] (.names)                                           0.261    18.903
n12268.in[0] (.names)                                            1.014    19.917
n12268.out[0] (.names)                                           0.261    20.178
n12569.in[0] (.names)                                            1.014    21.192
n12569.out[0] (.names)                                           0.261    21.453
n12548.in[0] (.names)                                            1.014    22.467
n12548.out[0] (.names)                                           0.261    22.728
n12571.in[2] (.names)                                            1.014    23.742
n12571.out[0] (.names)                                           0.261    24.003
n12572.in[1] (.names)                                            1.014    25.016
n12572.out[0] (.names)                                           0.261    25.277
n12573.in[0] (.names)                                            1.014    26.291
n12573.out[0] (.names)                                           0.261    26.552
n12762.in[2] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n13084.in[1] (.names)                                            1.014    28.841
n13084.out[0] (.names)                                           0.261    29.102
n13086.in[2] (.names)                                            1.014    30.116
n13086.out[0] (.names)                                           0.261    30.377
n13087.in[2] (.names)                                            1.014    31.390
n13087.out[0] (.names)                                           0.261    31.651
n13047.in[0] (.names)                                            1.014    32.665
n13047.out[0] (.names)                                           0.261    32.926
n4391.in[1] (.names)                                             1.014    33.940
n4391.out[0] (.names)                                            0.261    34.201
n13048.in[0] (.names)                                            1.014    35.215
n13048.out[0] (.names)                                           0.261    35.476
n3582.in[1] (.names)                                             1.014    36.490
n3582.out[0] (.names)                                            0.261    36.751
n3832.in[1] (.names)                                             1.014    37.765
n3832.out[0] (.names)                                            0.261    38.026
n13049.in[0] (.names)                                            1.014    39.039
n13049.out[0] (.names)                                           0.261    39.300
n4914.in[0] (.names)                                             1.014    40.314
n4914.out[0] (.names)                                            0.261    40.575
n13066.in[0] (.names)                                            1.014    41.589
n13066.out[0] (.names)                                           0.261    41.850
n11823.in[1] (.names)                                            1.014    42.864
n11823.out[0] (.names)                                           0.261    43.125
n13079.in[0] (.names)                                            1.014    44.139
n13079.out[0] (.names)                                           0.261    44.400
n12825.in[0] (.names)                                            1.014    45.413
n12825.out[0] (.names)                                           0.261    45.674
n12954.in[0] (.names)                                            1.014    46.688
n12954.out[0] (.names)                                           0.261    46.949
n4554.in[2] (.names)                                             1.014    47.963
n4554.out[0] (.names)                                            0.261    48.224
n11864.in[0] (.names)                                            1.014    49.238
n11864.out[0] (.names)                                           0.261    49.499
n10103.in[2] (.names)                                            1.014    50.513
n10103.out[0] (.names)                                           0.261    50.774
n4187.in[1] (.names)                                             1.014    51.787
n4187.out[0] (.names)                                            0.261    52.048
out:n4187.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 11
Startpoint: n6490.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3599.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6490.clk[0] (.latch)                                            1.014     1.014
n6490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9113.in[3] (.names)                                             1.014     2.070
n9113.out[0] (.names)                                            0.261     2.331
n9097.in[1] (.names)                                             1.014     3.344
n9097.out[0] (.names)                                            0.261     3.605
n9114.in[1] (.names)                                             1.014     4.619
n9114.out[0] (.names)                                            0.261     4.880
n6286.in[0] (.names)                                             1.014     5.894
n6286.out[0] (.names)                                            0.261     6.155
n9116.in[1] (.names)                                             1.014     7.169
n9116.out[0] (.names)                                            0.261     7.430
n9118.in[1] (.names)                                             1.014     8.444
n9118.out[0] (.names)                                            0.261     8.705
n9119.in[0] (.names)                                             1.014     9.719
n9119.out[0] (.names)                                            0.261     9.980
n9121.in[0] (.names)                                             1.014    10.993
n9121.out[0] (.names)                                            0.261    11.254
n9008.in[0] (.names)                                             1.014    12.268
n9008.out[0] (.names)                                            0.261    12.529
n3441.in[0] (.names)                                             1.014    13.543
n3441.out[0] (.names)                                            0.261    13.804
n9122.in[1] (.names)                                             1.014    14.818
n9122.out[0] (.names)                                            0.261    15.079
n9301.in[0] (.names)                                             1.014    16.093
n9301.out[0] (.names)                                            0.261    16.354
n6568.in[0] (.names)                                             1.014    17.367
n6568.out[0] (.names)                                            0.261    17.628
n9307.in[1] (.names)                                             1.014    18.642
n9307.out[0] (.names)                                            0.261    18.903
n7545.in[0] (.names)                                             1.014    19.917
n7545.out[0] (.names)                                            0.261    20.178
n9308.in[0] (.names)                                             1.014    21.192
n9308.out[0] (.names)                                            0.261    21.453
n9334.in[0] (.names)                                             1.014    22.467
n9334.out[0] (.names)                                            0.261    22.728
n9248.in[0] (.names)                                             1.014    23.742
n9248.out[0] (.names)                                            0.261    24.003
n8938.in[0] (.names)                                             1.014    25.016
n8938.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[0] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9240.in[2] (.names)                                             1.014    28.841
n9240.out[0] (.names)                                            0.261    29.102
n9209.in[0] (.names)                                             1.014    30.116
n9209.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n9203.in[0] (.names)                                             1.014    32.665
n9203.out[0] (.names)                                            0.261    32.926
n9211.in[0] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[0] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n9258.in[2] (.names)                                             1.014    36.490
n9258.out[0] (.names)                                            0.261    36.751
n7392.in[1] (.names)                                             1.014    37.765
n7392.out[0] (.names)                                            0.261    38.026
n9260.in[0] (.names)                                             1.014    39.039
n9260.out[0] (.names)                                            0.261    39.300
n9195.in[1] (.names)                                             1.014    40.314
n9195.out[0] (.names)                                            0.261    40.575
n9261.in[0] (.names)                                             1.014    41.589
n9261.out[0] (.names)                                            0.261    41.850
n9262.in[3] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n7297.in[0] (.names)                                             1.014    44.139
n7297.out[0] (.names)                                            0.261    44.400
n3427.in[0] (.names)                                             1.014    45.413
n3427.out[0] (.names)                                            0.261    45.674
n9263.in[0] (.names)                                             1.014    46.688
n9263.out[0] (.names)                                            0.261    46.949
n8965.in[1] (.names)                                             1.014    47.963
n8965.out[0] (.names)                                            0.261    48.224
n8966.in[3] (.names)                                             1.014    49.238
n8966.out[0] (.names)                                            0.261    49.499
n4895.in[1] (.names)                                             1.014    50.513
n4895.out[0] (.names)                                            0.261    50.774
n3599.in[1] (.names)                                             1.014    51.787
n3599.out[0] (.names)                                            0.261    52.048
out:n3599.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 12
Startpoint: n9782.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3838.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9782.clk[0] (.latch)                                            1.014     1.014
n9782.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9784.in[0] (.names)                                             1.014     2.070
n9784.out[0] (.names)                                            0.261     2.331
n9866.in[0] (.names)                                             1.014     3.344
n9866.out[0] (.names)                                            0.261     3.605
n9902.in[1] (.names)                                             1.014     4.619
n9902.out[0] (.names)                                            0.261     4.880
n7683.in[0] (.names)                                             1.014     5.894
n7683.out[0] (.names)                                            0.261     6.155
n3626.in[0] (.names)                                             1.014     7.169
n3626.out[0] (.names)                                            0.261     7.430
n10381.in[0] (.names)                                            1.014     8.444
n10381.out[0] (.names)                                           0.261     8.705
n10446.in[0] (.names)                                            1.014     9.719
n10446.out[0] (.names)                                           0.261     9.980
n10447.in[0] (.names)                                            1.014    10.993
n10447.out[0] (.names)                                           0.261    11.254
n10448.in[0] (.names)                                            1.014    12.268
n10448.out[0] (.names)                                           0.261    12.529
n10392.in[0] (.names)                                            1.014    13.543
n10392.out[0] (.names)                                           0.261    13.804
n10393.in[1] (.names)                                            1.014    14.818
n10393.out[0] (.names)                                           0.261    15.079
n4514.in[0] (.names)                                             1.014    16.093
n4514.out[0] (.names)                                            0.261    16.354
n10394.in[0] (.names)                                            1.014    17.367
n10394.out[0] (.names)                                           0.261    17.628
n10395.in[1] (.names)                                            1.014    18.642
n10395.out[0] (.names)                                           0.261    18.903
n10383.in[0] (.names)                                            1.014    19.917
n10383.out[0] (.names)                                           0.261    20.178
n10384.in[1] (.names)                                            1.014    21.192
n10384.out[0] (.names)                                           0.261    21.453
n3575.in[0] (.names)                                             1.014    22.467
n3575.out[0] (.names)                                            0.261    22.728
n10391.in[0] (.names)                                            1.014    23.742
n10391.out[0] (.names)                                           0.261    24.003
n10463.in[2] (.names)                                            1.014    25.016
n10463.out[0] (.names)                                           0.261    25.277
n10450.in[1] (.names)                                            1.014    26.291
n10450.out[0] (.names)                                           0.261    26.552
n10452.in[1] (.names)                                            1.014    27.566
n10452.out[0] (.names)                                           0.261    27.827
n10454.in[1] (.names)                                            1.014    28.841
n10454.out[0] (.names)                                           0.261    29.102
n10070.in[1] (.names)                                            1.014    30.116
n10070.out[0] (.names)                                           0.261    30.377
n10456.in[0] (.names)                                            1.014    31.390
n10456.out[0] (.names)                                           0.261    31.651
n4454.in[2] (.names)                                             1.014    32.665
n4454.out[0] (.names)                                            0.261    32.926
n10347.in[0] (.names)                                            1.014    33.940
n10347.out[0] (.names)                                           0.261    34.201
n10499.in[0] (.names)                                            1.014    35.215
n10499.out[0] (.names)                                           0.261    35.476
n10473.in[0] (.names)                                            1.014    36.490
n10473.out[0] (.names)                                           0.261    36.751
n10502.in[0] (.names)                                            1.014    37.765
n10502.out[0] (.names)                                           0.261    38.026
n10503.in[0] (.names)                                            1.014    39.039
n10503.out[0] (.names)                                           0.261    39.300
n10525.in[1] (.names)                                            1.014    40.314
n10525.out[0] (.names)                                           0.261    40.575
n10526.in[0] (.names)                                            1.014    41.589
n10526.out[0] (.names)                                           0.261    41.850
n10533.in[0] (.names)                                            1.014    42.864
n10533.out[0] (.names)                                           0.261    43.125
n10535.in[1] (.names)                                            1.014    44.139
n10535.out[0] (.names)                                           0.261    44.400
n10536.in[0] (.names)                                            1.014    45.413
n10536.out[0] (.names)                                           0.261    45.674
n10542.in[1] (.names)                                            1.014    46.688
n10542.out[0] (.names)                                           0.261    46.949
n9159.in[2] (.names)                                             1.014    47.963
n9159.out[0] (.names)                                            0.261    48.224
n11672.in[1] (.names)                                            1.014    49.238
n11672.out[0] (.names)                                           0.261    49.499
n11663.in[1] (.names)                                            1.014    50.513
n11663.out[0] (.names)                                           0.261    50.774
n3838.in[1] (.names)                                             1.014    51.787
n3838.out[0] (.names)                                            0.261    52.048
out:n3838.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 13
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3486.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9674.in[2] (.names)                                             1.014    21.192
n9674.out[0] (.names)                                            0.261    21.453
n3680.in[0] (.names)                                             1.014    22.467
n3680.out[0] (.names)                                            0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11636.in[1] (.names)                                            1.014    25.016
n11636.out[0] (.names)                                           0.261    25.277
n11610.in[0] (.names)                                            1.014    26.291
n11610.out[0] (.names)                                           0.261    26.552
n11612.in[1] (.names)                                            1.014    27.566
n11612.out[0] (.names)                                           0.261    27.827
n11619.in[0] (.names)                                            1.014    28.841
n11619.out[0] (.names)                                           0.261    29.102
n11583.in[0] (.names)                                            1.014    30.116
n11583.out[0] (.names)                                           0.261    30.377
n4571.in[1] (.names)                                             1.014    31.390
n4571.out[0] (.names)                                            0.261    31.651
n11141.in[2] (.names)                                            1.014    32.665
n11141.out[0] (.names)                                           0.261    32.926
n11143.in[1] (.names)                                            1.014    33.940
n11143.out[0] (.names)                                           0.261    34.201
n11144.in[0] (.names)                                            1.014    35.215
n11144.out[0] (.names)                                           0.261    35.476
n11149.in[2] (.names)                                            1.014    36.490
n11149.out[0] (.names)                                           0.261    36.751
n11151.in[0] (.names)                                            1.014    37.765
n11151.out[0] (.names)                                           0.261    38.026
n11152.in[0] (.names)                                            1.014    39.039
n11152.out[0] (.names)                                           0.261    39.300
n11153.in[0] (.names)                                            1.014    40.314
n11153.out[0] (.names)                                           0.261    40.575
n10944.in[0] (.names)                                            1.014    41.589
n10944.out[0] (.names)                                           0.261    41.850
n10889.in[3] (.names)                                            1.014    42.864
n10889.out[0] (.names)                                           0.261    43.125
n10808.in[0] (.names)                                            1.014    44.139
n10808.out[0] (.names)                                           0.261    44.400
n10809.in[2] (.names)                                            1.014    45.413
n10809.out[0] (.names)                                           0.261    45.674
n10868.in[0] (.names)                                            1.014    46.688
n10868.out[0] (.names)                                           0.261    46.949
n4826.in[0] (.names)                                             1.014    47.963
n4826.out[0] (.names)                                            0.261    48.224
n10870.in[1] (.names)                                            1.014    49.238
n10870.out[0] (.names)                                           0.261    49.499
n10144.in[1] (.names)                                            1.014    50.513
n10144.out[0] (.names)                                           0.261    50.774
n3486.in[0] (.names)                                             1.014    51.787
n3486.out[0] (.names)                                            0.261    52.048
out:n3486.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 14
Startpoint: n11879.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3848.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11879.clk[0] (.latch)                                           1.014     1.014
n11879.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12312.in[1] (.names)                                            1.014     2.070
n12312.out[0] (.names)                                           0.261     2.331
n4692.in[3] (.names)                                             1.014     3.344
n4692.out[0] (.names)                                            0.261     3.605
n8916.in[1] (.names)                                             1.014     4.619
n8916.out[0] (.names)                                            0.261     4.880
n4158.in[0] (.names)                                             1.014     5.894
n4158.out[0] (.names)                                            0.261     6.155
n8918.in[0] (.names)                                             1.014     7.169
n8918.out[0] (.names)                                            0.261     7.430
n8919.in[0] (.names)                                             1.014     8.444
n8919.out[0] (.names)                                            0.261     8.705
n6908.in[0] (.names)                                             1.014     9.719
n6908.out[0] (.names)                                            0.261     9.980
n6909.in[0] (.names)                                             1.014    10.993
n6909.out[0] (.names)                                            0.261    11.254
n6916.in[1] (.names)                                             1.014    12.268
n6916.out[0] (.names)                                            0.261    12.529
n6917.in[0] (.names)                                             1.014    13.543
n6917.out[0] (.names)                                            0.261    13.804
n6918.in[0] (.names)                                             1.014    14.818
n6918.out[0] (.names)                                            0.261    15.079
n3831.in[0] (.names)                                             1.014    16.093
n3831.out[0] (.names)                                            0.261    16.354
n6920.in[0] (.names)                                             1.014    17.367
n6920.out[0] (.names)                                            0.261    17.628
n6983.in[1] (.names)                                             1.014    18.642
n6983.out[0] (.names)                                            0.261    18.903
n6985.in[0] (.names)                                             1.014    19.917
n6985.out[0] (.names)                                            0.261    20.178
n7007.in[0] (.names)                                             1.014    21.192
n7007.out[0] (.names)                                            0.261    21.453
n6923.in[3] (.names)                                             1.014    22.467
n6923.out[0] (.names)                                            0.261    22.728
n6799.in[1] (.names)                                             1.014    23.742
n6799.out[0] (.names)                                            0.261    24.003
n7035.in[0] (.names)                                             1.014    25.016
n7035.out[0] (.names)                                            0.261    25.277
n7036.in[1] (.names)                                             1.014    26.291
n7036.out[0] (.names)                                            0.261    26.552
n7037.in[0] (.names)                                             1.014    27.566
n7037.out[0] (.names)                                            0.261    27.827
n7044.in[0] (.names)                                             1.014    28.841
n7044.out[0] (.names)                                            0.261    29.102
n7046.in[0] (.names)                                             1.014    30.116
n7046.out[0] (.names)                                            0.261    30.377
n7012.in[0] (.names)                                             1.014    31.390
n7012.out[0] (.names)                                            0.261    31.651
n6636.in[2] (.names)                                             1.014    32.665
n6636.out[0] (.names)                                            0.261    32.926
n7014.in[2] (.names)                                             1.014    33.940
n7014.out[0] (.names)                                            0.261    34.201
n7015.in[0] (.names)                                             1.014    35.215
n7015.out[0] (.names)                                            0.261    35.476
n7016.in[0] (.names)                                             1.014    36.490
n7016.out[0] (.names)                                            0.261    36.751
n7056.in[0] (.names)                                             1.014    37.765
n7056.out[0] (.names)                                            0.261    38.026
n7057.in[2] (.names)                                             1.014    39.039
n7057.out[0] (.names)                                            0.261    39.300
n3974.in[1] (.names)                                             1.014    40.314
n3974.out[0] (.names)                                            0.261    40.575
n7061.in[1] (.names)                                             1.014    41.589
n7061.out[0] (.names)                                            0.261    41.850
n6976.in[1] (.names)                                             1.014    42.864
n6976.out[0] (.names)                                            0.261    43.125
n4149.in[2] (.names)                                             1.014    44.139
n4149.out[0] (.names)                                            0.261    44.400
n3919.in[3] (.names)                                             1.014    45.413
n3919.out[0] (.names)                                            0.261    45.674
n6936.in[1] (.names)                                             1.014    46.688
n6936.out[0] (.names)                                            0.261    46.949
n6937.in[1] (.names)                                             1.014    47.963
n6937.out[0] (.names)                                            0.261    48.224
n6940.in[0] (.names)                                             1.014    49.238
n6940.out[0] (.names)                                            0.261    49.499
n6945.in[1] (.names)                                             1.014    50.513
n6945.out[0] (.names)                                            0.261    50.774
n3848.in[0] (.names)                                             1.014    51.787
n3848.out[0] (.names)                                            0.261    52.048
out:n3848.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 15
Startpoint: n6181.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4344.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6181.clk[0] (.latch)                                            1.014     1.014
n6181.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9312.in[1] (.names)                                             1.014     2.070
n9312.out[0] (.names)                                            0.261     2.331
n9378.in[0] (.names)                                             1.014     3.344
n9378.out[0] (.names)                                            0.261     3.605
n9352.in[0] (.names)                                             1.014     4.619
n9352.out[0] (.names)                                            0.261     4.880
n4677.in[0] (.names)                                             1.014     5.894
n4677.out[0] (.names)                                            0.261     6.155
n9353.in[0] (.names)                                             1.014     7.169
n9353.out[0] (.names)                                            0.261     7.430
n9277.in[0] (.names)                                             1.014     8.444
n9277.out[0] (.names)                                            0.261     8.705
n9278.in[1] (.names)                                             1.014     9.719
n9278.out[0] (.names)                                            0.261     9.980
n9280.in[1] (.names)                                             1.014    10.993
n9280.out[0] (.names)                                            0.261    11.254
n9283.in[1] (.names)                                             1.014    12.268
n9283.out[0] (.names)                                            0.261    12.529
n9285.in[0] (.names)                                             1.014    13.543
n9285.out[0] (.names)                                            0.261    13.804
n9292.in[0] (.names)                                             1.014    14.818
n9292.out[0] (.names)                                            0.261    15.079
n9304.in[3] (.names)                                             1.014    16.093
n9304.out[0] (.names)                                            0.261    16.354
n7644.in[1] (.names)                                             1.014    17.367
n7644.out[0] (.names)                                            0.261    17.628
n7647.in[0] (.names)                                             1.014    18.642
n7647.out[0] (.names)                                            0.261    18.903
n4493.in[2] (.names)                                             1.014    19.917
n4493.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n5943.in[1] (.names)                                             1.014    22.467
n5943.out[0] (.names)                                            0.261    22.728
n7649.in[0] (.names)                                             1.014    23.742
n7649.out[0] (.names)                                            0.261    24.003
n7651.in[0] (.names)                                             1.014    25.016
n7651.out[0] (.names)                                            0.261    25.277
n7652.in[0] (.names)                                             1.014    26.291
n7652.out[0] (.names)                                            0.261    26.552
n7664.in[0] (.names)                                             1.014    27.566
n7664.out[0] (.names)                                            0.261    27.827
n7666.in[2] (.names)                                             1.014    28.841
n7666.out[0] (.names)                                            0.261    29.102
n7674.in[0] (.names)                                             1.014    30.116
n7674.out[0] (.names)                                            0.261    30.377
n7753.in[2] (.names)                                             1.014    31.390
n7753.out[0] (.names)                                            0.261    31.651
n7754.in[1] (.names)                                             1.014    32.665
n7754.out[0] (.names)                                            0.261    32.926
n7755.in[1] (.names)                                             1.014    33.940
n7755.out[0] (.names)                                            0.261    34.201
n8497.in[0] (.names)                                             1.014    35.215
n8497.out[0] (.names)                                            0.261    35.476
n7781.in[2] (.names)                                             1.014    36.490
n7781.out[0] (.names)                                            0.261    36.751
n6800.in[0] (.names)                                             1.014    37.765
n6800.out[0] (.names)                                            0.261    38.026
n4114.in[1] (.names)                                             1.014    39.039
n4114.out[0] (.names)                                            0.261    39.300
n8505.in[2] (.names)                                             1.014    40.314
n8505.out[0] (.names)                                            0.261    40.575
n8506.in[1] (.names)                                             1.014    41.589
n8506.out[0] (.names)                                            0.261    41.850
n8507.in[0] (.names)                                             1.014    42.864
n8507.out[0] (.names)                                            0.261    43.125
n8510.in[0] (.names)                                             1.014    44.139
n8510.out[0] (.names)                                            0.261    44.400
n8303.in[0] (.names)                                             1.014    45.413
n8303.out[0] (.names)                                            0.261    45.674
n8096.in[1] (.names)                                             1.014    46.688
n8096.out[0] (.names)                                            0.261    46.949
n8232.in[0] (.names)                                             1.014    47.963
n8232.out[0] (.names)                                            0.261    48.224
n8233.in[3] (.names)                                             1.014    49.238
n8233.out[0] (.names)                                            0.261    49.499
n8239.in[1] (.names)                                             1.014    50.513
n8239.out[0] (.names)                                            0.261    50.774
n4344.in[0] (.names)                                             1.014    51.787
n4344.out[0] (.names)                                            0.261    52.048
out:n4344.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 16
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4588.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9674.in[2] (.names)                                             1.014    21.192
n9674.out[0] (.names)                                            0.261    21.453
n3680.in[0] (.names)                                             1.014    22.467
n3680.out[0] (.names)                                            0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11636.in[1] (.names)                                            1.014    25.016
n11636.out[0] (.names)                                           0.261    25.277
n11610.in[0] (.names)                                            1.014    26.291
n11610.out[0] (.names)                                           0.261    26.552
n11612.in[1] (.names)                                            1.014    27.566
n11612.out[0] (.names)                                           0.261    27.827
n11619.in[0] (.names)                                            1.014    28.841
n11619.out[0] (.names)                                           0.261    29.102
n11583.in[0] (.names)                                            1.014    30.116
n11583.out[0] (.names)                                           0.261    30.377
n4571.in[1] (.names)                                             1.014    31.390
n4571.out[0] (.names)                                            0.261    31.651
n11141.in[2] (.names)                                            1.014    32.665
n11141.out[0] (.names)                                           0.261    32.926
n11143.in[1] (.names)                                            1.014    33.940
n11143.out[0] (.names)                                           0.261    34.201
n11144.in[0] (.names)                                            1.014    35.215
n11144.out[0] (.names)                                           0.261    35.476
n11149.in[2] (.names)                                            1.014    36.490
n11149.out[0] (.names)                                           0.261    36.751
n11151.in[0] (.names)                                            1.014    37.765
n11151.out[0] (.names)                                           0.261    38.026
n11152.in[0] (.names)                                            1.014    39.039
n11152.out[0] (.names)                                           0.261    39.300
n11153.in[0] (.names)                                            1.014    40.314
n11153.out[0] (.names)                                           0.261    40.575
n10944.in[0] (.names)                                            1.014    41.589
n10944.out[0] (.names)                                           0.261    41.850
n10889.in[3] (.names)                                            1.014    42.864
n10889.out[0] (.names)                                           0.261    43.125
n11230.in[0] (.names)                                            1.014    44.139
n11230.out[0] (.names)                                           0.261    44.400
n11231.in[0] (.names)                                            1.014    45.413
n11231.out[0] (.names)                                           0.261    45.674
n11165.in[1] (.names)                                            1.014    46.688
n11165.out[0] (.names)                                           0.261    46.949
n11235.in[0] (.names)                                            1.014    47.963
n11235.out[0] (.names)                                           0.261    48.224
n11677.in[2] (.names)                                            1.014    49.238
n11677.out[0] (.names)                                           0.261    49.499
n4716.in[0] (.names)                                             1.014    50.513
n4716.out[0] (.names)                                            0.261    50.774
n4588.in[0] (.names)                                             1.014    51.787
n4588.out[0] (.names)                                            0.261    52.048
out:n4588.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 17
Startpoint: n6490.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4697.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6490.clk[0] (.latch)                                            1.014     1.014
n6490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9113.in[3] (.names)                                             1.014     2.070
n9113.out[0] (.names)                                            0.261     2.331
n9097.in[1] (.names)                                             1.014     3.344
n9097.out[0] (.names)                                            0.261     3.605
n9114.in[1] (.names)                                             1.014     4.619
n9114.out[0] (.names)                                            0.261     4.880
n6286.in[0] (.names)                                             1.014     5.894
n6286.out[0] (.names)                                            0.261     6.155
n9116.in[1] (.names)                                             1.014     7.169
n9116.out[0] (.names)                                            0.261     7.430
n9118.in[1] (.names)                                             1.014     8.444
n9118.out[0] (.names)                                            0.261     8.705
n9119.in[0] (.names)                                             1.014     9.719
n9119.out[0] (.names)                                            0.261     9.980
n9121.in[0] (.names)                                             1.014    10.993
n9121.out[0] (.names)                                            0.261    11.254
n9008.in[0] (.names)                                             1.014    12.268
n9008.out[0] (.names)                                            0.261    12.529
n3441.in[0] (.names)                                             1.014    13.543
n3441.out[0] (.names)                                            0.261    13.804
n9122.in[1] (.names)                                             1.014    14.818
n9122.out[0] (.names)                                            0.261    15.079
n9301.in[0] (.names)                                             1.014    16.093
n9301.out[0] (.names)                                            0.261    16.354
n6568.in[0] (.names)                                             1.014    17.367
n6568.out[0] (.names)                                            0.261    17.628
n9307.in[1] (.names)                                             1.014    18.642
n9307.out[0] (.names)                                            0.261    18.903
n7545.in[0] (.names)                                             1.014    19.917
n7545.out[0] (.names)                                            0.261    20.178
n9308.in[0] (.names)                                             1.014    21.192
n9308.out[0] (.names)                                            0.261    21.453
n9334.in[0] (.names)                                             1.014    22.467
n9334.out[0] (.names)                                            0.261    22.728
n9248.in[0] (.names)                                             1.014    23.742
n9248.out[0] (.names)                                            0.261    24.003
n8938.in[0] (.names)                                             1.014    25.016
n8938.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[0] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9240.in[2] (.names)                                             1.014    28.841
n9240.out[0] (.names)                                            0.261    29.102
n9209.in[0] (.names)                                             1.014    30.116
n9209.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n9203.in[0] (.names)                                             1.014    32.665
n9203.out[0] (.names)                                            0.261    32.926
n9211.in[0] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[0] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n9258.in[2] (.names)                                             1.014    36.490
n9258.out[0] (.names)                                            0.261    36.751
n9860.in[1] (.names)                                             1.014    37.765
n9860.out[0] (.names)                                            0.261    38.026
n3623.in[1] (.names)                                             1.014    39.039
n3623.out[0] (.names)                                            0.261    39.300
n9861.in[1] (.names)                                             1.014    40.314
n9861.out[0] (.names)                                            0.261    40.575
n3965.in[0] (.names)                                             1.014    41.589
n3965.out[0] (.names)                                            0.261    41.850
n9865.in[0] (.names)                                             1.014    42.864
n9865.out[0] (.names)                                            0.261    43.125
n9874.in[2] (.names)                                             1.014    44.139
n9874.out[0] (.names)                                            0.261    44.400
n9218.in[0] (.names)                                             1.014    45.413
n9218.out[0] (.names)                                            0.261    45.674
n4535.in[2] (.names)                                             1.014    46.688
n4535.out[0] (.names)                                            0.261    46.949
n9206.in[1] (.names)                                             1.014    47.963
n9206.out[0] (.names)                                            0.261    48.224
n5492.in[2] (.names)                                             1.014    49.238
n5492.out[0] (.names)                                            0.261    49.499
n5132.in[1] (.names)                                             1.014    50.513
n5132.out[0] (.names)                                            0.261    50.774
n4697.in[0] (.names)                                             1.014    51.787
n4697.out[0] (.names)                                            0.261    52.048
out:n4697.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 18
Startpoint: n13010.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4242.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13010.clk[0] (.latch)                                           1.014     1.014
n13010.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13012.in[0] (.names)                                            1.014     2.070
n13012.out[0] (.names)                                           0.261     2.331
n3426.in[2] (.names)                                             1.014     3.344
n3426.out[0] (.names)                                            0.261     3.605
n4502.in[0] (.names)                                             1.014     4.619
n4502.out[0] (.names)                                            0.261     4.880
n10649.in[1] (.names)                                            1.014     5.894
n10649.out[0] (.names)                                           0.261     6.155
n10616.in[0] (.names)                                            1.014     7.169
n10616.out[0] (.names)                                           0.261     7.430
n10609.in[0] (.names)                                            1.014     8.444
n10609.out[0] (.names)                                           0.261     8.705
n6142.in[1] (.names)                                             1.014     9.719
n6142.out[0] (.names)                                            0.261     9.980
n10617.in[0] (.names)                                            1.014    10.993
n10617.out[0] (.names)                                           0.261    11.254
n10618.in[1] (.names)                                            1.014    12.268
n10618.out[0] (.names)                                           0.261    12.529
n10619.in[0] (.names)                                            1.014    13.543
n10619.out[0] (.names)                                           0.261    13.804
n10623.in[0] (.names)                                            1.014    14.818
n10623.out[0] (.names)                                           0.261    15.079
n10653.in[1] (.names)                                            1.014    16.093
n10653.out[0] (.names)                                           0.261    16.354
n10722.in[1] (.names)                                            1.014    17.367
n10722.out[0] (.names)                                           0.261    17.628
n10732.in[2] (.names)                                            1.014    18.642
n10732.out[0] (.names)                                           0.261    18.903
n10730.in[0] (.names)                                            1.014    19.917
n10730.out[0] (.names)                                           0.261    20.178
n10731.in[1] (.names)                                            1.014    21.192
n10731.out[0] (.names)                                           0.261    21.453
n10733.in[2] (.names)                                            1.014    22.467
n10733.out[0] (.names)                                           0.261    22.728
n10593.in[0] (.names)                                            1.014    23.742
n10593.out[0] (.names)                                           0.261    24.003
n10594.in[2] (.names)                                            1.014    25.016
n10594.out[0] (.names)                                           0.261    25.277
n10595.in[0] (.names)                                            1.014    26.291
n10595.out[0] (.names)                                           0.261    26.552
n10596.in[0] (.names)                                            1.014    27.566
n10596.out[0] (.names)                                           0.261    27.827
n4468.in[3] (.names)                                             1.014    28.841
n4468.out[0] (.names)                                            0.261    29.102
n3493.in[0] (.names)                                             1.014    30.116
n3493.out[0] (.names)                                            0.261    30.377
n10600.in[1] (.names)                                            1.014    31.390
n10600.out[0] (.names)                                           0.261    31.651
n10601.in[0] (.names)                                            1.014    32.665
n10601.out[0] (.names)                                           0.261    32.926
n9768.in[1] (.names)                                             1.014    33.940
n9768.out[0] (.names)                                            0.261    34.201
n10803.in[1] (.names)                                            1.014    35.215
n10803.out[0] (.names)                                           0.261    35.476
n10774.in[0] (.names)                                            1.014    36.490
n10774.out[0] (.names)                                           0.261    36.751
n10775.in[3] (.names)                                            1.014    37.765
n10775.out[0] (.names)                                           0.261    38.026
n4213.in[0] (.names)                                             1.014    39.039
n4213.out[0] (.names)                                            0.261    39.300
n10776.in[0] (.names)                                            1.014    40.314
n10776.out[0] (.names)                                           0.261    40.575
n10777.in[0] (.names)                                            1.014    41.589
n10777.out[0] (.names)                                           0.261    41.850
n10892.in[0] (.names)                                            1.014    42.864
n10892.out[0] (.names)                                           0.261    43.125
n10894.in[0] (.names)                                            1.014    44.139
n10894.out[0] (.names)                                           0.261    44.400
n10897.in[0] (.names)                                            1.014    45.413
n10897.out[0] (.names)                                           0.261    45.674
n10900.in[1] (.names)                                            1.014    46.688
n10900.out[0] (.names)                                           0.261    46.949
n10859.in[1] (.names)                                            1.014    47.963
n10859.out[0] (.names)                                           0.261    48.224
n10899.in[1] (.names)                                            1.014    49.238
n10899.out[0] (.names)                                           0.261    49.499
n4834.in[2] (.names)                                             1.014    50.513
n4834.out[0] (.names)                                            0.261    50.774
n4242.in[1] (.names)                                             1.014    51.787
n4242.out[0] (.names)                                            0.261    52.048
out:n4242.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 19
Startpoint: n5241.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4338.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5241.clk[0] (.latch)                                            1.014     1.014
n5241.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4670.in[0] (.names)                                             1.014     2.070
n4670.out[0] (.names)                                            0.261     2.331
n5192.in[0] (.names)                                             1.014     3.344
n5192.out[0] (.names)                                            0.261     3.605
n5194.in[0] (.names)                                             1.014     4.619
n5194.out[0] (.names)                                            0.261     4.880
n5198.in[1] (.names)                                             1.014     5.894
n5198.out[0] (.names)                                            0.261     6.155
n5199.in[1] (.names)                                             1.014     7.169
n5199.out[0] (.names)                                            0.261     7.430
n5875.in[1] (.names)                                             1.014     8.444
n5875.out[0] (.names)                                            0.261     8.705
n5234.in[0] (.names)                                             1.014     9.719
n5234.out[0] (.names)                                            0.261     9.980
n5252.in[0] (.names)                                             1.014    10.993
n5252.out[0] (.names)                                            0.261    11.254
n5881.in[0] (.names)                                             1.014    12.268
n5881.out[0] (.names)                                            0.261    12.529
n5860.in[0] (.names)                                             1.014    13.543
n5860.out[0] (.names)                                            0.261    13.804
n5882.in[0] (.names)                                             1.014    14.818
n5882.out[0] (.names)                                            0.261    15.079
n5883.in[0] (.names)                                             1.014    16.093
n5883.out[0] (.names)                                            0.261    16.354
n5887.in[1] (.names)                                             1.014    17.367
n5887.out[0] (.names)                                            0.261    17.628
n6039.in[1] (.names)                                             1.014    18.642
n6039.out[0] (.names)                                            0.261    18.903
n3829.in[0] (.names)                                             1.014    19.917
n3829.out[0] (.names)                                            0.261    20.178
n6040.in[0] (.names)                                             1.014    21.192
n6040.out[0] (.names)                                            0.261    21.453
n6590.in[0] (.names)                                             1.014    22.467
n6590.out[0] (.names)                                            0.261    22.728
n5148.in[2] (.names)                                             1.014    23.742
n5148.out[0] (.names)                                            0.261    24.003
n6592.in[0] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6365.in[0] (.names)                                             1.014    26.291
n6365.out[0] (.names)                                            0.261    26.552
n6366.in[1] (.names)                                             1.014    27.566
n6366.out[0] (.names)                                            0.261    27.827
n6355.in[0] (.names)                                             1.014    28.841
n6355.out[0] (.names)                                            0.261    29.102
n6356.in[0] (.names)                                             1.014    30.116
n6356.out[0] (.names)                                            0.261    30.377
n6351.in[2] (.names)                                             1.014    31.390
n6351.out[0] (.names)                                            0.261    31.651
n6352.in[3] (.names)                                             1.014    32.665
n6352.out[0] (.names)                                            0.261    32.926
n6354.in[1] (.names)                                             1.014    33.940
n6354.out[0] (.names)                                            0.261    34.201
n5156.in[2] (.names)                                             1.014    35.215
n5156.out[0] (.names)                                            0.261    35.476
n6238.in[0] (.names)                                             1.014    36.490
n6238.out[0] (.names)                                            0.261    36.751
n5150.in[2] (.names)                                             1.014    37.765
n5150.out[0] (.names)                                            0.261    38.026
n6243.in[0] (.names)                                             1.014    39.039
n6243.out[0] (.names)                                            0.261    39.300
n6193.in[0] (.names)                                             1.014    40.314
n6193.out[0] (.names)                                            0.261    40.575
n6194.in[0] (.names)                                             1.014    41.589
n6194.out[0] (.names)                                            0.261    41.850
n6231.in[0] (.names)                                             1.014    42.864
n6231.out[0] (.names)                                            0.261    43.125
n4920.in[0] (.names)                                             1.014    44.139
n4920.out[0] (.names)                                            0.261    44.400
n6198.in[0] (.names)                                             1.014    45.413
n6198.out[0] (.names)                                            0.261    45.674
n6200.in[0] (.names)                                             1.014    46.688
n6200.out[0] (.names)                                            0.261    46.949
n3627.in[1] (.names)                                             1.014    47.963
n3627.out[0] (.names)                                            0.261    48.224
n6542.in[0] (.names)                                             1.014    49.238
n6542.out[0] (.names)                                            0.261    49.499
n5158.in[0] (.names)                                             1.014    50.513
n5158.out[0] (.names)                                            0.261    50.774
n4338.in[0] (.names)                                             1.014    51.787
n4338.out[0] (.names)                                            0.261    52.048
out:n4338.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 20
Startpoint: n5317.Q[0] (.latch clocked by pclk)
Endpoint  : n7345.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5317.clk[0] (.latch)                                            1.014     1.014
n5317.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5318.in[1] (.names)                                             1.014     2.070
n5318.out[0] (.names)                                            0.261     2.331
n5301.in[1] (.names)                                             1.014     3.344
n5301.out[0] (.names)                                            0.261     3.605
n5302.in[0] (.names)                                             1.014     4.619
n5302.out[0] (.names)                                            0.261     4.880
n5307.in[0] (.names)                                             1.014     5.894
n5307.out[0] (.names)                                            0.261     6.155
n5308.in[1] (.names)                                             1.014     7.169
n5308.out[0] (.names)                                            0.261     7.430
n5831.in[1] (.names)                                             1.014     8.444
n5831.out[0] (.names)                                            0.261     8.705
n5832.in[2] (.names)                                             1.014     9.719
n5832.out[0] (.names)                                            0.261     9.980
n5077.in[2] (.names)                                             1.014    10.993
n5077.out[0] (.names)                                            0.261    11.254
n5834.in[0] (.names)                                             1.014    12.268
n5834.out[0] (.names)                                            0.261    12.529
n5620.in[0] (.names)                                             1.014    13.543
n5620.out[0] (.names)                                            0.261    13.804
n5622.in[2] (.names)                                             1.014    14.818
n5622.out[0] (.names)                                            0.261    15.079
n3681.in[0] (.names)                                             1.014    16.093
n3681.out[0] (.names)                                            0.261    16.354
n5642.in[0] (.names)                                             1.014    17.367
n5642.out[0] (.names)                                            0.261    17.628
n8339.in[1] (.names)                                             1.014    18.642
n8339.out[0] (.names)                                            0.261    18.903
n7960.in[1] (.names)                                             1.014    19.917
n7960.out[0] (.names)                                            0.261    20.178
n8338.in[1] (.names)                                             1.014    21.192
n8338.out[0] (.names)                                            0.261    21.453
n3692.in[0] (.names)                                             1.014    22.467
n3692.out[0] (.names)                                            0.261    22.728
n8354.in[0] (.names)                                             1.014    23.742
n8354.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8002.in[2] (.names)                                             1.014    26.291
n8002.out[0] (.names)                                            0.261    26.552
n8363.in[3] (.names)                                             1.014    27.566
n8363.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n3594.in[0] (.names)                                             1.014    30.116
n3594.out[0] (.names)                                            0.261    30.377
n7866.in[3] (.names)                                             1.014    31.390
n7866.out[0] (.names)                                            0.261    31.651
n7431.in[2] (.names)                                             1.014    32.665
n7431.out[0] (.names)                                            0.261    32.926
n7440.in[0] (.names)                                             1.014    33.940
n7440.out[0] (.names)                                            0.261    34.201
n8064.in[0] (.names)                                             1.014    35.215
n8064.out[0] (.names)                                            0.261    35.476
n7375.in[1] (.names)                                             1.014    36.490
n7375.out[0] (.names)                                            0.261    36.751
n8401.in[0] (.names)                                             1.014    37.765
n8401.out[0] (.names)                                            0.261    38.026
n4420.in[1] (.names)                                             1.014    39.039
n4420.out[0] (.names)                                            0.261    39.300
n8403.in[0] (.names)                                             1.014    40.314
n8403.out[0] (.names)                                            0.261    40.575
n8392.in[2] (.names)                                             1.014    41.589
n8392.out[0] (.names)                                            0.261    41.850
n8388.in[1] (.names)                                             1.014    42.864
n8388.out[0] (.names)                                            0.261    43.125
n7779.in[0] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n8056.in[0] (.names)                                             1.014    45.413
n8056.out[0] (.names)                                            0.261    45.674
n8057.in[0] (.names)                                             1.014    46.688
n8057.out[0] (.names)                                            0.261    46.949
n8060.in[2] (.names)                                             1.014    47.963
n8060.out[0] (.names)                                            0.261    48.224
n8617.in[1] (.names)                                             1.014    49.238
n8617.out[0] (.names)                                            0.261    49.499
n8521.in[3] (.names)                                             1.014    50.513
n8521.out[0] (.names)                                            0.261    50.774
n7344.in[0] (.names)                                             1.014    51.787
n7344.out[0] (.names)                                            0.261    52.048
n7345.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7345.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n10153.Q[0] (.latch clocked by pclk)
Endpoint  : n7806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10153.clk[0] (.latch)                                           1.014     1.014
n10153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10504.in[3] (.names)                                            1.014     2.070
n10504.out[0] (.names)                                           0.261     2.331
n11437.in[0] (.names)                                            1.014     3.344
n11437.out[0] (.names)                                           0.261     3.605
n11443.in[0] (.names)                                            1.014     4.619
n11443.out[0] (.names)                                           0.261     4.880
n11434.in[0] (.names)                                            1.014     5.894
n11434.out[0] (.names)                                           0.261     6.155
n11052.in[0] (.names)                                            1.014     7.169
n11052.out[0] (.names)                                           0.261     7.430
n3955.in[2] (.names)                                             1.014     8.444
n3955.out[0] (.names)                                            0.261     8.705
n3386.in[0] (.names)                                             1.014     9.719
n3386.out[0] (.names)                                            0.261     9.980
n11053.in[0] (.names)                                            1.014    10.993
n11053.out[0] (.names)                                           0.261    11.254
n11093.in[1] (.names)                                            1.014    12.268
n11093.out[0] (.names)                                           0.261    12.529
n11097.in[0] (.names)                                            1.014    13.543
n11097.out[0] (.names)                                           0.261    13.804
n11098.in[1] (.names)                                            1.014    14.818
n11098.out[0] (.names)                                           0.261    15.079
n11046.in[0] (.names)                                            1.014    16.093
n11046.out[0] (.names)                                           0.261    16.354
n11048.in[0] (.names)                                            1.014    17.367
n11048.out[0] (.names)                                           0.261    17.628
n4290.in[2] (.names)                                             1.014    18.642
n4290.out[0] (.names)                                            0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n11057.in[0] (.names)                                            1.014    21.192
n11057.out[0] (.names)                                           0.261    21.453
n11062.in[0] (.names)                                            1.014    22.467
n11062.out[0] (.names)                                           0.261    22.728
n11066.in[0] (.names)                                            1.014    23.742
n11066.out[0] (.names)                                           0.261    24.003
n11069.in[1] (.names)                                            1.014    25.016
n11069.out[0] (.names)                                           0.261    25.277
n11188.in[2] (.names)                                            1.014    26.291
n11188.out[0] (.names)                                           0.261    26.552
n11189.in[0] (.names)                                            1.014    27.566
n11189.out[0] (.names)                                           0.261    27.827
n10107.in[1] (.names)                                            1.014    28.841
n10107.out[0] (.names)                                           0.261    29.102
n11192.in[0] (.names)                                            1.014    30.116
n11192.out[0] (.names)                                           0.261    30.377
n11193.in[0] (.names)                                            1.014    31.390
n11193.out[0] (.names)                                           0.261    31.651
n11194.in[0] (.names)                                            1.014    32.665
n11194.out[0] (.names)                                           0.261    32.926
n11220.in[2] (.names)                                            1.014    33.940
n11220.out[0] (.names)                                           0.261    34.201
n11223.in[0] (.names)                                            1.014    35.215
n11223.out[0] (.names)                                           0.261    35.476
n11224.in[0] (.names)                                            1.014    36.490
n11224.out[0] (.names)                                           0.261    36.751
n3552.in[1] (.names)                                             1.014    37.765
n3552.out[0] (.names)                                            0.261    38.026
n4234.in[0] (.names)                                             1.014    39.039
n4234.out[0] (.names)                                            0.261    39.300
n10923.in[0] (.names)                                            1.014    40.314
n10923.out[0] (.names)                                           0.261    40.575
n11274.in[1] (.names)                                            1.014    41.589
n11274.out[0] (.names)                                           0.261    41.850
n11661.in[1] (.names)                                            1.014    42.864
n11661.out[0] (.names)                                           0.261    43.125
n11662.in[1] (.names)                                            1.014    44.139
n11662.out[0] (.names)                                           0.261    44.400
n9990.in[0] (.names)                                             1.014    45.413
n9990.out[0] (.names)                                            0.261    45.674
n10159.in[0] (.names)                                            1.014    46.688
n10159.out[0] (.names)                                           0.261    46.949
n4319.in[0] (.names)                                             1.014    47.963
n4319.out[0] (.names)                                            0.261    48.224
n7756.in[2] (.names)                                             1.014    49.238
n7756.out[0] (.names)                                            0.261    49.499
n7761.in[1] (.names)                                             1.014    50.513
n7761.out[0] (.names)                                            0.261    50.774
n7805.in[0] (.names)                                             1.014    51.787
n7805.out[0] (.names)                                            0.261    52.048
n7806.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7806.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n5317.Q[0] (.latch clocked by pclk)
Endpoint  : n7443.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5317.clk[0] (.latch)                                            1.014     1.014
n5317.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5318.in[1] (.names)                                             1.014     2.070
n5318.out[0] (.names)                                            0.261     2.331
n5301.in[1] (.names)                                             1.014     3.344
n5301.out[0] (.names)                                            0.261     3.605
n5302.in[0] (.names)                                             1.014     4.619
n5302.out[0] (.names)                                            0.261     4.880
n5307.in[0] (.names)                                             1.014     5.894
n5307.out[0] (.names)                                            0.261     6.155
n5308.in[1] (.names)                                             1.014     7.169
n5308.out[0] (.names)                                            0.261     7.430
n5831.in[1] (.names)                                             1.014     8.444
n5831.out[0] (.names)                                            0.261     8.705
n5832.in[2] (.names)                                             1.014     9.719
n5832.out[0] (.names)                                            0.261     9.980
n5077.in[2] (.names)                                             1.014    10.993
n5077.out[0] (.names)                                            0.261    11.254
n5834.in[0] (.names)                                             1.014    12.268
n5834.out[0] (.names)                                            0.261    12.529
n5620.in[0] (.names)                                             1.014    13.543
n5620.out[0] (.names)                                            0.261    13.804
n5622.in[2] (.names)                                             1.014    14.818
n5622.out[0] (.names)                                            0.261    15.079
n3681.in[0] (.names)                                             1.014    16.093
n3681.out[0] (.names)                                            0.261    16.354
n5642.in[0] (.names)                                             1.014    17.367
n5642.out[0] (.names)                                            0.261    17.628
n8339.in[1] (.names)                                             1.014    18.642
n8339.out[0] (.names)                                            0.261    18.903
n7960.in[1] (.names)                                             1.014    19.917
n7960.out[0] (.names)                                            0.261    20.178
n8338.in[1] (.names)                                             1.014    21.192
n8338.out[0] (.names)                                            0.261    21.453
n3692.in[0] (.names)                                             1.014    22.467
n3692.out[0] (.names)                                            0.261    22.728
n8354.in[0] (.names)                                             1.014    23.742
n8354.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8002.in[2] (.names)                                             1.014    26.291
n8002.out[0] (.names)                                            0.261    26.552
n8363.in[3] (.names)                                             1.014    27.566
n8363.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n3594.in[0] (.names)                                             1.014    30.116
n3594.out[0] (.names)                                            0.261    30.377
n7866.in[3] (.names)                                             1.014    31.390
n7866.out[0] (.names)                                            0.261    31.651
n7431.in[2] (.names)                                             1.014    32.665
n7431.out[0] (.names)                                            0.261    32.926
n7440.in[0] (.names)                                             1.014    33.940
n7440.out[0] (.names)                                            0.261    34.201
n8064.in[0] (.names)                                             1.014    35.215
n8064.out[0] (.names)                                            0.261    35.476
n7375.in[1] (.names)                                             1.014    36.490
n7375.out[0] (.names)                                            0.261    36.751
n8401.in[0] (.names)                                             1.014    37.765
n8401.out[0] (.names)                                            0.261    38.026
n4420.in[1] (.names)                                             1.014    39.039
n4420.out[0] (.names)                                            0.261    39.300
n8403.in[0] (.names)                                             1.014    40.314
n8403.out[0] (.names)                                            0.261    40.575
n8392.in[2] (.names)                                             1.014    41.589
n8392.out[0] (.names)                                            0.261    41.850
n8388.in[1] (.names)                                             1.014    42.864
n8388.out[0] (.names)                                            0.261    43.125
n7779.in[0] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n8056.in[0] (.names)                                             1.014    45.413
n8056.out[0] (.names)                                            0.261    45.674
n8057.in[0] (.names)                                             1.014    46.688
n8057.out[0] (.names)                                            0.261    46.949
n4812.in[0] (.names)                                             1.014    47.963
n4812.out[0] (.names)                                            0.261    48.224
n3473.in[0] (.names)                                             1.014    49.238
n3473.out[0] (.names)                                            0.261    49.499
n4931.in[1] (.names)                                             1.014    50.513
n4931.out[0] (.names)                                            0.261    50.774
n7442.in[0] (.names)                                             1.014    51.787
n7442.out[0] (.names)                                            0.261    52.048
n7443.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7443.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n5317.Q[0] (.latch clocked by pclk)
Endpoint  : n7351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5317.clk[0] (.latch)                                            1.014     1.014
n5317.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5318.in[1] (.names)                                             1.014     2.070
n5318.out[0] (.names)                                            0.261     2.331
n5301.in[1] (.names)                                             1.014     3.344
n5301.out[0] (.names)                                            0.261     3.605
n5302.in[0] (.names)                                             1.014     4.619
n5302.out[0] (.names)                                            0.261     4.880
n5307.in[0] (.names)                                             1.014     5.894
n5307.out[0] (.names)                                            0.261     6.155
n5308.in[1] (.names)                                             1.014     7.169
n5308.out[0] (.names)                                            0.261     7.430
n5831.in[1] (.names)                                             1.014     8.444
n5831.out[0] (.names)                                            0.261     8.705
n5832.in[2] (.names)                                             1.014     9.719
n5832.out[0] (.names)                                            0.261     9.980
n5077.in[2] (.names)                                             1.014    10.993
n5077.out[0] (.names)                                            0.261    11.254
n5834.in[0] (.names)                                             1.014    12.268
n5834.out[0] (.names)                                            0.261    12.529
n5620.in[0] (.names)                                             1.014    13.543
n5620.out[0] (.names)                                            0.261    13.804
n5622.in[2] (.names)                                             1.014    14.818
n5622.out[0] (.names)                                            0.261    15.079
n3681.in[0] (.names)                                             1.014    16.093
n3681.out[0] (.names)                                            0.261    16.354
n5642.in[0] (.names)                                             1.014    17.367
n5642.out[0] (.names)                                            0.261    17.628
n8339.in[1] (.names)                                             1.014    18.642
n8339.out[0] (.names)                                            0.261    18.903
n7960.in[1] (.names)                                             1.014    19.917
n7960.out[0] (.names)                                            0.261    20.178
n8338.in[1] (.names)                                             1.014    21.192
n8338.out[0] (.names)                                            0.261    21.453
n3692.in[0] (.names)                                             1.014    22.467
n3692.out[0] (.names)                                            0.261    22.728
n8354.in[0] (.names)                                             1.014    23.742
n8354.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8002.in[2] (.names)                                             1.014    26.291
n8002.out[0] (.names)                                            0.261    26.552
n8363.in[3] (.names)                                             1.014    27.566
n8363.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n3594.in[0] (.names)                                             1.014    30.116
n3594.out[0] (.names)                                            0.261    30.377
n8364.in[0] (.names)                                             1.014    31.390
n8364.out[0] (.names)                                            0.261    31.651
n8365.in[0] (.names)                                             1.014    32.665
n8365.out[0] (.names)                                            0.261    32.926
n8366.in[2] (.names)                                             1.014    33.940
n8366.out[0] (.names)                                            0.261    34.201
n8373.in[2] (.names)                                             1.014    35.215
n8373.out[0] (.names)                                            0.261    35.476
n8352.in[2] (.names)                                             1.014    36.490
n8352.out[0] (.names)                                            0.261    36.751
n8282.in[0] (.names)                                             1.014    37.765
n8282.out[0] (.names)                                            0.261    38.026
n8398.in[1] (.names)                                             1.014    39.039
n8398.out[0] (.names)                                            0.261    39.300
n8304.in[0] (.names)                                             1.014    40.314
n8304.out[0] (.names)                                            0.261    40.575
n8194.in[1] (.names)                                             1.014    41.589
n8194.out[0] (.names)                                            0.261    41.850
n8262.in[0] (.names)                                             1.014    42.864
n8262.out[0] (.names)                                            0.261    43.125
n8220.in[2] (.names)                                             1.014    44.139
n8220.out[0] (.names)                                            0.261    44.400
n8221.in[0] (.names)                                             1.014    45.413
n8221.out[0] (.names)                                            0.261    45.674
n7670.in[1] (.names)                                             1.014    46.688
n7670.out[0] (.names)                                            0.261    46.949
n8223.in[1] (.names)                                             1.014    47.963
n8223.out[0] (.names)                                            0.261    48.224
n8385.in[1] (.names)                                             1.014    49.238
n8385.out[0] (.names)                                            0.261    49.499
n7773.in[0] (.names)                                             1.014    50.513
n7773.out[0] (.names)                                            0.261    50.774
n7350.in[0] (.names)                                             1.014    51.787
n7350.out[0] (.names)                                            0.261    52.048
n7351.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7351.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n5317.Q[0] (.latch clocked by pclk)
Endpoint  : n8066.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5317.clk[0] (.latch)                                            1.014     1.014
n5317.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5318.in[1] (.names)                                             1.014     2.070
n5318.out[0] (.names)                                            0.261     2.331
n5301.in[1] (.names)                                             1.014     3.344
n5301.out[0] (.names)                                            0.261     3.605
n5302.in[0] (.names)                                             1.014     4.619
n5302.out[0] (.names)                                            0.261     4.880
n5307.in[0] (.names)                                             1.014     5.894
n5307.out[0] (.names)                                            0.261     6.155
n5308.in[1] (.names)                                             1.014     7.169
n5308.out[0] (.names)                                            0.261     7.430
n5831.in[1] (.names)                                             1.014     8.444
n5831.out[0] (.names)                                            0.261     8.705
n5832.in[2] (.names)                                             1.014     9.719
n5832.out[0] (.names)                                            0.261     9.980
n5077.in[2] (.names)                                             1.014    10.993
n5077.out[0] (.names)                                            0.261    11.254
n5834.in[0] (.names)                                             1.014    12.268
n5834.out[0] (.names)                                            0.261    12.529
n5620.in[0] (.names)                                             1.014    13.543
n5620.out[0] (.names)                                            0.261    13.804
n5622.in[2] (.names)                                             1.014    14.818
n5622.out[0] (.names)                                            0.261    15.079
n3681.in[0] (.names)                                             1.014    16.093
n3681.out[0] (.names)                                            0.261    16.354
n5642.in[0] (.names)                                             1.014    17.367
n5642.out[0] (.names)                                            0.261    17.628
n8339.in[1] (.names)                                             1.014    18.642
n8339.out[0] (.names)                                            0.261    18.903
n7960.in[1] (.names)                                             1.014    19.917
n7960.out[0] (.names)                                            0.261    20.178
n8338.in[1] (.names)                                             1.014    21.192
n8338.out[0] (.names)                                            0.261    21.453
n3692.in[0] (.names)                                             1.014    22.467
n3692.out[0] (.names)                                            0.261    22.728
n8354.in[0] (.names)                                             1.014    23.742
n8354.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8002.in[2] (.names)                                             1.014    26.291
n8002.out[0] (.names)                                            0.261    26.552
n8363.in[3] (.names)                                             1.014    27.566
n8363.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n3594.in[0] (.names)                                             1.014    30.116
n3594.out[0] (.names)                                            0.261    30.377
n8364.in[0] (.names)                                             1.014    31.390
n8364.out[0] (.names)                                            0.261    31.651
n8365.in[0] (.names)                                             1.014    32.665
n8365.out[0] (.names)                                            0.261    32.926
n8366.in[2] (.names)                                             1.014    33.940
n8366.out[0] (.names)                                            0.261    34.201
n8373.in[2] (.names)                                             1.014    35.215
n8373.out[0] (.names)                                            0.261    35.476
n8352.in[2] (.names)                                             1.014    36.490
n8352.out[0] (.names)                                            0.261    36.751
n8282.in[0] (.names)                                             1.014    37.765
n8282.out[0] (.names)                                            0.261    38.026
n8398.in[1] (.names)                                             1.014    39.039
n8398.out[0] (.names)                                            0.261    39.300
n8304.in[0] (.names)                                             1.014    40.314
n8304.out[0] (.names)                                            0.261    40.575
n8194.in[1] (.names)                                             1.014    41.589
n8194.out[0] (.names)                                            0.261    41.850
n8262.in[0] (.names)                                             1.014    42.864
n8262.out[0] (.names)                                            0.261    43.125
n8220.in[2] (.names)                                             1.014    44.139
n8220.out[0] (.names)                                            0.261    44.400
n8221.in[0] (.names)                                             1.014    45.413
n8221.out[0] (.names)                                            0.261    45.674
n7670.in[1] (.names)                                             1.014    46.688
n7670.out[0] (.names)                                            0.261    46.949
n8223.in[1] (.names)                                             1.014    47.963
n8223.out[0] (.names)                                            0.261    48.224
n8385.in[1] (.names)                                             1.014    49.238
n8385.out[0] (.names)                                            0.261    49.499
n7813.in[1] (.names)                                             1.014    50.513
n7813.out[0] (.names)                                            0.261    50.774
n8065.in[0] (.names)                                             1.014    51.787
n8065.out[0] (.names)                                            0.261    52.048
n8066.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8066.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n3920.Q[0] (.latch clocked by pclk)
Endpoint  : n8800.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3920.clk[0] (.latch)                                            1.014     1.014
n3920.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[0] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6722.in[1] (.names)                                             1.014     3.344
n6722.out[0] (.names)                                            0.261     3.605
n6729.in[0] (.names)                                             1.014     4.619
n6729.out[0] (.names)                                            0.261     4.880
n6733.in[0] (.names)                                             1.014     5.894
n6733.out[0] (.names)                                            0.261     6.155
n6734.in[0] (.names)                                             1.014     7.169
n6734.out[0] (.names)                                            0.261     7.430
n6774.in[0] (.names)                                             1.014     8.444
n6774.out[0] (.names)                                            0.261     8.705
n6777.in[1] (.names)                                             1.014     9.719
n6777.out[0] (.names)                                            0.261     9.980
n6703.in[1] (.names)                                             1.014    10.993
n6703.out[0] (.names)                                            0.261    11.254
n6704.in[2] (.names)                                             1.014    12.268
n6704.out[0] (.names)                                            0.261    12.529
n6707.in[1] (.names)                                             1.014    13.543
n6707.out[0] (.names)                                            0.261    13.804
n6708.in[0] (.names)                                             1.014    14.818
n6708.out[0] (.names)                                            0.261    15.079
n6724.in[1] (.names)                                             1.014    16.093
n6724.out[0] (.names)                                            0.261    16.354
n6810.in[0] (.names)                                             1.014    17.367
n6810.out[0] (.names)                                            0.261    17.628
n6811.in[0] (.names)                                             1.014    18.642
n6811.out[0] (.names)                                            0.261    18.903
n7175.in[0] (.names)                                             1.014    19.917
n7175.out[0] (.names)                                            0.261    20.178
n7156.in[1] (.names)                                             1.014    21.192
n7156.out[0] (.names)                                            0.261    21.453
n7157.in[0] (.names)                                             1.014    22.467
n7157.out[0] (.names)                                            0.261    22.728
n6693.in[0] (.names)                                             1.014    23.742
n6693.out[0] (.names)                                            0.261    24.003
n4747.in[1] (.names)                                             1.014    25.016
n4747.out[0] (.names)                                            0.261    25.277
n8743.in[0] (.names)                                             1.014    26.291
n8743.out[0] (.names)                                            0.261    26.552
n8681.in[1] (.names)                                             1.014    27.566
n8681.out[0] (.names)                                            0.261    27.827
n8756.in[0] (.names)                                             1.014    28.841
n8756.out[0] (.names)                                            0.261    29.102
n8764.in[2] (.names)                                             1.014    30.116
n8764.out[0] (.names)                                            0.261    30.377
n8766.in[2] (.names)                                             1.014    31.390
n8766.out[0] (.names)                                            0.261    31.651
n8773.in[1] (.names)                                             1.014    32.665
n8773.out[0] (.names)                                            0.261    32.926
n8774.in[1] (.names)                                             1.014    33.940
n8774.out[0] (.names)                                            0.261    34.201
n7428.in[1] (.names)                                             1.014    35.215
n7428.out[0] (.names)                                            0.261    35.476
n8775.in[0] (.names)                                             1.014    36.490
n8775.out[0] (.names)                                            0.261    36.751
n5991.in[0] (.names)                                             1.014    37.765
n5991.out[0] (.names)                                            0.261    38.026
n7399.in[0] (.names)                                             1.014    39.039
n7399.out[0] (.names)                                            0.261    39.300
n8735.in[2] (.names)                                             1.014    40.314
n8735.out[0] (.names)                                            0.261    40.575
n7367.in[0] (.names)                                             1.014    41.589
n7367.out[0] (.names)                                            0.261    41.850
n4036.in[0] (.names)                                             1.014    42.864
n4036.out[0] (.names)                                            0.261    43.125
n8806.in[0] (.names)                                             1.014    44.139
n8806.out[0] (.names)                                            0.261    44.400
n8787.in[0] (.names)                                             1.014    45.413
n8787.out[0] (.names)                                            0.261    45.674
n8788.in[0] (.names)                                             1.014    46.688
n8788.out[0] (.names)                                            0.261    46.949
n8798.in[1] (.names)                                             1.014    47.963
n8798.out[0] (.names)                                            0.261    48.224
n4025.in[2] (.names)                                             1.014    49.238
n4025.out[0] (.names)                                            0.261    49.499
n3813.in[0] (.names)                                             1.014    50.513
n3813.out[0] (.names)                                            0.261    50.774
n7424.in[1] (.names)                                             1.014    51.787
n7424.out[0] (.names)                                            0.261    52.048
n8800.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8800.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n5317.Q[0] (.latch clocked by pclk)
Endpoint  : n4744.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5317.clk[0] (.latch)                                            1.014     1.014
n5317.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5318.in[1] (.names)                                             1.014     2.070
n5318.out[0] (.names)                                            0.261     2.331
n5301.in[1] (.names)                                             1.014     3.344
n5301.out[0] (.names)                                            0.261     3.605
n5302.in[0] (.names)                                             1.014     4.619
n5302.out[0] (.names)                                            0.261     4.880
n5307.in[0] (.names)                                             1.014     5.894
n5307.out[0] (.names)                                            0.261     6.155
n5308.in[1] (.names)                                             1.014     7.169
n5308.out[0] (.names)                                            0.261     7.430
n5831.in[1] (.names)                                             1.014     8.444
n5831.out[0] (.names)                                            0.261     8.705
n5832.in[2] (.names)                                             1.014     9.719
n5832.out[0] (.names)                                            0.261     9.980
n5077.in[2] (.names)                                             1.014    10.993
n5077.out[0] (.names)                                            0.261    11.254
n5834.in[0] (.names)                                             1.014    12.268
n5834.out[0] (.names)                                            0.261    12.529
n5620.in[0] (.names)                                             1.014    13.543
n5620.out[0] (.names)                                            0.261    13.804
n5622.in[2] (.names)                                             1.014    14.818
n5622.out[0] (.names)                                            0.261    15.079
n3681.in[0] (.names)                                             1.014    16.093
n3681.out[0] (.names)                                            0.261    16.354
n5642.in[0] (.names)                                             1.014    17.367
n5642.out[0] (.names)                                            0.261    17.628
n8339.in[1] (.names)                                             1.014    18.642
n8339.out[0] (.names)                                            0.261    18.903
n7960.in[1] (.names)                                             1.014    19.917
n7960.out[0] (.names)                                            0.261    20.178
n8338.in[1] (.names)                                             1.014    21.192
n8338.out[0] (.names)                                            0.261    21.453
n3692.in[0] (.names)                                             1.014    22.467
n3692.out[0] (.names)                                            0.261    22.728
n8354.in[0] (.names)                                             1.014    23.742
n8354.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8002.in[2] (.names)                                             1.014    26.291
n8002.out[0] (.names)                                            0.261    26.552
n8363.in[3] (.names)                                             1.014    27.566
n8363.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n3594.in[0] (.names)                                             1.014    30.116
n3594.out[0] (.names)                                            0.261    30.377
n7866.in[3] (.names)                                             1.014    31.390
n7866.out[0] (.names)                                            0.261    31.651
n7431.in[2] (.names)                                             1.014    32.665
n7431.out[0] (.names)                                            0.261    32.926
n7440.in[0] (.names)                                             1.014    33.940
n7440.out[0] (.names)                                            0.261    34.201
n8064.in[0] (.names)                                             1.014    35.215
n8064.out[0] (.names)                                            0.261    35.476
n7375.in[1] (.names)                                             1.014    36.490
n7375.out[0] (.names)                                            0.261    36.751
n8401.in[0] (.names)                                             1.014    37.765
n8401.out[0] (.names)                                            0.261    38.026
n4420.in[1] (.names)                                             1.014    39.039
n4420.out[0] (.names)                                            0.261    39.300
n8403.in[0] (.names)                                             1.014    40.314
n8403.out[0] (.names)                                            0.261    40.575
n8392.in[2] (.names)                                             1.014    41.589
n8392.out[0] (.names)                                            0.261    41.850
n8388.in[1] (.names)                                             1.014    42.864
n8388.out[0] (.names)                                            0.261    43.125
n7779.in[0] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n8056.in[0] (.names)                                             1.014    45.413
n8056.out[0] (.names)                                            0.261    45.674
n8057.in[0] (.names)                                             1.014    46.688
n8057.out[0] (.names)                                            0.261    46.949
n8060.in[2] (.names)                                             1.014    47.963
n8060.out[0] (.names)                                            0.261    48.224
n8617.in[1] (.names)                                             1.014    49.238
n8617.out[0] (.names)                                            0.261    49.499
n8521.in[3] (.names)                                             1.014    50.513
n8521.out[0] (.names)                                            0.261    50.774
n7344.in[0] (.names)                                             1.014    51.787
n7344.out[0] (.names)                                            0.261    52.048
n4744.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4744.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n7794.Q[0] (.latch clocked by pclk)
Endpoint  : n7798.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7794.clk[0] (.latch)                                            1.014     1.014
n7794.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8174.in[0] (.names)                                             1.014     2.070
n8174.out[0] (.names)                                            0.261     2.331
n8175.in[2] (.names)                                             1.014     3.344
n8175.out[0] (.names)                                            0.261     3.605
n8176.in[0] (.names)                                             1.014     4.619
n8176.out[0] (.names)                                            0.261     4.880
n8177.in[0] (.names)                                             1.014     5.894
n8177.out[0] (.names)                                            0.261     6.155
n5128.in[0] (.names)                                             1.014     7.169
n5128.out[0] (.names)                                            0.261     7.430
n8106.in[0] (.names)                                             1.014     8.444
n8106.out[0] (.names)                                            0.261     8.705
n8186.in[0] (.names)                                             1.014     9.719
n8186.out[0] (.names)                                            0.261     9.980
n8107.in[0] (.names)                                             1.014    10.993
n8107.out[0] (.names)                                            0.261    11.254
n8108.in[1] (.names)                                             1.014    12.268
n8108.out[0] (.names)                                            0.261    12.529
n8109.in[1] (.names)                                             1.014    13.543
n8109.out[0] (.names)                                            0.261    13.804
n8110.in[0] (.names)                                             1.014    14.818
n8110.out[0] (.names)                                            0.261    15.079
n8112.in[0] (.names)                                             1.014    16.093
n8112.out[0] (.names)                                            0.261    16.354
n8113.in[0] (.names)                                             1.014    17.367
n8113.out[0] (.names)                                            0.261    17.628
n9125.in[0] (.names)                                             1.014    18.642
n9125.out[0] (.names)                                            0.261    18.903
n9127.in[1] (.names)                                             1.014    19.917
n9127.out[0] (.names)                                            0.261    20.178
n9128.in[1] (.names)                                             1.014    21.192
n9128.out[0] (.names)                                            0.261    21.453
n9201.in[2] (.names)                                             1.014    22.467
n9201.out[0] (.names)                                            0.261    22.728
n9222.in[1] (.names)                                             1.014    23.742
n9222.out[0] (.names)                                            0.261    24.003
n9223.in[0] (.names)                                             1.014    25.016
n9223.out[0] (.names)                                            0.261    25.277
n9233.in[1] (.names)                                             1.014    26.291
n9233.out[0] (.names)                                            0.261    26.552
n9268.in[1] (.names)                                             1.014    27.566
n9268.out[0] (.names)                                            0.261    27.827
n9269.in[2] (.names)                                             1.014    28.841
n9269.out[0] (.names)                                            0.261    29.102
n9270.in[0] (.names)                                             1.014    30.116
n9270.out[0] (.names)                                            0.261    30.377
n9271.in[1] (.names)                                             1.014    31.390
n9271.out[0] (.names)                                            0.261    31.651
n4230.in[1] (.names)                                             1.014    32.665
n4230.out[0] (.names)                                            0.261    32.926
n7555.in[1] (.names)                                             1.014    33.940
n7555.out[0] (.names)                                            0.261    34.201
n7561.in[1] (.names)                                             1.014    35.215
n7561.out[0] (.names)                                            0.261    35.476
n7564.in[1] (.names)                                             1.014    36.490
n7564.out[0] (.names)                                            0.261    36.751
n7605.in[1] (.names)                                             1.014    37.765
n7605.out[0] (.names)                                            0.261    38.026
n7617.in[0] (.names)                                             1.014    39.039
n7617.out[0] (.names)                                            0.261    39.300
n7793.in[2] (.names)                                             1.014    40.314
n7793.out[0] (.names)                                            0.261    40.575
n7767.in[0] (.names)                                             1.014    41.589
n7767.out[0] (.names)                                            0.261    41.850
n7783.in[0] (.names)                                             1.014    42.864
n7783.out[0] (.names)                                            0.261    43.125
n7998.in[1] (.names)                                             1.014    44.139
n7998.out[0] (.names)                                            0.261    44.400
n8001.in[0] (.names)                                             1.014    45.413
n8001.out[0] (.names)                                            0.261    45.674
n4249.in[2] (.names)                                             1.014    46.688
n4249.out[0] (.names)                                            0.261    46.949
n7795.in[0] (.names)                                             1.014    47.963
n7795.out[0] (.names)                                            0.261    48.224
n8029.in[1] (.names)                                             1.014    49.238
n8029.out[0] (.names)                                            0.261    49.499
n5134.in[0] (.names)                                             1.014    50.513
n5134.out[0] (.names)                                            0.261    50.774
n7797.in[1] (.names)                                             1.014    51.787
n7797.out[0] (.names)                                            0.261    52.048
n7798.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7798.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n7697.Q[0] (.latch clocked by pclk)
Endpoint  : n7422.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7697.clk[0] (.latch)                                            1.014     1.014
n7697.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8234.in[0] (.names)                                             1.014     2.070
n8234.out[0] (.names)                                            0.261     2.331
n8489.in[1] (.names)                                             1.014     3.344
n8489.out[0] (.names)                                            0.261     3.605
n7687.in[0] (.names)                                             1.014     4.619
n7687.out[0] (.names)                                            0.261     4.880
n8490.in[0] (.names)                                             1.014     5.894
n8490.out[0] (.names)                                            0.261     6.155
n7365.in[0] (.names)                                             1.014     7.169
n7365.out[0] (.names)                                            0.261     7.430
n8492.in[0] (.names)                                             1.014     8.444
n8492.out[0] (.names)                                            0.261     8.705
n8061.in[1] (.names)                                             1.014     9.719
n8061.out[0] (.names)                                            0.261     9.980
n8512.in[0] (.names)                                             1.014    10.993
n8512.out[0] (.names)                                            0.261    11.254
n7632.in[0] (.names)                                             1.014    12.268
n7632.out[0] (.names)                                            0.261    12.529
n8486.in[0] (.names)                                             1.014    13.543
n8486.out[0] (.names)                                            0.261    13.804
n4212.in[3] (.names)                                             1.014    14.818
n4212.out[0] (.names)                                            0.261    15.079
n7884.in[0] (.names)                                             1.014    16.093
n7884.out[0] (.names)                                            0.261    16.354
n8487.in[0] (.names)                                             1.014    17.367
n8487.out[0] (.names)                                            0.261    17.628
n10242.in[0] (.names)                                            1.014    18.642
n10242.out[0] (.names)                                           0.261    18.903
n10274.in[0] (.names)                                            1.014    19.917
n10274.out[0] (.names)                                           0.261    20.178
n10273.in[0] (.names)                                            1.014    21.192
n10273.out[0] (.names)                                           0.261    21.453
n10265.in[0] (.names)                                            1.014    22.467
n10265.out[0] (.names)                                           0.261    22.728
n10266.in[0] (.names)                                            1.014    23.742
n10266.out[0] (.names)                                           0.261    24.003
n10268.in[2] (.names)                                            1.014    25.016
n10268.out[0] (.names)                                           0.261    25.277
n10271.in[1] (.names)                                            1.014    26.291
n10271.out[0] (.names)                                           0.261    26.552
n3356.in[0] (.names)                                             1.014    27.566
n3356.out[0] (.names)                                            0.261    27.827
n4474.in[1] (.names)                                             1.014    28.841
n4474.out[0] (.names)                                            0.261    29.102
n6466.in[0] (.names)                                             1.014    30.116
n6466.out[0] (.names)                                            0.261    30.377
n6439.in[2] (.names)                                             1.014    31.390
n6439.out[0] (.names)                                            0.261    31.651
n3809.in[0] (.names)                                             1.014    32.665
n3809.out[0] (.names)                                            0.261    32.926
n6473.in[1] (.names)                                             1.014    33.940
n6473.out[0] (.names)                                            0.261    34.201
n6234.in[0] (.names)                                             1.014    35.215
n6234.out[0] (.names)                                            0.261    35.476
n6438.in[0] (.names)                                             1.014    36.490
n6438.out[0] (.names)                                            0.261    36.751
n6417.in[0] (.names)                                             1.014    37.765
n6417.out[0] (.names)                                            0.261    38.026
n6443.in[2] (.names)                                             1.014    39.039
n6443.out[0] (.names)                                            0.261    39.300
n6445.in[0] (.names)                                             1.014    40.314
n6445.out[0] (.names)                                            0.261    40.575
n6446.in[0] (.names)                                             1.014    41.589
n6446.out[0] (.names)                                            0.261    41.850
n6155.in[3] (.names)                                             1.014    42.864
n6155.out[0] (.names)                                            0.261    43.125
n5114.in[2] (.names)                                             1.014    44.139
n5114.out[0] (.names)                                            0.261    44.400
n6470.in[1] (.names)                                             1.014    45.413
n6470.out[0] (.names)                                            0.261    45.674
n7512.in[1] (.names)                                             1.014    46.688
n7512.out[0] (.names)                                            0.261    46.949
n5106.in[3] (.names)                                             1.014    47.963
n5106.out[0] (.names)                                            0.261    48.224
n3351.in[0] (.names)                                             1.014    49.238
n3351.out[0] (.names)                                            0.261    49.499
n3776.in[0] (.names)                                             1.014    50.513
n3776.out[0] (.names)                                            0.261    50.774
n7421.in[0] (.names)                                             1.014    51.787
n7421.out[0] (.names)                                            0.261    52.048
n7422.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n4429.Q[0] (.latch clocked by pclk)
Endpoint  : n10110.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4429.clk[0] (.latch)                                            1.014     1.014
n4429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11472.in[0] (.names)                                            1.014     2.070
n11472.out[0] (.names)                                           0.261     2.331
n6261.in[0] (.names)                                             1.014     3.344
n6261.out[0] (.names)                                            0.261     3.605
n11482.in[0] (.names)                                            1.014     4.619
n11482.out[0] (.names)                                           0.261     4.880
n11483.in[0] (.names)                                            1.014     5.894
n11483.out[0] (.names)                                           0.261     6.155
n4709.in[0] (.names)                                             1.014     7.169
n4709.out[0] (.names)                                            0.261     7.430
n11484.in[0] (.names)                                            1.014     8.444
n11484.out[0] (.names)                                           0.261     8.705
n11485.in[0] (.names)                                            1.014     9.719
n11485.out[0] (.names)                                           0.261     9.980
n11487.in[1] (.names)                                            1.014    10.993
n11487.out[0] (.names)                                           0.261    11.254
n11489.in[0] (.names)                                            1.014    12.268
n11489.out[0] (.names)                                           0.261    12.529
n11572.in[1] (.names)                                            1.014    13.543
n11572.out[0] (.names)                                           0.261    13.804
n11573.in[1] (.names)                                            1.014    14.818
n11573.out[0] (.names)                                           0.261    15.079
n11577.in[1] (.names)                                            1.014    16.093
n11577.out[0] (.names)                                           0.261    16.354
n11588.in[0] (.names)                                            1.014    17.367
n11588.out[0] (.names)                                           0.261    17.628
n11590.in[0] (.names)                                            1.014    18.642
n11590.out[0] (.names)                                           0.261    18.903
n3616.in[1] (.names)                                             1.014    19.917
n3616.out[0] (.names)                                            0.261    20.178
n11594.in[0] (.names)                                            1.014    21.192
n11594.out[0] (.names)                                           0.261    21.453
n11570.in[0] (.names)                                            1.014    22.467
n11570.out[0] (.names)                                           0.261    22.728
n10117.in[0] (.names)                                            1.014    23.742
n10117.out[0] (.names)                                           0.261    24.003
n11350.in[0] (.names)                                            1.014    25.016
n11350.out[0] (.names)                                           0.261    25.277
n11339.in[0] (.names)                                            1.014    26.291
n11339.out[0] (.names)                                           0.261    26.552
n11272.in[2] (.names)                                            1.014    27.566
n11272.out[0] (.names)                                           0.261    27.827
n11342.in[1] (.names)                                            1.014    28.841
n11342.out[0] (.names)                                           0.261    29.102
n11343.in[1] (.names)                                            1.014    30.116
n11343.out[0] (.names)                                           0.261    30.377
n11344.in[0] (.names)                                            1.014    31.390
n11344.out[0] (.names)                                           0.261    31.651
n3381.in[0] (.names)                                             1.014    32.665
n3381.out[0] (.names)                                            0.261    32.926
n11581.in[1] (.names)                                            1.014    33.940
n11581.out[0] (.names)                                           0.261    34.201
n11582.in[0] (.names)                                            1.014    35.215
n11582.out[0] (.names)                                           0.261    35.476
n3822.in[1] (.names)                                             1.014    36.490
n3822.out[0] (.names)                                            0.261    36.751
n10127.in[0] (.names)                                            1.014    37.765
n10127.out[0] (.names)                                           0.261    38.026
n4991.in[0] (.names)                                             1.014    39.039
n4991.out[0] (.names)                                            0.261    39.300
n11591.in[0] (.names)                                            1.014    40.314
n11591.out[0] (.names)                                           0.261    40.575
n11592.in[0] (.names)                                            1.014    41.589
n11592.out[0] (.names)                                           0.261    41.850
n4555.in[2] (.names)                                             1.014    42.864
n4555.out[0] (.names)                                            0.261    43.125
n10111.in[1] (.names)                                            1.014    44.139
n10111.out[0] (.names)                                           0.261    44.400
n4031.in[0] (.names)                                             1.014    45.413
n4031.out[0] (.names)                                            0.261    45.674
n3607.in[0] (.names)                                             1.014    46.688
n3607.out[0] (.names)                                            0.261    46.949
n11597.in[0] (.names)                                            1.014    47.963
n11597.out[0] (.names)                                           0.261    48.224
n3714.in[1] (.names)                                             1.014    49.238
n3714.out[0] (.names)                                            0.261    49.499
n4275.in[0] (.names)                                             1.014    50.513
n4275.out[0] (.names)                                            0.261    50.774
n10109.in[0] (.names)                                            1.014    51.787
n10109.out[0] (.names)                                           0.261    52.048
n10110.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10110.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n4887.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9696.in[0] (.names)                                             1.014    39.039
n9696.out[0] (.names)                                            0.261    39.300
n9734.in[0] (.names)                                             1.014    40.314
n9734.out[0] (.names)                                            0.261    40.575
n9788.in[2] (.names)                                             1.014    41.589
n9788.out[0] (.names)                                            0.261    41.850
n9771.in[0] (.names)                                             1.014    42.864
n9771.out[0] (.names)                                            0.261    43.125
n6801.in[0] (.names)                                             1.014    44.139
n6801.out[0] (.names)                                            0.261    44.400
n6697.in[2] (.names)                                             1.014    45.413
n6697.out[0] (.names)                                            0.261    45.674
n6738.in[0] (.names)                                             1.014    46.688
n6738.out[0] (.names)                                            0.261    46.949
n6709.in[0] (.names)                                             1.014    47.963
n6709.out[0] (.names)                                            0.261    48.224
n3836.in[0] (.names)                                             1.014    49.238
n3836.out[0] (.names)                                            0.261    49.499
n6699.in[1] (.names)                                             1.014    50.513
n6699.out[0] (.names)                                            0.261    50.774
n4886.in[1] (.names)                                             1.014    51.787
n4886.out[0] (.names)                                            0.261    52.048
n4887.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4887.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n6740.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9696.in[0] (.names)                                             1.014    39.039
n9696.out[0] (.names)                                            0.261    39.300
n9734.in[0] (.names)                                             1.014    40.314
n9734.out[0] (.names)                                            0.261    40.575
n9788.in[2] (.names)                                             1.014    41.589
n9788.out[0] (.names)                                            0.261    41.850
n9771.in[0] (.names)                                             1.014    42.864
n9771.out[0] (.names)                                            0.261    43.125
n6801.in[0] (.names)                                             1.014    44.139
n6801.out[0] (.names)                                            0.261    44.400
n6697.in[2] (.names)                                             1.014    45.413
n6697.out[0] (.names)                                            0.261    45.674
n6738.in[0] (.names)                                             1.014    46.688
n6738.out[0] (.names)                                            0.261    46.949
n6709.in[0] (.names)                                             1.014    47.963
n6709.out[0] (.names)                                            0.261    48.224
n6756.in[2] (.names)                                             1.014    49.238
n6756.out[0] (.names)                                            0.261    49.499
n4346.in[1] (.names)                                             1.014    50.513
n4346.out[0] (.names)                                            0.261    50.774
n6739.in[0] (.names)                                             1.014    51.787
n6739.out[0] (.names)                                            0.261    52.048
n6740.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6740.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n11879.Q[0] (.latch clocked by pclk)
Endpoint  : n5033.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11879.clk[0] (.latch)                                           1.014     1.014
n11879.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12312.in[1] (.names)                                            1.014     2.070
n12312.out[0] (.names)                                           0.261     2.331
n4692.in[3] (.names)                                             1.014     3.344
n4692.out[0] (.names)                                            0.261     3.605
n8916.in[1] (.names)                                             1.014     4.619
n8916.out[0] (.names)                                            0.261     4.880
n4158.in[0] (.names)                                             1.014     5.894
n4158.out[0] (.names)                                            0.261     6.155
n8918.in[0] (.names)                                             1.014     7.169
n8918.out[0] (.names)                                            0.261     7.430
n8919.in[0] (.names)                                             1.014     8.444
n8919.out[0] (.names)                                            0.261     8.705
n6908.in[0] (.names)                                             1.014     9.719
n6908.out[0] (.names)                                            0.261     9.980
n6909.in[0] (.names)                                             1.014    10.993
n6909.out[0] (.names)                                            0.261    11.254
n6916.in[1] (.names)                                             1.014    12.268
n6916.out[0] (.names)                                            0.261    12.529
n6917.in[0] (.names)                                             1.014    13.543
n6917.out[0] (.names)                                            0.261    13.804
n6918.in[0] (.names)                                             1.014    14.818
n6918.out[0] (.names)                                            0.261    15.079
n3831.in[0] (.names)                                             1.014    16.093
n3831.out[0] (.names)                                            0.261    16.354
n6920.in[0] (.names)                                             1.014    17.367
n6920.out[0] (.names)                                            0.261    17.628
n6983.in[1] (.names)                                             1.014    18.642
n6983.out[0] (.names)                                            0.261    18.903
n6985.in[0] (.names)                                             1.014    19.917
n6985.out[0] (.names)                                            0.261    20.178
n7007.in[0] (.names)                                             1.014    21.192
n7007.out[0] (.names)                                            0.261    21.453
n7008.in[0] (.names)                                             1.014    22.467
n7008.out[0] (.names)                                            0.261    22.728
n7009.in[0] (.names)                                             1.014    23.742
n7009.out[0] (.names)                                            0.261    24.003
n6720.in[1] (.names)                                             1.014    25.016
n6720.out[0] (.names)                                            0.261    25.277
n7089.in[2] (.names)                                             1.014    26.291
n7089.out[0] (.names)                                            0.261    26.552
n6765.in[1] (.names)                                             1.014    27.566
n6765.out[0] (.names)                                            0.261    27.827
n7091.in[0] (.names)                                             1.014    28.841
n7091.out[0] (.names)                                            0.261    29.102
n7097.in[0] (.names)                                             1.014    30.116
n7097.out[0] (.names)                                            0.261    30.377
n6645.in[2] (.names)                                             1.014    31.390
n6645.out[0] (.names)                                            0.261    31.651
n7104.in[0] (.names)                                             1.014    32.665
n7104.out[0] (.names)                                            0.261    32.926
n6986.in[1] (.names)                                             1.014    33.940
n6986.out[0] (.names)                                            0.261    34.201
n7114.in[0] (.names)                                             1.014    35.215
n7114.out[0] (.names)                                            0.261    35.476
n5086.in[0] (.names)                                             1.014    36.490
n5086.out[0] (.names)                                            0.261    36.751
n7093.in[0] (.names)                                             1.014    37.765
n7093.out[0] (.names)                                            0.261    38.026
n6763.in[0] (.names)                                             1.014    39.039
n6763.out[0] (.names)                                            0.261    39.300
n6621.in[0] (.names)                                             1.014    40.314
n6621.out[0] (.names)                                            0.261    40.575
n7094.in[0] (.names)                                             1.014    41.589
n7094.out[0] (.names)                                            0.261    41.850
n7102.in[0] (.names)                                             1.014    42.864
n7102.out[0] (.names)                                            0.261    43.125
n7095.in[2] (.names)                                             1.014    44.139
n7095.out[0] (.names)                                            0.261    44.400
n7105.in[1] (.names)                                             1.014    45.413
n7105.out[0] (.names)                                            0.261    45.674
n6689.in[0] (.names)                                             1.014    46.688
n6689.out[0] (.names)                                            0.261    46.949
n6762.in[3] (.names)                                             1.014    47.963
n6762.out[0] (.names)                                            0.261    48.224
n6657.in[0] (.names)                                             1.014    49.238
n6657.out[0] (.names)                                            0.261    49.499
n5010.in[2] (.names)                                             1.014    50.513
n5010.out[0] (.names)                                            0.261    50.774
n5032.in[0] (.names)                                             1.014    51.787
n5032.out[0] (.names)                                            0.261    52.048
n5033.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5033.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n11879.Q[0] (.latch clocked by pclk)
Endpoint  : n6764.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11879.clk[0] (.latch)                                           1.014     1.014
n11879.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12312.in[1] (.names)                                            1.014     2.070
n12312.out[0] (.names)                                           0.261     2.331
n4692.in[3] (.names)                                             1.014     3.344
n4692.out[0] (.names)                                            0.261     3.605
n8916.in[1] (.names)                                             1.014     4.619
n8916.out[0] (.names)                                            0.261     4.880
n4158.in[0] (.names)                                             1.014     5.894
n4158.out[0] (.names)                                            0.261     6.155
n8918.in[0] (.names)                                             1.014     7.169
n8918.out[0] (.names)                                            0.261     7.430
n8919.in[0] (.names)                                             1.014     8.444
n8919.out[0] (.names)                                            0.261     8.705
n6908.in[0] (.names)                                             1.014     9.719
n6908.out[0] (.names)                                            0.261     9.980
n6909.in[0] (.names)                                             1.014    10.993
n6909.out[0] (.names)                                            0.261    11.254
n6916.in[1] (.names)                                             1.014    12.268
n6916.out[0] (.names)                                            0.261    12.529
n6917.in[0] (.names)                                             1.014    13.543
n6917.out[0] (.names)                                            0.261    13.804
n6918.in[0] (.names)                                             1.014    14.818
n6918.out[0] (.names)                                            0.261    15.079
n3831.in[0] (.names)                                             1.014    16.093
n3831.out[0] (.names)                                            0.261    16.354
n6920.in[0] (.names)                                             1.014    17.367
n6920.out[0] (.names)                                            0.261    17.628
n6983.in[1] (.names)                                             1.014    18.642
n6983.out[0] (.names)                                            0.261    18.903
n6985.in[0] (.names)                                             1.014    19.917
n6985.out[0] (.names)                                            0.261    20.178
n7007.in[0] (.names)                                             1.014    21.192
n7007.out[0] (.names)                                            0.261    21.453
n7008.in[0] (.names)                                             1.014    22.467
n7008.out[0] (.names)                                            0.261    22.728
n7009.in[0] (.names)                                             1.014    23.742
n7009.out[0] (.names)                                            0.261    24.003
n6720.in[1] (.names)                                             1.014    25.016
n6720.out[0] (.names)                                            0.261    25.277
n7089.in[2] (.names)                                             1.014    26.291
n7089.out[0] (.names)                                            0.261    26.552
n6765.in[1] (.names)                                             1.014    27.566
n6765.out[0] (.names)                                            0.261    27.827
n7091.in[0] (.names)                                             1.014    28.841
n7091.out[0] (.names)                                            0.261    29.102
n7097.in[0] (.names)                                             1.014    30.116
n7097.out[0] (.names)                                            0.261    30.377
n6645.in[2] (.names)                                             1.014    31.390
n6645.out[0] (.names)                                            0.261    31.651
n7104.in[0] (.names)                                             1.014    32.665
n7104.out[0] (.names)                                            0.261    32.926
n6986.in[1] (.names)                                             1.014    33.940
n6986.out[0] (.names)                                            0.261    34.201
n7114.in[0] (.names)                                             1.014    35.215
n7114.out[0] (.names)                                            0.261    35.476
n5086.in[0] (.names)                                             1.014    36.490
n5086.out[0] (.names)                                            0.261    36.751
n7093.in[0] (.names)                                             1.014    37.765
n7093.out[0] (.names)                                            0.261    38.026
n6763.in[0] (.names)                                             1.014    39.039
n6763.out[0] (.names)                                            0.261    39.300
n6621.in[0] (.names)                                             1.014    40.314
n6621.out[0] (.names)                                            0.261    40.575
n7094.in[0] (.names)                                             1.014    41.589
n7094.out[0] (.names)                                            0.261    41.850
n7102.in[0] (.names)                                             1.014    42.864
n7102.out[0] (.names)                                            0.261    43.125
n7095.in[2] (.names)                                             1.014    44.139
n7095.out[0] (.names)                                            0.261    44.400
n7105.in[1] (.names)                                             1.014    45.413
n7105.out[0] (.names)                                            0.261    45.674
n6689.in[0] (.names)                                             1.014    46.688
n6689.out[0] (.names)                                            0.261    46.949
n6762.in[3] (.names)                                             1.014    47.963
n6762.out[0] (.names)                                            0.261    48.224
n6657.in[0] (.names)                                             1.014    49.238
n6657.out[0] (.names)                                            0.261    49.499
n5010.in[2] (.names)                                             1.014    50.513
n5010.out[0] (.names)                                            0.261    50.774
n5032.in[0] (.names)                                             1.014    51.787
n5032.out[0] (.names)                                            0.261    52.048
n6764.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6764.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n5287.Q[0] (.latch clocked by pclk)
Endpoint  : n5183.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5287.clk[0] (.latch)                                            1.014     1.014
n5287.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5288.in[0] (.names)                                             1.014     2.070
n5288.out[0] (.names)                                            0.261     2.331
n5279.in[0] (.names)                                             1.014     3.344
n5279.out[0] (.names)                                            0.261     3.605
n5280.in[0] (.names)                                             1.014     4.619
n5280.out[0] (.names)                                            0.261     4.880
n5359.in[0] (.names)                                             1.014     5.894
n5359.out[0] (.names)                                            0.261     6.155
n5361.in[0] (.names)                                             1.014     7.169
n5361.out[0] (.names)                                            0.261     7.430
n5364.in[0] (.names)                                             1.014     8.444
n5364.out[0] (.names)                                            0.261     8.705
n4656.in[0] (.names)                                             1.014     9.719
n4656.out[0] (.names)                                            0.261     9.980
n5366.in[0] (.names)                                             1.014    10.993
n5366.out[0] (.names)                                            0.261    11.254
n5436.in[0] (.names)                                             1.014    12.268
n5436.out[0] (.names)                                            0.261    12.529
n5442.in[1] (.names)                                             1.014    13.543
n5442.out[0] (.names)                                            0.261    13.804
n5443.in[0] (.names)                                             1.014    14.818
n5443.out[0] (.names)                                            0.261    15.079
n5446.in[2] (.names)                                             1.014    16.093
n5446.out[0] (.names)                                            0.261    16.354
n5447.in[0] (.names)                                             1.014    17.367
n5447.out[0] (.names)                                            0.261    17.628
n5448.in[0] (.names)                                             1.014    18.642
n5448.out[0] (.names)                                            0.261    18.903
n5519.in[1] (.names)                                             1.014    19.917
n5519.out[0] (.names)                                            0.261    20.178
n5521.in[1] (.names)                                             1.014    21.192
n5521.out[0] (.names)                                            0.261    21.453
n5522.in[0] (.names)                                             1.014    22.467
n5522.out[0] (.names)                                            0.261    22.728
n3333.in[0] (.names)                                             1.014    23.742
n3333.out[0] (.names)                                            0.261    24.003
n5549.in[0] (.names)                                             1.014    25.016
n5549.out[0] (.names)                                            0.261    25.277
n5550.in[0] (.names)                                             1.014    26.291
n5550.out[0] (.names)                                            0.261    26.552
n5626.in[1] (.names)                                             1.014    27.566
n5626.out[0] (.names)                                            0.261    27.827
n5632.in[0] (.names)                                             1.014    28.841
n5632.out[0] (.names)                                            0.261    29.102
n5633.in[0] (.names)                                             1.014    30.116
n5633.out[0] (.names)                                            0.261    30.377
n5634.in[0] (.names)                                             1.014    31.390
n5634.out[0] (.names)                                            0.261    31.651
n4769.in[2] (.names)                                             1.014    32.665
n4769.out[0] (.names)                                            0.261    32.926
n5733.in[0] (.names)                                             1.014    33.940
n5733.out[0] (.names)                                            0.261    34.201
n5749.in[0] (.names)                                             1.014    35.215
n5749.out[0] (.names)                                            0.261    35.476
n5718.in[2] (.names)                                             1.014    36.490
n5718.out[0] (.names)                                            0.261    36.751
n5224.in[0] (.names)                                             1.014    37.765
n5224.out[0] (.names)                                            0.261    38.026
n5754.in[0] (.names)                                             1.014    39.039
n5754.out[0] (.names)                                            0.261    39.300
n6042.in[2] (.names)                                             1.014    40.314
n6042.out[0] (.names)                                            0.261    40.575
n5429.in[0] (.names)                                             1.014    41.589
n5429.out[0] (.names)                                            0.261    41.850
n5807.in[0] (.names)                                             1.014    42.864
n5807.out[0] (.names)                                            0.261    43.125
n5810.in[0] (.names)                                             1.014    44.139
n5810.out[0] (.names)                                            0.261    44.400
n3753.in[2] (.names)                                             1.014    45.413
n3753.out[0] (.names)                                            0.261    45.674
n5532.in[0] (.names)                                             1.014    46.688
n5532.out[0] (.names)                                            0.261    46.949
n3717.in[0] (.names)                                             1.014    47.963
n3717.out[0] (.names)                                            0.261    48.224
n5509.in[2] (.names)                                             1.014    49.238
n5509.out[0] (.names)                                            0.261    49.499
n5536.in[0] (.names)                                             1.014    50.513
n5536.out[0] (.names)                                            0.261    50.774
n5182.in[0] (.names)                                             1.014    51.787
n5182.out[0] (.names)                                            0.261    52.048
n5183.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5183.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n10438.Q[0] (.latch clocked by pclk)
Endpoint  : n10134.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10438.clk[0] (.latch)                                           1.014     1.014
n10438.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11381.in[1] (.names)                                            1.014     2.070
n11381.out[0] (.names)                                           0.261     2.331
n11382.in[0] (.names)                                            1.014     3.344
n11382.out[0] (.names)                                           0.261     3.605
n4167.in[0] (.names)                                             1.014     4.619
n4167.out[0] (.names)                                            0.261     4.880
n11388.in[1] (.names)                                            1.014     5.894
n11388.out[0] (.names)                                           0.261     6.155
n11389.in[0] (.names)                                            1.014     7.169
n11389.out[0] (.names)                                           0.261     7.430
n11415.in[1] (.names)                                            1.014     8.444
n11415.out[0] (.names)                                           0.261     8.705
n11452.in[0] (.names)                                            1.014     9.719
n11452.out[0] (.names)                                           0.261     9.980
n11449.in[1] (.names)                                            1.014    10.993
n11449.out[0] (.names)                                           0.261    11.254
n11451.in[0] (.names)                                            1.014    12.268
n11451.out[0] (.names)                                           0.261    12.529
n11458.in[2] (.names)                                            1.014    13.543
n11458.out[0] (.names)                                           0.261    13.804
n11459.in[1] (.names)                                            1.014    14.818
n11459.out[0] (.names)                                           0.261    15.079
n11494.in[2] (.names)                                            1.014    16.093
n11494.out[0] (.names)                                           0.261    16.354
n11505.in[2] (.names)                                            1.014    17.367
n11505.out[0] (.names)                                           0.261    17.628
n11506.in[0] (.names)                                            1.014    18.642
n11506.out[0] (.names)                                           0.261    18.903
n11507.in[0] (.names)                                            1.014    19.917
n11507.out[0] (.names)                                           0.261    20.178
n10085.in[1] (.names)                                            1.014    21.192
n10085.out[0] (.names)                                           0.261    21.453
n11512.in[1] (.names)                                            1.014    22.467
n11512.out[0] (.names)                                           0.261    22.728
n11522.in[1] (.names)                                            1.014    23.742
n11522.out[0] (.names)                                           0.261    24.003
n10207.in[0] (.names)                                            1.014    25.016
n10207.out[0] (.names)                                           0.261    25.277
n10208.in[3] (.names)                                            1.014    26.291
n10208.out[0] (.names)                                           0.261    26.552
n4586.in[1] (.names)                                             1.014    27.566
n4586.out[0] (.names)                                            0.261    27.827
n10229.in[0] (.names)                                            1.014    28.841
n10229.out[0] (.names)                                           0.261    29.102
n10230.in[1] (.names)                                            1.014    30.116
n10230.out[0] (.names)                                           0.261    30.377
n10161.in[0] (.names)                                            1.014    31.390
n10161.out[0] (.names)                                           0.261    31.651
n10234.in[1] (.names)                                            1.014    32.665
n10234.out[0] (.names)                                           0.261    32.926
n11251.in[1] (.names)                                            1.014    33.940
n11251.out[0] (.names)                                           0.261    34.201
n11255.in[0] (.names)                                            1.014    35.215
n11255.out[0] (.names)                                           0.261    35.476
n11260.in[1] (.names)                                            1.014    36.490
n11260.out[0] (.names)                                           0.261    36.751
n11271.in[0] (.names)                                            1.014    37.765
n11271.out[0] (.names)                                           0.261    38.026
n3397.in[3] (.names)                                             1.014    39.039
n3397.out[0] (.names)                                            0.261    39.300
n11453.in[0] (.names)                                            1.014    40.314
n11453.out[0] (.names)                                           0.261    40.575
n11454.in[0] (.names)                                            1.014    41.589
n11454.out[0] (.names)                                           0.261    41.850
n11461.in[2] (.names)                                            1.014    42.864
n11461.out[0] (.names)                                           0.261    43.125
n11063.in[0] (.names)                                            1.014    44.139
n11063.out[0] (.names)                                           0.261    44.400
n11065.in[0] (.names)                                            1.014    45.413
n11065.out[0] (.names)                                           0.261    45.674
n11067.in[1] (.names)                                            1.014    46.688
n11067.out[0] (.names)                                           0.261    46.949
n10564.in[0] (.names)                                            1.014    47.963
n10564.out[0] (.names)                                           0.261    48.224
n11180.in[0] (.names)                                            1.014    49.238
n11180.out[0] (.names)                                           0.261    49.499
n3796.in[1] (.names)                                             1.014    50.513
n3796.out[0] (.names)                                            0.261    50.774
n10133.in[1] (.names)                                            1.014    51.787
n10133.out[0] (.names)                                           0.261    52.048
n10134.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10134.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n5520.Q[0] (.latch clocked by pclk)
Endpoint  : n7302.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5520.clk[0] (.latch)                                            1.014     1.014
n5520.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5556.in[0] (.names)                                             1.014     2.070
n5556.out[0] (.names)                                            0.261     2.331
n5877.in[1] (.names)                                             1.014     3.344
n5877.out[0] (.names)                                            0.261     3.605
n5878.in[0] (.names)                                             1.014     4.619
n5878.out[0] (.names)                                            0.261     4.880
n5879.in[1] (.names)                                             1.014     5.894
n5879.out[0] (.names)                                            0.261     6.155
n5880.in[0] (.names)                                             1.014     7.169
n5880.out[0] (.names)                                            0.261     7.430
n5735.in[0] (.names)                                             1.014     8.444
n5735.out[0] (.names)                                            0.261     8.705
n5736.in[0] (.names)                                             1.014     9.719
n5736.out[0] (.names)                                            0.261     9.980
n5737.in[2] (.names)                                             1.014    10.993
n5737.out[0] (.names)                                            0.261    11.254
n5824.in[2] (.names)                                             1.014    12.268
n5824.out[0] (.names)                                            0.261    12.529
n5814.in[0] (.names)                                             1.014    13.543
n5814.out[0] (.names)                                            0.261    13.804
n5815.in[3] (.names)                                             1.014    14.818
n5815.out[0] (.names)                                            0.261    15.079
n5795.in[0] (.names)                                             1.014    16.093
n5795.out[0] (.names)                                            0.261    16.354
n5816.in[0] (.names)                                             1.014    17.367
n5816.out[0] (.names)                                            0.261    17.628
n5817.in[0] (.names)                                             1.014    18.642
n5817.out[0] (.names)                                            0.261    18.903
n5820.in[2] (.names)                                             1.014    19.917
n5820.out[0] (.names)                                            0.261    20.178
n5773.in[2] (.names)                                             1.014    21.192
n5773.out[0] (.names)                                            0.261    21.453
n5822.in[1] (.names)                                             1.014    22.467
n5822.out[0] (.names)                                            0.261    22.728
n5823.in[1] (.names)                                             1.014    23.742
n5823.out[0] (.names)                                            0.261    24.003
n4487.in[1] (.names)                                             1.014    25.016
n4487.out[0] (.names)                                            0.261    25.277
n4431.in[0] (.names)                                             1.014    26.291
n4431.out[0] (.names)                                            0.261    26.552
n5826.in[0] (.names)                                             1.014    27.566
n5826.out[0] (.names)                                            0.261    27.827
n5809.in[0] (.names)                                             1.014    28.841
n5809.out[0] (.names)                                            0.261    29.102
n5827.in[0] (.names)                                             1.014    30.116
n5827.out[0] (.names)                                            0.261    30.377
n9464.in[0] (.names)                                             1.014    31.390
n9464.out[0] (.names)                                            0.261    31.651
n9465.in[1] (.names)                                             1.014    32.665
n9465.out[0] (.names)                                            0.261    32.926
n9469.in[1] (.names)                                             1.014    33.940
n9469.out[0] (.names)                                            0.261    34.201
n9470.in[0] (.names)                                             1.014    35.215
n9470.out[0] (.names)                                            0.261    35.476
n9483.in[0] (.names)                                             1.014    36.490
n9483.out[0] (.names)                                            0.261    36.751
n3900.in[0] (.names)                                             1.014    37.765
n3900.out[0] (.names)                                            0.261    38.026
n9475.in[1] (.names)                                             1.014    39.039
n9475.out[0] (.names)                                            0.261    39.300
n9445.in[0] (.names)                                             1.014    40.314
n9445.out[0] (.names)                                            0.261    40.575
n9484.in[0] (.names)                                             1.014    41.589
n9484.out[0] (.names)                                            0.261    41.850
n7711.in[1] (.names)                                             1.014    42.864
n7711.out[0] (.names)                                            0.261    43.125
n9948.in[2] (.names)                                             1.014    44.139
n9948.out[0] (.names)                                            0.261    44.400
n9929.in[1] (.names)                                             1.014    45.413
n9929.out[0] (.names)                                            0.261    45.674
n9638.in[0] (.names)                                             1.014    46.688
n9638.out[0] (.names)                                            0.261    46.949
n9640.in[0] (.names)                                             1.014    47.963
n9640.out[0] (.names)                                            0.261    48.224
n9769.in[1] (.names)                                             1.014    49.238
n9769.out[0] (.names)                                            0.261    49.499
n3472.in[3] (.names)                                             1.014    50.513
n3472.out[0] (.names)                                            0.261    50.774
n7301.in[1] (.names)                                             1.014    51.787
n7301.out[0] (.names)                                            0.261    52.048
n7302.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7302.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n3661.Q[0] (.latch clocked by pclk)
Endpoint  : n5191.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3661.clk[0] (.latch)                                            1.014     1.014
n3661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6413.in[0] (.names)                                             1.014     2.070
n6413.out[0] (.names)                                            0.261     2.331
n6414.in[0] (.names)                                             1.014     3.344
n6414.out[0] (.names)                                            0.261     3.605
n6416.in[0] (.names)                                             1.014     4.619
n6416.out[0] (.names)                                            0.261     4.880
n6422.in[3] (.names)                                             1.014     5.894
n6422.out[0] (.names)                                            0.261     6.155
n6096.in[2] (.names)                                             1.014     7.169
n6096.out[0] (.names)                                            0.261     7.430
n4740.in[0] (.names)                                             1.014     8.444
n4740.out[0] (.names)                                            0.261     8.705
n6078.in[0] (.names)                                             1.014     9.719
n6078.out[0] (.names)                                            0.261     9.980
n6079.in[3] (.names)                                             1.014    10.993
n6079.out[0] (.names)                                            0.261    11.254
n6082.in[1] (.names)                                             1.014    12.268
n6082.out[0] (.names)                                            0.261    12.529
n6083.in[0] (.names)                                             1.014    13.543
n6083.out[0] (.names)                                            0.261    13.804
n6084.in[0] (.names)                                             1.014    14.818
n6084.out[0] (.names)                                            0.261    15.079
n5380.in[1] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5374.in[0] (.names)                                             1.014    18.642
n5374.out[0] (.names)                                            0.261    18.903
n3793.in[3] (.names)                                             1.014    19.917
n3793.out[0] (.names)                                            0.261    20.178
n5387.in[0] (.names)                                             1.014    21.192
n5387.out[0] (.names)                                            0.261    21.453
n5388.in[0] (.names)                                             1.014    22.467
n5388.out[0] (.names)                                            0.261    22.728
n5463.in[1] (.names)                                             1.014    23.742
n5463.out[0] (.names)                                            0.261    24.003
n4491.in[1] (.names)                                             1.014    25.016
n4491.out[0] (.names)                                            0.261    25.277
n3693.in[2] (.names)                                             1.014    26.291
n3693.out[0] (.names)                                            0.261    26.552
n5456.in[0] (.names)                                             1.014    27.566
n5456.out[0] (.names)                                            0.261    27.827
n4077.in[1] (.names)                                             1.014    28.841
n4077.out[0] (.names)                                            0.261    29.102
n3760.in[0] (.names)                                             1.014    30.116
n3760.out[0] (.names)                                            0.261    30.377
n5160.in[1] (.names)                                             1.014    31.390
n5160.out[0] (.names)                                            0.261    31.651
n5073.in[0] (.names)                                             1.014    32.665
n5073.out[0] (.names)                                            0.261    32.926
n5433.in[0] (.names)                                             1.014    33.940
n5433.out[0] (.names)                                            0.261    34.201
n5434.in[1] (.names)                                             1.014    35.215
n5434.out[0] (.names)                                            0.261    35.476
n4598.in[0] (.names)                                             1.014    36.490
n4598.out[0] (.names)                                            0.261    36.751
n3752.in[0] (.names)                                             1.014    37.765
n3752.out[0] (.names)                                            0.261    38.026
n5423.in[0] (.names)                                             1.014    39.039
n5423.out[0] (.names)                                            0.261    39.300
n5426.in[0] (.names)                                             1.014    40.314
n5426.out[0] (.names)                                            0.261    40.575
n4693.in[0] (.names)                                             1.014    41.589
n4693.out[0] (.names)                                            0.261    41.850
n5419.in[1] (.names)                                             1.014    42.864
n5419.out[0] (.names)                                            0.261    43.125
n5430.in[1] (.names)                                             1.014    44.139
n5430.out[0] (.names)                                            0.261    44.400
n5431.in[0] (.names)                                             1.014    45.413
n5431.out[0] (.names)                                            0.261    45.674
n5235.in[0] (.names)                                             1.014    46.688
n5235.out[0] (.names)                                            0.261    46.949
n5237.in[1] (.names)                                             1.014    47.963
n5237.out[0] (.names)                                            0.261    48.224
n5079.in[2] (.names)                                             1.014    49.238
n5079.out[0] (.names)                                            0.261    49.499
n5245.in[0] (.names)                                             1.014    50.513
n5245.out[0] (.names)                                            0.261    50.774
n5190.in[0] (.names)                                             1.014    51.787
n5190.out[0] (.names)                                            0.261    52.048
n5191.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5191.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n3661.Q[0] (.latch clocked by pclk)
Endpoint  : n5219.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3661.clk[0] (.latch)                                            1.014     1.014
n3661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6413.in[0] (.names)                                             1.014     2.070
n6413.out[0] (.names)                                            0.261     2.331
n6414.in[0] (.names)                                             1.014     3.344
n6414.out[0] (.names)                                            0.261     3.605
n6416.in[0] (.names)                                             1.014     4.619
n6416.out[0] (.names)                                            0.261     4.880
n6422.in[3] (.names)                                             1.014     5.894
n6422.out[0] (.names)                                            0.261     6.155
n6096.in[2] (.names)                                             1.014     7.169
n6096.out[0] (.names)                                            0.261     7.430
n4740.in[0] (.names)                                             1.014     8.444
n4740.out[0] (.names)                                            0.261     8.705
n6078.in[0] (.names)                                             1.014     9.719
n6078.out[0] (.names)                                            0.261     9.980
n6079.in[3] (.names)                                             1.014    10.993
n6079.out[0] (.names)                                            0.261    11.254
n6082.in[1] (.names)                                             1.014    12.268
n6082.out[0] (.names)                                            0.261    12.529
n6083.in[0] (.names)                                             1.014    13.543
n6083.out[0] (.names)                                            0.261    13.804
n6084.in[0] (.names)                                             1.014    14.818
n6084.out[0] (.names)                                            0.261    15.079
n5380.in[1] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5374.in[0] (.names)                                             1.014    18.642
n5374.out[0] (.names)                                            0.261    18.903
n3793.in[3] (.names)                                             1.014    19.917
n3793.out[0] (.names)                                            0.261    20.178
n5387.in[0] (.names)                                             1.014    21.192
n5387.out[0] (.names)                                            0.261    21.453
n5388.in[0] (.names)                                             1.014    22.467
n5388.out[0] (.names)                                            0.261    22.728
n5463.in[1] (.names)                                             1.014    23.742
n5463.out[0] (.names)                                            0.261    24.003
n4491.in[1] (.names)                                             1.014    25.016
n4491.out[0] (.names)                                            0.261    25.277
n3693.in[2] (.names)                                             1.014    26.291
n3693.out[0] (.names)                                            0.261    26.552
n5456.in[0] (.names)                                             1.014    27.566
n5456.out[0] (.names)                                            0.261    27.827
n4077.in[1] (.names)                                             1.014    28.841
n4077.out[0] (.names)                                            0.261    29.102
n3760.in[0] (.names)                                             1.014    30.116
n3760.out[0] (.names)                                            0.261    30.377
n5160.in[1] (.names)                                             1.014    31.390
n5160.out[0] (.names)                                            0.261    31.651
n5073.in[0] (.names)                                             1.014    32.665
n5073.out[0] (.names)                                            0.261    32.926
n5433.in[0] (.names)                                             1.014    33.940
n5433.out[0] (.names)                                            0.261    34.201
n5434.in[1] (.names)                                             1.014    35.215
n5434.out[0] (.names)                                            0.261    35.476
n4598.in[0] (.names)                                             1.014    36.490
n4598.out[0] (.names)                                            0.261    36.751
n3752.in[0] (.names)                                             1.014    37.765
n3752.out[0] (.names)                                            0.261    38.026
n5423.in[0] (.names)                                             1.014    39.039
n5423.out[0] (.names)                                            0.261    39.300
n5426.in[0] (.names)                                             1.014    40.314
n5426.out[0] (.names)                                            0.261    40.575
n3593.in[2] (.names)                                             1.014    41.589
n3593.out[0] (.names)                                            0.261    41.850
n5478.in[1] (.names)                                             1.014    42.864
n5478.out[0] (.names)                                            0.261    43.125
n5483.in[0] (.names)                                             1.014    44.139
n5483.out[0] (.names)                                            0.261    44.400
n5467.in[1] (.names)                                             1.014    45.413
n5467.out[0] (.names)                                            0.261    45.674
n5486.in[1] (.names)                                             1.014    46.688
n5486.out[0] (.names)                                            0.261    46.949
n4074.in[0] (.names)                                             1.014    47.963
n4074.out[0] (.names)                                            0.261    48.224
n5502.in[0] (.names)                                             1.014    49.238
n5502.out[0] (.names)                                            0.261    49.499
n5202.in[0] (.names)                                             1.014    50.513
n5202.out[0] (.names)                                            0.261    50.774
n5203.in[2] (.names)                                             1.014    51.787
n5203.out[0] (.names)                                            0.261    52.048
n5219.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5219.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n6449.Q[0] (.latch clocked by pclk)
Endpoint  : n10895.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6449.clk[0] (.latch)                                            1.014     1.014
n6449.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6480.in[0] (.names)                                             1.014     2.070
n6480.out[0] (.names)                                            0.261     2.331
n5629.in[0] (.names)                                             1.014     3.344
n5629.out[0] (.names)                                            0.261     3.605
n6410.in[0] (.names)                                             1.014     4.619
n6410.out[0] (.names)                                            0.261     4.880
n6482.in[0] (.names)                                             1.014     5.894
n6482.out[0] (.names)                                            0.261     6.155
n6487.in[2] (.names)                                             1.014     7.169
n6487.out[0] (.names)                                            0.261     7.430
n6492.in[0] (.names)                                             1.014     8.444
n6492.out[0] (.names)                                            0.261     8.705
n6493.in[0] (.names)                                             1.014     9.719
n6493.out[0] (.names)                                            0.261     9.980
n6496.in[0] (.names)                                             1.014    10.993
n6496.out[0] (.names)                                            0.261    11.254
n6499.in[1] (.names)                                             1.014    12.268
n6499.out[0] (.names)                                            0.261    12.529
n3578.in[0] (.names)                                             1.014    13.543
n3578.out[0] (.names)                                            0.261    13.804
n6500.in[1] (.names)                                             1.014    14.818
n6500.out[0] (.names)                                            0.261    15.079
n6514.in[1] (.names)                                             1.014    16.093
n6514.out[0] (.names)                                            0.261    16.354
n6515.in[0] (.names)                                             1.014    17.367
n6515.out[0] (.names)                                            0.261    17.628
n6326.in[1] (.names)                                             1.014    18.642
n6326.out[0] (.names)                                            0.261    18.903
n6529.in[1] (.names)                                             1.014    19.917
n6529.out[0] (.names)                                            0.261    20.178
n6526.in[0] (.names)                                             1.014    21.192
n6526.out[0] (.names)                                            0.261    21.453
n6475.in[2] (.names)                                             1.014    22.467
n6475.out[0] (.names)                                            0.261    22.728
n6477.in[0] (.names)                                             1.014    23.742
n6477.out[0] (.names)                                            0.261    24.003
n6530.in[2] (.names)                                             1.014    25.016
n6530.out[0] (.names)                                            0.261    25.277
n6531.in[0] (.names)                                             1.014    26.291
n6531.out[0] (.names)                                            0.261    26.552
n6543.in[1] (.names)                                             1.014    27.566
n6543.out[0] (.names)                                            0.261    27.827
n5786.in[2] (.names)                                             1.014    28.841
n5786.out[0] (.names)                                            0.261    29.102
n5787.in[1] (.names)                                             1.014    30.116
n5787.out[0] (.names)                                            0.261    30.377
n3759.in[0] (.names)                                             1.014    31.390
n3759.out[0] (.names)                                            0.261    31.651
n5793.in[1] (.names)                                             1.014    32.665
n5793.out[0] (.names)                                            0.261    32.926
n5779.in[1] (.names)                                             1.014    33.940
n5779.out[0] (.names)                                            0.261    34.201
n5799.in[0] (.names)                                             1.014    35.215
n5799.out[0] (.names)                                            0.261    35.476
n5800.in[0] (.names)                                             1.014    36.490
n5800.out[0] (.names)                                            0.261    36.751
n5709.in[0] (.names)                                             1.014    37.765
n5709.out[0] (.names)                                            0.261    38.026
n5711.in[2] (.names)                                             1.014    39.039
n5711.out[0] (.names)                                            0.261    39.300
n5719.in[2] (.names)                                             1.014    40.314
n5719.out[0] (.names)                                            0.261    40.575
n5720.in[1] (.names)                                             1.014    41.589
n5720.out[0] (.names)                                            0.261    41.850
n6016.in[2] (.names)                                             1.014    42.864
n6016.out[0] (.names)                                            0.261    43.125
n12846.in[1] (.names)                                            1.014    44.139
n12846.out[0] (.names)                                           0.261    44.400
n12938.in[1] (.names)                                            1.014    45.413
n12938.out[0] (.names)                                           0.261    45.674
n12939.in[1] (.names)                                            1.014    46.688
n12939.out[0] (.names)                                           0.261    46.949
n12950.in[2] (.names)                                            1.014    47.963
n12950.out[0] (.names)                                           0.261    48.224
n12956.in[0] (.names)                                            1.014    49.238
n12956.out[0] (.names)                                           0.261    49.499
n13159.in[1] (.names)                                            1.014    50.513
n13159.out[0] (.names)                                           0.261    50.774
n11831.in[1] (.names)                                            1.014    51.787
n11831.out[0] (.names)                                           0.261    52.048
n10895.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10895.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n6449.Q[0] (.latch clocked by pclk)
Endpoint  : n12434.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6449.clk[0] (.latch)                                            1.014     1.014
n6449.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6480.in[0] (.names)                                             1.014     2.070
n6480.out[0] (.names)                                            0.261     2.331
n5629.in[0] (.names)                                             1.014     3.344
n5629.out[0] (.names)                                            0.261     3.605
n6410.in[0] (.names)                                             1.014     4.619
n6410.out[0] (.names)                                            0.261     4.880
n6482.in[0] (.names)                                             1.014     5.894
n6482.out[0] (.names)                                            0.261     6.155
n6487.in[2] (.names)                                             1.014     7.169
n6487.out[0] (.names)                                            0.261     7.430
n6492.in[0] (.names)                                             1.014     8.444
n6492.out[0] (.names)                                            0.261     8.705
n6493.in[0] (.names)                                             1.014     9.719
n6493.out[0] (.names)                                            0.261     9.980
n6496.in[0] (.names)                                             1.014    10.993
n6496.out[0] (.names)                                            0.261    11.254
n6499.in[1] (.names)                                             1.014    12.268
n6499.out[0] (.names)                                            0.261    12.529
n3578.in[0] (.names)                                             1.014    13.543
n3578.out[0] (.names)                                            0.261    13.804
n6500.in[1] (.names)                                             1.014    14.818
n6500.out[0] (.names)                                            0.261    15.079
n6514.in[1] (.names)                                             1.014    16.093
n6514.out[0] (.names)                                            0.261    16.354
n6515.in[0] (.names)                                             1.014    17.367
n6515.out[0] (.names)                                            0.261    17.628
n6326.in[1] (.names)                                             1.014    18.642
n6326.out[0] (.names)                                            0.261    18.903
n6529.in[1] (.names)                                             1.014    19.917
n6529.out[0] (.names)                                            0.261    20.178
n6526.in[0] (.names)                                             1.014    21.192
n6526.out[0] (.names)                                            0.261    21.453
n6475.in[2] (.names)                                             1.014    22.467
n6475.out[0] (.names)                                            0.261    22.728
n6477.in[0] (.names)                                             1.014    23.742
n6477.out[0] (.names)                                            0.261    24.003
n6530.in[2] (.names)                                             1.014    25.016
n6530.out[0] (.names)                                            0.261    25.277
n6531.in[0] (.names)                                             1.014    26.291
n6531.out[0] (.names)                                            0.261    26.552
n6543.in[1] (.names)                                             1.014    27.566
n6543.out[0] (.names)                                            0.261    27.827
n5786.in[2] (.names)                                             1.014    28.841
n5786.out[0] (.names)                                            0.261    29.102
n5787.in[1] (.names)                                             1.014    30.116
n5787.out[0] (.names)                                            0.261    30.377
n3759.in[0] (.names)                                             1.014    31.390
n3759.out[0] (.names)                                            0.261    31.651
n5793.in[1] (.names)                                             1.014    32.665
n5793.out[0] (.names)                                            0.261    32.926
n5779.in[1] (.names)                                             1.014    33.940
n5779.out[0] (.names)                                            0.261    34.201
n5799.in[0] (.names)                                             1.014    35.215
n5799.out[0] (.names)                                            0.261    35.476
n5800.in[0] (.names)                                             1.014    36.490
n5800.out[0] (.names)                                            0.261    36.751
n5709.in[0] (.names)                                             1.014    37.765
n5709.out[0] (.names)                                            0.261    38.026
n5711.in[2] (.names)                                             1.014    39.039
n5711.out[0] (.names)                                            0.261    39.300
n5719.in[2] (.names)                                             1.014    40.314
n5719.out[0] (.names)                                            0.261    40.575
n5720.in[1] (.names)                                             1.014    41.589
n5720.out[0] (.names)                                            0.261    41.850
n6016.in[2] (.names)                                             1.014    42.864
n6016.out[0] (.names)                                            0.261    43.125
n12846.in[1] (.names)                                            1.014    44.139
n12846.out[0] (.names)                                           0.261    44.400
n12938.in[1] (.names)                                            1.014    45.413
n12938.out[0] (.names)                                           0.261    45.674
n12939.in[1] (.names)                                            1.014    46.688
n12939.out[0] (.names)                                           0.261    46.949
n12950.in[2] (.names)                                            1.014    47.963
n12950.out[0] (.names)                                           0.261    48.224
n12956.in[0] (.names)                                            1.014    49.238
n12956.out[0] (.names)                                           0.261    49.499
n13159.in[1] (.names)                                            1.014    50.513
n13159.out[0] (.names)                                           0.261    50.774
n11831.in[1] (.names)                                            1.014    51.787
n11831.out[0] (.names)                                           0.261    52.048
n12434.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12434.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n9438.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9696.in[0] (.names)                                             1.014    39.039
n9696.out[0] (.names)                                            0.261    39.300
n9734.in[0] (.names)                                             1.014    40.314
n9734.out[0] (.names)                                            0.261    40.575
n9735.in[0] (.names)                                             1.014    41.589
n9735.out[0] (.names)                                            0.261    41.850
n9606.in[0] (.names)                                             1.014    42.864
n9606.out[0] (.names)                                            0.261    43.125
n9723.in[0] (.names)                                             1.014    44.139
n9723.out[0] (.names)                                            0.261    44.400
n9524.in[0] (.names)                                             1.014    45.413
n9524.out[0] (.names)                                            0.261    45.674
n9528.in[0] (.names)                                             1.014    46.688
n9528.out[0] (.names)                                            0.261    46.949
n4819.in[1] (.names)                                             1.014    47.963
n4819.out[0] (.names)                                            0.261    48.224
n5038.in[0] (.names)                                             1.014    49.238
n5038.out[0] (.names)                                            0.261    49.499
n4054.in[0] (.names)                                             1.014    50.513
n4054.out[0] (.names)                                            0.261    50.774
n9437.in[0] (.names)                                             1.014    51.787
n9437.out[0] (.names)                                            0.261    52.048
n9438.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9438.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n4086.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9537.in[1] (.names)                                             1.014    39.039
n9537.out[0] (.names)                                            0.261    39.300
n9698.in[1] (.names)                                             1.014    40.314
n9698.out[0] (.names)                                            0.261    40.575
n9699.in[0] (.names)                                             1.014    41.589
n9699.out[0] (.names)                                            0.261    41.850
n6541.in[0] (.names)                                             1.014    42.864
n6541.out[0] (.names)                                            0.261    43.125
n9705.in[0] (.names)                                             1.014    44.139
n9705.out[0] (.names)                                            0.261    44.400
n9713.in[1] (.names)                                             1.014    45.413
n9713.out[0] (.names)                                            0.261    45.674
n9720.in[0] (.names)                                             1.014    46.688
n9720.out[0] (.names)                                            0.261    46.949
n9721.in[1] (.names)                                             1.014    47.963
n9721.out[0] (.names)                                            0.261    48.224
n8820.in[0] (.names)                                             1.014    49.238
n8820.out[0] (.names)                                            0.261    49.499
n7313.in[0] (.names)                                             1.014    50.513
n7313.out[0] (.names)                                            0.261    50.774
n9722.in[0] (.names)                                             1.014    51.787
n9722.out[0] (.names)                                            0.261    52.048
n4086.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4086.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n4905.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9537.in[1] (.names)                                             1.014    39.039
n9537.out[0] (.names)                                            0.261    39.300
n9698.in[1] (.names)                                             1.014    40.314
n9698.out[0] (.names)                                            0.261    40.575
n9699.in[0] (.names)                                             1.014    41.589
n9699.out[0] (.names)                                            0.261    41.850
n6541.in[0] (.names)                                             1.014    42.864
n6541.out[0] (.names)                                            0.261    43.125
n9705.in[0] (.names)                                             1.014    44.139
n9705.out[0] (.names)                                            0.261    44.400
n9713.in[1] (.names)                                             1.014    45.413
n9713.out[0] (.names)                                            0.261    45.674
n9720.in[0] (.names)                                             1.014    46.688
n9720.out[0] (.names)                                            0.261    46.949
n9721.in[1] (.names)                                             1.014    47.963
n9721.out[0] (.names)                                            0.261    48.224
n3586.in[2] (.names)                                             1.014    49.238
n3586.out[0] (.names)                                            0.261    49.499
n4736.in[1] (.names)                                             1.014    50.513
n4736.out[0] (.names)                                            0.261    50.774
n4904.in[0] (.names)                                             1.014    51.787
n4904.out[0] (.names)                                            0.261    52.048
n4905.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4905.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n12913.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9537.in[1] (.names)                                             1.014    39.039
n9537.out[0] (.names)                                            0.261    39.300
n9698.in[1] (.names)                                             1.014    40.314
n9698.out[0] (.names)                                            0.261    40.575
n9699.in[0] (.names)                                             1.014    41.589
n9699.out[0] (.names)                                            0.261    41.850
n6541.in[0] (.names)                                             1.014    42.864
n6541.out[0] (.names)                                            0.261    43.125
n9705.in[0] (.names)                                             1.014    44.139
n9705.out[0] (.names)                                            0.261    44.400
n9713.in[1] (.names)                                             1.014    45.413
n9713.out[0] (.names)                                            0.261    45.674
n9720.in[0] (.names)                                             1.014    46.688
n9720.out[0] (.names)                                            0.261    46.949
n13051.in[0] (.names)                                            1.014    47.963
n13051.out[0] (.names)                                           0.261    48.224
n13053.in[0] (.names)                                            1.014    49.238
n13053.out[0] (.names)                                           0.261    49.499
n13055.in[1] (.names)                                            1.014    50.513
n13055.out[0] (.names)                                           0.261    50.774
n12918.in[1] (.names)                                            1.014    51.787
n12918.out[0] (.names)                                           0.261    52.048
n12913.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12913.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n13103.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9799.in[0] (.names)                                             1.014    21.192
n9799.out[0] (.names)                                            0.261    21.453
n9800.in[1] (.names)                                             1.014    22.467
n9800.out[0] (.names)                                            0.261    22.728
n9639.in[3] (.names)                                             1.014    23.742
n9639.out[0] (.names)                                            0.261    24.003
n9801.in[0] (.names)                                             1.014    25.016
n9801.out[0] (.names)                                            0.261    25.277
n9731.in[0] (.names)                                             1.014    26.291
n9731.out[0] (.names)                                            0.261    26.552
n9741.in[0] (.names)                                             1.014    27.566
n9741.out[0] (.names)                                            0.261    27.827
n9742.in[3] (.names)                                             1.014    28.841
n9742.out[0] (.names)                                            0.261    29.102
n9610.in[0] (.names)                                             1.014    30.116
n9610.out[0] (.names)                                            0.261    30.377
n9753.in[0] (.names)                                             1.014    31.390
n9753.out[0] (.names)                                            0.261    31.651
n9718.in[0] (.names)                                             1.014    32.665
n9718.out[0] (.names)                                            0.261    32.926
n9719.in[0] (.names)                                             1.014    33.940
n9719.out[0] (.names)                                            0.261    34.201
n9692.in[0] (.names)                                             1.014    35.215
n9692.out[0] (.names)                                            0.261    35.476
n9693.in[1] (.names)                                             1.014    36.490
n9693.out[0] (.names)                                            0.261    36.751
n9695.in[0] (.names)                                             1.014    37.765
n9695.out[0] (.names)                                            0.261    38.026
n9537.in[1] (.names)                                             1.014    39.039
n9537.out[0] (.names)                                            0.261    39.300
n9698.in[1] (.names)                                             1.014    40.314
n9698.out[0] (.names)                                            0.261    40.575
n9699.in[0] (.names)                                             1.014    41.589
n9699.out[0] (.names)                                            0.261    41.850
n6541.in[0] (.names)                                             1.014    42.864
n6541.out[0] (.names)                                            0.261    43.125
n9705.in[0] (.names)                                             1.014    44.139
n9705.out[0] (.names)                                            0.261    44.400
n9713.in[1] (.names)                                             1.014    45.413
n9713.out[0] (.names)                                            0.261    45.674
n9720.in[0] (.names)                                             1.014    46.688
n9720.out[0] (.names)                                            0.261    46.949
n13051.in[0] (.names)                                            1.014    47.963
n13051.out[0] (.names)                                           0.261    48.224
n13053.in[0] (.names)                                            1.014    49.238
n13053.out[0] (.names)                                           0.261    49.499
n13055.in[1] (.names)                                            1.014    50.513
n13055.out[0] (.names)                                           0.261    50.774
n4104.in[0] (.names)                                             1.014    51.787
n4104.out[0] (.names)                                            0.261    52.048
n13103.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13103.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n3920.Q[0] (.latch clocked by pclk)
Endpoint  : n7425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3920.clk[0] (.latch)                                            1.014     1.014
n3920.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[0] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6722.in[1] (.names)                                             1.014     3.344
n6722.out[0] (.names)                                            0.261     3.605
n6729.in[0] (.names)                                             1.014     4.619
n6729.out[0] (.names)                                            0.261     4.880
n6733.in[0] (.names)                                             1.014     5.894
n6733.out[0] (.names)                                            0.261     6.155
n6734.in[0] (.names)                                             1.014     7.169
n6734.out[0] (.names)                                            0.261     7.430
n6774.in[0] (.names)                                             1.014     8.444
n6774.out[0] (.names)                                            0.261     8.705
n6777.in[1] (.names)                                             1.014     9.719
n6777.out[0] (.names)                                            0.261     9.980
n6703.in[1] (.names)                                             1.014    10.993
n6703.out[0] (.names)                                            0.261    11.254
n6704.in[2] (.names)                                             1.014    12.268
n6704.out[0] (.names)                                            0.261    12.529
n6707.in[1] (.names)                                             1.014    13.543
n6707.out[0] (.names)                                            0.261    13.804
n6708.in[0] (.names)                                             1.014    14.818
n6708.out[0] (.names)                                            0.261    15.079
n6724.in[1] (.names)                                             1.014    16.093
n6724.out[0] (.names)                                            0.261    16.354
n6810.in[0] (.names)                                             1.014    17.367
n6810.out[0] (.names)                                            0.261    17.628
n6811.in[0] (.names)                                             1.014    18.642
n6811.out[0] (.names)                                            0.261    18.903
n7175.in[0] (.names)                                             1.014    19.917
n7175.out[0] (.names)                                            0.261    20.178
n7156.in[1] (.names)                                             1.014    21.192
n7156.out[0] (.names)                                            0.261    21.453
n7157.in[0] (.names)                                             1.014    22.467
n7157.out[0] (.names)                                            0.261    22.728
n6693.in[0] (.names)                                             1.014    23.742
n6693.out[0] (.names)                                            0.261    24.003
n4747.in[1] (.names)                                             1.014    25.016
n4747.out[0] (.names)                                            0.261    25.277
n8743.in[0] (.names)                                             1.014    26.291
n8743.out[0] (.names)                                            0.261    26.552
n8681.in[1] (.names)                                             1.014    27.566
n8681.out[0] (.names)                                            0.261    27.827
n8756.in[0] (.names)                                             1.014    28.841
n8756.out[0] (.names)                                            0.261    29.102
n8764.in[2] (.names)                                             1.014    30.116
n8764.out[0] (.names)                                            0.261    30.377
n8766.in[2] (.names)                                             1.014    31.390
n8766.out[0] (.names)                                            0.261    31.651
n8773.in[1] (.names)                                             1.014    32.665
n8773.out[0] (.names)                                            0.261    32.926
n8774.in[1] (.names)                                             1.014    33.940
n8774.out[0] (.names)                                            0.261    34.201
n7428.in[1] (.names)                                             1.014    35.215
n7428.out[0] (.names)                                            0.261    35.476
n8775.in[0] (.names)                                             1.014    36.490
n8775.out[0] (.names)                                            0.261    36.751
n5991.in[0] (.names)                                             1.014    37.765
n5991.out[0] (.names)                                            0.261    38.026
n7399.in[0] (.names)                                             1.014    39.039
n7399.out[0] (.names)                                            0.261    39.300
n8735.in[2] (.names)                                             1.014    40.314
n8735.out[0] (.names)                                            0.261    40.575
n7367.in[0] (.names)                                             1.014    41.589
n7367.out[0] (.names)                                            0.261    41.850
n4036.in[0] (.names)                                             1.014    42.864
n4036.out[0] (.names)                                            0.261    43.125
n8806.in[0] (.names)                                             1.014    44.139
n8806.out[0] (.names)                                            0.261    44.400
n8787.in[0] (.names)                                             1.014    45.413
n8787.out[0] (.names)                                            0.261    45.674
n8788.in[0] (.names)                                             1.014    46.688
n8788.out[0] (.names)                                            0.261    46.949
n8798.in[1] (.names)                                             1.014    47.963
n8798.out[0] (.names)                                            0.261    48.224
n4025.in[2] (.names)                                             1.014    49.238
n4025.out[0] (.names)                                            0.261    49.499
n3813.in[0] (.names)                                             1.014    50.513
n3813.out[0] (.names)                                            0.261    50.774
n7424.in[1] (.names)                                             1.014    51.787
n7424.out[0] (.names)                                            0.261    52.048
n7425.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7425.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n5520.Q[0] (.latch clocked by pclk)
Endpoint  : n9508.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5520.clk[0] (.latch)                                            1.014     1.014
n5520.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5556.in[0] (.names)                                             1.014     2.070
n5556.out[0] (.names)                                            0.261     2.331
n5877.in[1] (.names)                                             1.014     3.344
n5877.out[0] (.names)                                            0.261     3.605
n5878.in[0] (.names)                                             1.014     4.619
n5878.out[0] (.names)                                            0.261     4.880
n5879.in[1] (.names)                                             1.014     5.894
n5879.out[0] (.names)                                            0.261     6.155
n5880.in[0] (.names)                                             1.014     7.169
n5880.out[0] (.names)                                            0.261     7.430
n5735.in[0] (.names)                                             1.014     8.444
n5735.out[0] (.names)                                            0.261     8.705
n5736.in[0] (.names)                                             1.014     9.719
n5736.out[0] (.names)                                            0.261     9.980
n5737.in[2] (.names)                                             1.014    10.993
n5737.out[0] (.names)                                            0.261    11.254
n5824.in[2] (.names)                                             1.014    12.268
n5824.out[0] (.names)                                            0.261    12.529
n5814.in[0] (.names)                                             1.014    13.543
n5814.out[0] (.names)                                            0.261    13.804
n5815.in[3] (.names)                                             1.014    14.818
n5815.out[0] (.names)                                            0.261    15.079
n5795.in[0] (.names)                                             1.014    16.093
n5795.out[0] (.names)                                            0.261    16.354
n5816.in[0] (.names)                                             1.014    17.367
n5816.out[0] (.names)                                            0.261    17.628
n5817.in[0] (.names)                                             1.014    18.642
n5817.out[0] (.names)                                            0.261    18.903
n5820.in[2] (.names)                                             1.014    19.917
n5820.out[0] (.names)                                            0.261    20.178
n5773.in[2] (.names)                                             1.014    21.192
n5773.out[0] (.names)                                            0.261    21.453
n5822.in[1] (.names)                                             1.014    22.467
n5822.out[0] (.names)                                            0.261    22.728
n5823.in[1] (.names)                                             1.014    23.742
n5823.out[0] (.names)                                            0.261    24.003
n4487.in[1] (.names)                                             1.014    25.016
n4487.out[0] (.names)                                            0.261    25.277
n4431.in[0] (.names)                                             1.014    26.291
n4431.out[0] (.names)                                            0.261    26.552
n5826.in[0] (.names)                                             1.014    27.566
n5826.out[0] (.names)                                            0.261    27.827
n5809.in[0] (.names)                                             1.014    28.841
n5809.out[0] (.names)                                            0.261    29.102
n5827.in[0] (.names)                                             1.014    30.116
n5827.out[0] (.names)                                            0.261    30.377
n9464.in[0] (.names)                                             1.014    31.390
n9464.out[0] (.names)                                            0.261    31.651
n9465.in[1] (.names)                                             1.014    32.665
n9465.out[0] (.names)                                            0.261    32.926
n9469.in[1] (.names)                                             1.014    33.940
n9469.out[0] (.names)                                            0.261    34.201
n9470.in[0] (.names)                                             1.014    35.215
n9470.out[0] (.names)                                            0.261    35.476
n9483.in[0] (.names)                                             1.014    36.490
n9483.out[0] (.names)                                            0.261    36.751
n3900.in[0] (.names)                                             1.014    37.765
n3900.out[0] (.names)                                            0.261    38.026
n9475.in[1] (.names)                                             1.014    39.039
n9475.out[0] (.names)                                            0.261    39.300
n9445.in[0] (.names)                                             1.014    40.314
n9445.out[0] (.names)                                            0.261    40.575
n9484.in[0] (.names)                                             1.014    41.589
n9484.out[0] (.names)                                            0.261    41.850
n7711.in[1] (.names)                                             1.014    42.864
n7711.out[0] (.names)                                            0.261    43.125
n9948.in[2] (.names)                                             1.014    44.139
n9948.out[0] (.names)                                            0.261    44.400
n9929.in[1] (.names)                                             1.014    45.413
n9929.out[0] (.names)                                            0.261    45.674
n9638.in[0] (.names)                                             1.014    46.688
n9638.out[0] (.names)                                            0.261    46.949
n9640.in[0] (.names)                                             1.014    47.963
n9640.out[0] (.names)                                            0.261    48.224
n9769.in[1] (.names)                                             1.014    49.238
n9769.out[0] (.names)                                            0.261    49.499
n3472.in[3] (.names)                                             1.014    50.513
n3472.out[0] (.names)                                            0.261    50.774
n7301.in[1] (.names)                                             1.014    51.787
n7301.out[0] (.names)                                            0.261    52.048
n9508.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9508.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n6490.Q[0] (.latch clocked by pclk)
Endpoint  : n4119.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6490.clk[0] (.latch)                                            1.014     1.014
n6490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9113.in[3] (.names)                                             1.014     2.070
n9113.out[0] (.names)                                            0.261     2.331
n9097.in[1] (.names)                                             1.014     3.344
n9097.out[0] (.names)                                            0.261     3.605
n9114.in[1] (.names)                                             1.014     4.619
n9114.out[0] (.names)                                            0.261     4.880
n6286.in[0] (.names)                                             1.014     5.894
n6286.out[0] (.names)                                            0.261     6.155
n9116.in[1] (.names)                                             1.014     7.169
n9116.out[0] (.names)                                            0.261     7.430
n9118.in[1] (.names)                                             1.014     8.444
n9118.out[0] (.names)                                            0.261     8.705
n9119.in[0] (.names)                                             1.014     9.719
n9119.out[0] (.names)                                            0.261     9.980
n9121.in[0] (.names)                                             1.014    10.993
n9121.out[0] (.names)                                            0.261    11.254
n9008.in[0] (.names)                                             1.014    12.268
n9008.out[0] (.names)                                            0.261    12.529
n3441.in[0] (.names)                                             1.014    13.543
n3441.out[0] (.names)                                            0.261    13.804
n9122.in[1] (.names)                                             1.014    14.818
n9122.out[0] (.names)                                            0.261    15.079
n9301.in[0] (.names)                                             1.014    16.093
n9301.out[0] (.names)                                            0.261    16.354
n6568.in[0] (.names)                                             1.014    17.367
n6568.out[0] (.names)                                            0.261    17.628
n9307.in[1] (.names)                                             1.014    18.642
n9307.out[0] (.names)                                            0.261    18.903
n7545.in[0] (.names)                                             1.014    19.917
n7545.out[0] (.names)                                            0.261    20.178
n9308.in[0] (.names)                                             1.014    21.192
n9308.out[0] (.names)                                            0.261    21.453
n9334.in[0] (.names)                                             1.014    22.467
n9334.out[0] (.names)                                            0.261    22.728
n9248.in[0] (.names)                                             1.014    23.742
n9248.out[0] (.names)                                            0.261    24.003
n8938.in[0] (.names)                                             1.014    25.016
n8938.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[0] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9240.in[2] (.names)                                             1.014    28.841
n9240.out[0] (.names)                                            0.261    29.102
n9209.in[0] (.names)                                             1.014    30.116
n9209.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n9203.in[0] (.names)                                             1.014    32.665
n9203.out[0] (.names)                                            0.261    32.926
n9211.in[0] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[0] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n9258.in[2] (.names)                                             1.014    36.490
n9258.out[0] (.names)                                            0.261    36.751
n7392.in[1] (.names)                                             1.014    37.765
n7392.out[0] (.names)                                            0.261    38.026
n9260.in[0] (.names)                                             1.014    39.039
n9260.out[0] (.names)                                            0.261    39.300
n9195.in[1] (.names)                                             1.014    40.314
n9195.out[0] (.names)                                            0.261    40.575
n9261.in[0] (.names)                                             1.014    41.589
n9261.out[0] (.names)                                            0.261    41.850
n9262.in[3] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n7297.in[0] (.names)                                             1.014    44.139
n7297.out[0] (.names)                                            0.261    44.400
n4060.in[1] (.names)                                             1.014    45.413
n4060.out[0] (.names)                                            0.261    45.674
n4082.in[0] (.names)                                             1.014    46.688
n4082.out[0] (.names)                                            0.261    46.949
n8524.in[0] (.names)                                             1.014    47.963
n8524.out[0] (.names)                                            0.261    48.224
n7413.in[1] (.names)                                             1.014    49.238
n7413.out[0] (.names)                                            0.261    49.499
n8526.in[1] (.names)                                             1.014    50.513
n8526.out[0] (.names)                                            0.261    50.774
n7403.in[1] (.names)                                             1.014    51.787
n7403.out[0] (.names)                                            0.261    52.048
n4119.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4119.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n6490.Q[0] (.latch clocked by pclk)
Endpoint  : n5821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6490.clk[0] (.latch)                                            1.014     1.014
n6490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9113.in[3] (.names)                                             1.014     2.070
n9113.out[0] (.names)                                            0.261     2.331
n9097.in[1] (.names)                                             1.014     3.344
n9097.out[0] (.names)                                            0.261     3.605
n9114.in[1] (.names)                                             1.014     4.619
n9114.out[0] (.names)                                            0.261     4.880
n6286.in[0] (.names)                                             1.014     5.894
n6286.out[0] (.names)                                            0.261     6.155
n9116.in[1] (.names)                                             1.014     7.169
n9116.out[0] (.names)                                            0.261     7.430
n9118.in[1] (.names)                                             1.014     8.444
n9118.out[0] (.names)                                            0.261     8.705
n9119.in[0] (.names)                                             1.014     9.719
n9119.out[0] (.names)                                            0.261     9.980
n9121.in[0] (.names)                                             1.014    10.993
n9121.out[0] (.names)                                            0.261    11.254
n9008.in[0] (.names)                                             1.014    12.268
n9008.out[0] (.names)                                            0.261    12.529
n3441.in[0] (.names)                                             1.014    13.543
n3441.out[0] (.names)                                            0.261    13.804
n9122.in[1] (.names)                                             1.014    14.818
n9122.out[0] (.names)                                            0.261    15.079
n9301.in[0] (.names)                                             1.014    16.093
n9301.out[0] (.names)                                            0.261    16.354
n6568.in[0] (.names)                                             1.014    17.367
n6568.out[0] (.names)                                            0.261    17.628
n9307.in[1] (.names)                                             1.014    18.642
n9307.out[0] (.names)                                            0.261    18.903
n7545.in[0] (.names)                                             1.014    19.917
n7545.out[0] (.names)                                            0.261    20.178
n9308.in[0] (.names)                                             1.014    21.192
n9308.out[0] (.names)                                            0.261    21.453
n9334.in[0] (.names)                                             1.014    22.467
n9334.out[0] (.names)                                            0.261    22.728
n9248.in[0] (.names)                                             1.014    23.742
n9248.out[0] (.names)                                            0.261    24.003
n8938.in[0] (.names)                                             1.014    25.016
n8938.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[0] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9240.in[2] (.names)                                             1.014    28.841
n9240.out[0] (.names)                                            0.261    29.102
n9209.in[0] (.names)                                             1.014    30.116
n9209.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n9203.in[0] (.names)                                             1.014    32.665
n9203.out[0] (.names)                                            0.261    32.926
n9211.in[0] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[0] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n9258.in[2] (.names)                                             1.014    36.490
n9258.out[0] (.names)                                            0.261    36.751
n7392.in[1] (.names)                                             1.014    37.765
n7392.out[0] (.names)                                            0.261    38.026
n9260.in[0] (.names)                                             1.014    39.039
n9260.out[0] (.names)                                            0.261    39.300
n9195.in[1] (.names)                                             1.014    40.314
n9195.out[0] (.names)                                            0.261    40.575
n9261.in[0] (.names)                                             1.014    41.589
n9261.out[0] (.names)                                            0.261    41.850
n9262.in[3] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n7297.in[0] (.names)                                             1.014    44.139
n7297.out[0] (.names)                                            0.261    44.400
n3427.in[0] (.names)                                             1.014    45.413
n3427.out[0] (.names)                                            0.261    45.674
n9263.in[0] (.names)                                             1.014    46.688
n9263.out[0] (.names)                                            0.261    46.949
n8965.in[1] (.names)                                             1.014    47.963
n8965.out[0] (.names)                                            0.261    48.224
n8966.in[3] (.names)                                             1.014    49.238
n8966.out[0] (.names)                                            0.261    49.499
n4895.in[1] (.names)                                             1.014    50.513
n4895.out[0] (.names)                                            0.261    50.774
n3599.in[1] (.names)                                             1.014    51.787
n3599.out[0] (.names)                                            0.261    52.048
n5821.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5821.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n6490.Q[0] (.latch clocked by pclk)
Endpoint  : n5421.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6490.clk[0] (.latch)                                            1.014     1.014
n6490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9113.in[3] (.names)                                             1.014     2.070
n9113.out[0] (.names)                                            0.261     2.331
n9097.in[1] (.names)                                             1.014     3.344
n9097.out[0] (.names)                                            0.261     3.605
n9114.in[1] (.names)                                             1.014     4.619
n9114.out[0] (.names)                                            0.261     4.880
n6286.in[0] (.names)                                             1.014     5.894
n6286.out[0] (.names)                                            0.261     6.155
n9116.in[1] (.names)                                             1.014     7.169
n9116.out[0] (.names)                                            0.261     7.430
n9118.in[1] (.names)                                             1.014     8.444
n9118.out[0] (.names)                                            0.261     8.705
n9119.in[0] (.names)                                             1.014     9.719
n9119.out[0] (.names)                                            0.261     9.980
n9121.in[0] (.names)                                             1.014    10.993
n9121.out[0] (.names)                                            0.261    11.254
n9008.in[0] (.names)                                             1.014    12.268
n9008.out[0] (.names)                                            0.261    12.529
n3441.in[0] (.names)                                             1.014    13.543
n3441.out[0] (.names)                                            0.261    13.804
n9122.in[1] (.names)                                             1.014    14.818
n9122.out[0] (.names)                                            0.261    15.079
n9301.in[0] (.names)                                             1.014    16.093
n9301.out[0] (.names)                                            0.261    16.354
n6568.in[0] (.names)                                             1.014    17.367
n6568.out[0] (.names)                                            0.261    17.628
n9307.in[1] (.names)                                             1.014    18.642
n9307.out[0] (.names)                                            0.261    18.903
n7545.in[0] (.names)                                             1.014    19.917
n7545.out[0] (.names)                                            0.261    20.178
n9308.in[0] (.names)                                             1.014    21.192
n9308.out[0] (.names)                                            0.261    21.453
n9334.in[0] (.names)                                             1.014    22.467
n9334.out[0] (.names)                                            0.261    22.728
n9248.in[0] (.names)                                             1.014    23.742
n9248.out[0] (.names)                                            0.261    24.003
n8938.in[0] (.names)                                             1.014    25.016
n8938.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[0] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9240.in[2] (.names)                                             1.014    28.841
n9240.out[0] (.names)                                            0.261    29.102
n9209.in[0] (.names)                                             1.014    30.116
n9209.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n9203.in[0] (.names)                                             1.014    32.665
n9203.out[0] (.names)                                            0.261    32.926
n9211.in[0] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[0] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n9258.in[2] (.names)                                             1.014    36.490
n9258.out[0] (.names)                                            0.261    36.751
n9860.in[1] (.names)                                             1.014    37.765
n9860.out[0] (.names)                                            0.261    38.026
n3623.in[1] (.names)                                             1.014    39.039
n3623.out[0] (.names)                                            0.261    39.300
n9861.in[1] (.names)                                             1.014    40.314
n9861.out[0] (.names)                                            0.261    40.575
n3965.in[0] (.names)                                             1.014    41.589
n3965.out[0] (.names)                                            0.261    41.850
n9865.in[0] (.names)                                             1.014    42.864
n9865.out[0] (.names)                                            0.261    43.125
n9874.in[2] (.names)                                             1.014    44.139
n9874.out[0] (.names)                                            0.261    44.400
n9218.in[0] (.names)                                             1.014    45.413
n9218.out[0] (.names)                                            0.261    45.674
n4535.in[2] (.names)                                             1.014    46.688
n4535.out[0] (.names)                                            0.261    46.949
n9206.in[1] (.names)                                             1.014    47.963
n9206.out[0] (.names)                                            0.261    48.224
n5492.in[2] (.names)                                             1.014    49.238
n5492.out[0] (.names)                                            0.261    49.499
n5132.in[1] (.names)                                             1.014    50.513
n5132.out[0] (.names)                                            0.261    50.774
n4697.in[0] (.names)                                             1.014    51.787
n4697.out[0] (.names)                                            0.261    52.048
n5421.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5421.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n6490.Q[0] (.latch clocked by pclk)
Endpoint  : n4418.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6490.clk[0] (.latch)                                            1.014     1.014
n6490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9113.in[3] (.names)                                             1.014     2.070
n9113.out[0] (.names)                                            0.261     2.331
n9097.in[1] (.names)                                             1.014     3.344
n9097.out[0] (.names)                                            0.261     3.605
n9114.in[1] (.names)                                             1.014     4.619
n9114.out[0] (.names)                                            0.261     4.880
n6286.in[0] (.names)                                             1.014     5.894
n6286.out[0] (.names)                                            0.261     6.155
n9116.in[1] (.names)                                             1.014     7.169
n9116.out[0] (.names)                                            0.261     7.430
n9118.in[1] (.names)                                             1.014     8.444
n9118.out[0] (.names)                                            0.261     8.705
n9119.in[0] (.names)                                             1.014     9.719
n9119.out[0] (.names)                                            0.261     9.980
n9121.in[0] (.names)                                             1.014    10.993
n9121.out[0] (.names)                                            0.261    11.254
n9008.in[0] (.names)                                             1.014    12.268
n9008.out[0] (.names)                                            0.261    12.529
n3441.in[0] (.names)                                             1.014    13.543
n3441.out[0] (.names)                                            0.261    13.804
n9122.in[1] (.names)                                             1.014    14.818
n9122.out[0] (.names)                                            0.261    15.079
n9301.in[0] (.names)                                             1.014    16.093
n9301.out[0] (.names)                                            0.261    16.354
n6568.in[0] (.names)                                             1.014    17.367
n6568.out[0] (.names)                                            0.261    17.628
n9307.in[1] (.names)                                             1.014    18.642
n9307.out[0] (.names)                                            0.261    18.903
n7545.in[0] (.names)                                             1.014    19.917
n7545.out[0] (.names)                                            0.261    20.178
n9308.in[0] (.names)                                             1.014    21.192
n9308.out[0] (.names)                                            0.261    21.453
n9334.in[0] (.names)                                             1.014    22.467
n9334.out[0] (.names)                                            0.261    22.728
n9248.in[0] (.names)                                             1.014    23.742
n9248.out[0] (.names)                                            0.261    24.003
n8938.in[0] (.names)                                             1.014    25.016
n8938.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[0] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9240.in[2] (.names)                                             1.014    28.841
n9240.out[0] (.names)                                            0.261    29.102
n9209.in[0] (.names)                                             1.014    30.116
n9209.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n9203.in[0] (.names)                                             1.014    32.665
n9203.out[0] (.names)                                            0.261    32.926
n9211.in[0] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[0] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n9258.in[2] (.names)                                             1.014    36.490
n9258.out[0] (.names)                                            0.261    36.751
n9860.in[1] (.names)                                             1.014    37.765
n9860.out[0] (.names)                                            0.261    38.026
n3623.in[1] (.names)                                             1.014    39.039
n3623.out[0] (.names)                                            0.261    39.300
n9861.in[1] (.names)                                             1.014    40.314
n9861.out[0] (.names)                                            0.261    40.575
n3965.in[0] (.names)                                             1.014    41.589
n3965.out[0] (.names)                                            0.261    41.850
n9865.in[0] (.names)                                             1.014    42.864
n9865.out[0] (.names)                                            0.261    43.125
n9874.in[2] (.names)                                             1.014    44.139
n9874.out[0] (.names)                                            0.261    44.400
n9218.in[0] (.names)                                             1.014    45.413
n9218.out[0] (.names)                                            0.261    45.674
n4535.in[2] (.names)                                             1.014    46.688
n4535.out[0] (.names)                                            0.261    46.949
n9206.in[1] (.names)                                             1.014    47.963
n9206.out[0] (.names)                                            0.261    48.224
n5492.in[2] (.names)                                             1.014    49.238
n5492.out[0] (.names)                                            0.261    49.499
n7368.in[0] (.names)                                             1.014    50.513
n7368.out[0] (.names)                                            0.261    50.774
n6602.in[0] (.names)                                             1.014    51.787
n6602.out[0] (.names)                                            0.261    52.048
n4418.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4418.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n6449.Q[0] (.latch clocked by pclk)
Endpoint  : n5296.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6449.clk[0] (.latch)                                            1.014     1.014
n6449.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6480.in[0] (.names)                                             1.014     2.070
n6480.out[0] (.names)                                            0.261     2.331
n5629.in[0] (.names)                                             1.014     3.344
n5629.out[0] (.names)                                            0.261     3.605
n6410.in[0] (.names)                                             1.014     4.619
n6410.out[0] (.names)                                            0.261     4.880
n6482.in[0] (.names)                                             1.014     5.894
n6482.out[0] (.names)                                            0.261     6.155
n6487.in[2] (.names)                                             1.014     7.169
n6487.out[0] (.names)                                            0.261     7.430
n6492.in[0] (.names)                                             1.014     8.444
n6492.out[0] (.names)                                            0.261     8.705
n6493.in[0] (.names)                                             1.014     9.719
n6493.out[0] (.names)                                            0.261     9.980
n6496.in[0] (.names)                                             1.014    10.993
n6496.out[0] (.names)                                            0.261    11.254
n6499.in[1] (.names)                                             1.014    12.268
n6499.out[0] (.names)                                            0.261    12.529
n3578.in[0] (.names)                                             1.014    13.543
n3578.out[0] (.names)                                            0.261    13.804
n6500.in[1] (.names)                                             1.014    14.818
n6500.out[0] (.names)                                            0.261    15.079
n6514.in[1] (.names)                                             1.014    16.093
n6514.out[0] (.names)                                            0.261    16.354
n6515.in[0] (.names)                                             1.014    17.367
n6515.out[0] (.names)                                            0.261    17.628
n6326.in[1] (.names)                                             1.014    18.642
n6326.out[0] (.names)                                            0.261    18.903
n6529.in[1] (.names)                                             1.014    19.917
n6529.out[0] (.names)                                            0.261    20.178
n6526.in[0] (.names)                                             1.014    21.192
n6526.out[0] (.names)                                            0.261    21.453
n6475.in[2] (.names)                                             1.014    22.467
n6475.out[0] (.names)                                            0.261    22.728
n6477.in[0] (.names)                                             1.014    23.742
n6477.out[0] (.names)                                            0.261    24.003
n6530.in[2] (.names)                                             1.014    25.016
n6530.out[0] (.names)                                            0.261    25.277
n6531.in[0] (.names)                                             1.014    26.291
n6531.out[0] (.names)                                            0.261    26.552
n6543.in[1] (.names)                                             1.014    27.566
n6543.out[0] (.names)                                            0.261    27.827
n5786.in[2] (.names)                                             1.014    28.841
n5786.out[0] (.names)                                            0.261    29.102
n5787.in[1] (.names)                                             1.014    30.116
n5787.out[0] (.names)                                            0.261    30.377
n3759.in[0] (.names)                                             1.014    31.390
n3759.out[0] (.names)                                            0.261    31.651
n5793.in[1] (.names)                                             1.014    32.665
n5793.out[0] (.names)                                            0.261    32.926
n5779.in[1] (.names)                                             1.014    33.940
n5779.out[0] (.names)                                            0.261    34.201
n5799.in[0] (.names)                                             1.014    35.215
n5799.out[0] (.names)                                            0.261    35.476
n5800.in[0] (.names)                                             1.014    36.490
n5800.out[0] (.names)                                            0.261    36.751
n5709.in[0] (.names)                                             1.014    37.765
n5709.out[0] (.names)                                            0.261    38.026
n5711.in[2] (.names)                                             1.014    39.039
n5711.out[0] (.names)                                            0.261    39.300
n5719.in[2] (.names)                                             1.014    40.314
n5719.out[0] (.names)                                            0.261    40.575
n5720.in[1] (.names)                                             1.014    41.589
n5720.out[0] (.names)                                            0.261    41.850
n6016.in[2] (.names)                                             1.014    42.864
n6016.out[0] (.names)                                            0.261    43.125
n6006.in[0] (.names)                                             1.014    44.139
n6006.out[0] (.names)                                            0.261    44.400
n4564.in[0] (.names)                                             1.014    45.413
n4564.out[0] (.names)                                            0.261    45.674
n4337.in[0] (.names)                                             1.014    46.688
n4337.out[0] (.names)                                            0.261    46.949
n6008.in[0] (.names)                                             1.014    47.963
n6008.out[0] (.names)                                            0.261    48.224
n3613.in[0] (.names)                                             1.014    49.238
n3613.out[0] (.names)                                            0.261    49.499
n5250.in[0] (.names)                                             1.014    50.513
n5250.out[0] (.names)                                            0.261    50.774
n3384.in[1] (.names)                                             1.014    51.787
n3384.out[0] (.names)                                            0.261    52.048
n5296.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5296.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n8621.Q[0] (.latch clocked by pclk)
Endpoint  : n3946.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8621.clk[0] (.latch)                                            1.014     1.014
n8621.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7740.in[1] (.names)                                             1.014     2.070
n7740.out[0] (.names)                                            0.261     2.331
n8979.in[2] (.names)                                             1.014     3.344
n8979.out[0] (.names)                                            0.261     3.605
n6994.in[0] (.names)                                             1.014     4.619
n6994.out[0] (.names)                                            0.261     4.880
n6996.in[1] (.names)                                             1.014     5.894
n6996.out[0] (.names)                                            0.261     6.155
n6998.in[0] (.names)                                             1.014     7.169
n6998.out[0] (.names)                                            0.261     7.430
n6999.in[0] (.names)                                             1.014     8.444
n6999.out[0] (.names)                                            0.261     8.705
n7001.in[0] (.names)                                             1.014     9.719
n7001.out[0] (.names)                                            0.261     9.980
n7047.in[2] (.names)                                             1.014    10.993
n7047.out[0] (.names)                                            0.261    11.254
n7131.in[2] (.names)                                             1.014    12.268
n7131.out[0] (.names)                                            0.261    12.529
n7135.in[2] (.names)                                             1.014    13.543
n7135.out[0] (.names)                                            0.261    13.804
n7107.in[0] (.names)                                             1.014    14.818
n7107.out[0] (.names)                                            0.261    15.079
n7086.in[0] (.names)                                             1.014    16.093
n7086.out[0] (.names)                                            0.261    16.354
n6877.in[3] (.names)                                             1.014    17.367
n6877.out[0] (.names)                                            0.261    17.628
n3419.in[0] (.names)                                             1.014    18.642
n3419.out[0] (.names)                                            0.261    18.903
n6854.in[0] (.names)                                             1.014    19.917
n6854.out[0] (.names)                                            0.261    20.178
n6844.in[1] (.names)                                             1.014    21.192
n6844.out[0] (.names)                                            0.261    21.453
n6845.in[1] (.names)                                             1.014    22.467
n6845.out[0] (.names)                                            0.261    22.728
n4496.in[0] (.names)                                             1.014    23.742
n4496.out[0] (.names)                                            0.261    24.003
n6847.in[0] (.names)                                             1.014    25.016
n6847.out[0] (.names)                                            0.261    25.277
n4178.in[1] (.names)                                             1.014    26.291
n4178.out[0] (.names)                                            0.261    26.552
n6880.in[1] (.names)                                             1.014    27.566
n6880.out[0] (.names)                                            0.261    27.827
n6882.in[1] (.names)                                             1.014    28.841
n6882.out[0] (.names)                                            0.261    29.102
n6891.in[0] (.names)                                             1.014    30.116
n6891.out[0] (.names)                                            0.261    30.377
n6887.in[1] (.names)                                             1.014    31.390
n6887.out[0] (.names)                                            0.261    31.651
n6804.in[0] (.names)                                             1.014    32.665
n6804.out[0] (.names)                                            0.261    32.926
n6805.in[2] (.names)                                             1.014    33.940
n6805.out[0] (.names)                                            0.261    34.201
n6813.in[2] (.names)                                             1.014    35.215
n6813.out[0] (.names)                                            0.261    35.476
n4883.in[0] (.names)                                             1.014    36.490
n4883.out[0] (.names)                                            0.261    36.751
n6821.in[0] (.names)                                             1.014    37.765
n6821.out[0] (.names)                                            0.261    38.026
n3516.in[1] (.names)                                             1.014    39.039
n3516.out[0] (.names)                                            0.261    39.300
n6841.in[1] (.names)                                             1.014    40.314
n6841.out[0] (.names)                                            0.261    40.575
n6890.in[1] (.names)                                             1.014    41.589
n6890.out[0] (.names)                                            0.261    41.850
n5024.in[0] (.names)                                             1.014    42.864
n5024.out[0] (.names)                                            0.261    43.125
n6884.in[0] (.names)                                             1.014    44.139
n6884.out[0] (.names)                                            0.261    44.400
n4974.in[0] (.names)                                             1.014    45.413
n4974.out[0] (.names)                                            0.261    45.674
n4324.in[0] (.names)                                             1.014    46.688
n4324.out[0] (.names)                                            0.261    46.949
n3771.in[0] (.names)                                             1.014    47.963
n3771.out[0] (.names)                                            0.261    48.224
n9958.in[0] (.names)                                             1.014    49.238
n9958.out[0] (.names)                                            0.261    49.499
n4902.in[0] (.names)                                             1.014    50.513
n4902.out[0] (.names)                                            0.261    50.774
n4245.in[3] (.names)                                             1.014    51.787
n4245.out[0] (.names)                                            0.261    52.048
n3946.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3946.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n8621.Q[0] (.latch clocked by pclk)
Endpoint  : n7067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8621.clk[0] (.latch)                                            1.014     1.014
n8621.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7740.in[1] (.names)                                             1.014     2.070
n7740.out[0] (.names)                                            0.261     2.331
n8979.in[2] (.names)                                             1.014     3.344
n8979.out[0] (.names)                                            0.261     3.605
n6994.in[0] (.names)                                             1.014     4.619
n6994.out[0] (.names)                                            0.261     4.880
n6996.in[1] (.names)                                             1.014     5.894
n6996.out[0] (.names)                                            0.261     6.155
n6998.in[0] (.names)                                             1.014     7.169
n6998.out[0] (.names)                                            0.261     7.430
n6999.in[0] (.names)                                             1.014     8.444
n6999.out[0] (.names)                                            0.261     8.705
n7001.in[0] (.names)                                             1.014     9.719
n7001.out[0] (.names)                                            0.261     9.980
n7047.in[2] (.names)                                             1.014    10.993
n7047.out[0] (.names)                                            0.261    11.254
n7131.in[2] (.names)                                             1.014    12.268
n7131.out[0] (.names)                                            0.261    12.529
n7135.in[2] (.names)                                             1.014    13.543
n7135.out[0] (.names)                                            0.261    13.804
n7107.in[0] (.names)                                             1.014    14.818
n7107.out[0] (.names)                                            0.261    15.079
n7086.in[0] (.names)                                             1.014    16.093
n7086.out[0] (.names)                                            0.261    16.354
n6877.in[3] (.names)                                             1.014    17.367
n6877.out[0] (.names)                                            0.261    17.628
n3419.in[0] (.names)                                             1.014    18.642
n3419.out[0] (.names)                                            0.261    18.903
n6854.in[0] (.names)                                             1.014    19.917
n6854.out[0] (.names)                                            0.261    20.178
n6844.in[1] (.names)                                             1.014    21.192
n6844.out[0] (.names)                                            0.261    21.453
n6845.in[1] (.names)                                             1.014    22.467
n6845.out[0] (.names)                                            0.261    22.728
n4496.in[0] (.names)                                             1.014    23.742
n4496.out[0] (.names)                                            0.261    24.003
n6847.in[0] (.names)                                             1.014    25.016
n6847.out[0] (.names)                                            0.261    25.277
n4178.in[1] (.names)                                             1.014    26.291
n4178.out[0] (.names)                                            0.261    26.552
n6880.in[1] (.names)                                             1.014    27.566
n6880.out[0] (.names)                                            0.261    27.827
n6882.in[1] (.names)                                             1.014    28.841
n6882.out[0] (.names)                                            0.261    29.102
n6891.in[0] (.names)                                             1.014    30.116
n6891.out[0] (.names)                                            0.261    30.377
n6887.in[1] (.names)                                             1.014    31.390
n6887.out[0] (.names)                                            0.261    31.651
n6804.in[0] (.names)                                             1.014    32.665
n6804.out[0] (.names)                                            0.261    32.926
n6805.in[2] (.names)                                             1.014    33.940
n6805.out[0] (.names)                                            0.261    34.201
n6813.in[2] (.names)                                             1.014    35.215
n6813.out[0] (.names)                                            0.261    35.476
n4883.in[0] (.names)                                             1.014    36.490
n4883.out[0] (.names)                                            0.261    36.751
n6821.in[0] (.names)                                             1.014    37.765
n6821.out[0] (.names)                                            0.261    38.026
n3516.in[1] (.names)                                             1.014    39.039
n3516.out[0] (.names)                                            0.261    39.300
n6841.in[1] (.names)                                             1.014    40.314
n6841.out[0] (.names)                                            0.261    40.575
n6890.in[1] (.names)                                             1.014    41.589
n6890.out[0] (.names)                                            0.261    41.850
n5024.in[0] (.names)                                             1.014    42.864
n5024.out[0] (.names)                                            0.261    43.125
n6884.in[0] (.names)                                             1.014    44.139
n6884.out[0] (.names)                                            0.261    44.400
n4974.in[0] (.names)                                             1.014    45.413
n4974.out[0] (.names)                                            0.261    45.674
n4324.in[0] (.names)                                             1.014    46.688
n4324.out[0] (.names)                                            0.261    46.949
n3771.in[0] (.names)                                             1.014    47.963
n3771.out[0] (.names)                                            0.261    48.224
n9958.in[0] (.names)                                             1.014    49.238
n9958.out[0] (.names)                                            0.261    49.499
n4902.in[0] (.names)                                             1.014    50.513
n4902.out[0] (.names)                                            0.261    50.774
n7066.in[1] (.names)                                             1.014    51.787
n7066.out[0] (.names)                                            0.261    52.048
n7067.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7067.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n8621.Q[0] (.latch clocked by pclk)
Endpoint  : n6723.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8621.clk[0] (.latch)                                            1.014     1.014
n8621.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7740.in[1] (.names)                                             1.014     2.070
n7740.out[0] (.names)                                            0.261     2.331
n8979.in[2] (.names)                                             1.014     3.344
n8979.out[0] (.names)                                            0.261     3.605
n6994.in[0] (.names)                                             1.014     4.619
n6994.out[0] (.names)                                            0.261     4.880
n6996.in[1] (.names)                                             1.014     5.894
n6996.out[0] (.names)                                            0.261     6.155
n6998.in[0] (.names)                                             1.014     7.169
n6998.out[0] (.names)                                            0.261     7.430
n6999.in[0] (.names)                                             1.014     8.444
n6999.out[0] (.names)                                            0.261     8.705
n7001.in[0] (.names)                                             1.014     9.719
n7001.out[0] (.names)                                            0.261     9.980
n7047.in[2] (.names)                                             1.014    10.993
n7047.out[0] (.names)                                            0.261    11.254
n7131.in[2] (.names)                                             1.014    12.268
n7131.out[0] (.names)                                            0.261    12.529
n7135.in[2] (.names)                                             1.014    13.543
n7135.out[0] (.names)                                            0.261    13.804
n7107.in[0] (.names)                                             1.014    14.818
n7107.out[0] (.names)                                            0.261    15.079
n7086.in[0] (.names)                                             1.014    16.093
n7086.out[0] (.names)                                            0.261    16.354
n6877.in[3] (.names)                                             1.014    17.367
n6877.out[0] (.names)                                            0.261    17.628
n3419.in[0] (.names)                                             1.014    18.642
n3419.out[0] (.names)                                            0.261    18.903
n6854.in[0] (.names)                                             1.014    19.917
n6854.out[0] (.names)                                            0.261    20.178
n6844.in[1] (.names)                                             1.014    21.192
n6844.out[0] (.names)                                            0.261    21.453
n6845.in[1] (.names)                                             1.014    22.467
n6845.out[0] (.names)                                            0.261    22.728
n4496.in[0] (.names)                                             1.014    23.742
n4496.out[0] (.names)                                            0.261    24.003
n6847.in[0] (.names)                                             1.014    25.016
n6847.out[0] (.names)                                            0.261    25.277
n4178.in[1] (.names)                                             1.014    26.291
n4178.out[0] (.names)                                            0.261    26.552
n6880.in[1] (.names)                                             1.014    27.566
n6880.out[0] (.names)                                            0.261    27.827
n6882.in[1] (.names)                                             1.014    28.841
n6882.out[0] (.names)                                            0.261    29.102
n6891.in[0] (.names)                                             1.014    30.116
n6891.out[0] (.names)                                            0.261    30.377
n6887.in[1] (.names)                                             1.014    31.390
n6887.out[0] (.names)                                            0.261    31.651
n6804.in[0] (.names)                                             1.014    32.665
n6804.out[0] (.names)                                            0.261    32.926
n6805.in[2] (.names)                                             1.014    33.940
n6805.out[0] (.names)                                            0.261    34.201
n6813.in[2] (.names)                                             1.014    35.215
n6813.out[0] (.names)                                            0.261    35.476
n4883.in[0] (.names)                                             1.014    36.490
n4883.out[0] (.names)                                            0.261    36.751
n6821.in[0] (.names)                                             1.014    37.765
n6821.out[0] (.names)                                            0.261    38.026
n3516.in[1] (.names)                                             1.014    39.039
n3516.out[0] (.names)                                            0.261    39.300
n6841.in[1] (.names)                                             1.014    40.314
n6841.out[0] (.names)                                            0.261    40.575
n6890.in[1] (.names)                                             1.014    41.589
n6890.out[0] (.names)                                            0.261    41.850
n5024.in[0] (.names)                                             1.014    42.864
n5024.out[0] (.names)                                            0.261    43.125
n6884.in[0] (.names)                                             1.014    44.139
n6884.out[0] (.names)                                            0.261    44.400
n4974.in[0] (.names)                                             1.014    45.413
n4974.out[0] (.names)                                            0.261    45.674
n4324.in[0] (.names)                                             1.014    46.688
n4324.out[0] (.names)                                            0.261    46.949
n3771.in[0] (.names)                                             1.014    47.963
n3771.out[0] (.names)                                            0.261    48.224
n9958.in[0] (.names)                                             1.014    49.238
n9958.out[0] (.names)                                            0.261    49.499
n4902.in[0] (.names)                                             1.014    50.513
n4902.out[0] (.names)                                            0.261    50.774
n7066.in[1] (.names)                                             1.014    51.787
n7066.out[0] (.names)                                            0.261    52.048
n6723.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6723.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : n13816.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12580.in[0] (.names)                                            1.014    13.543
n12580.out[0] (.names)                                           0.261    13.804
n12583.in[1] (.names)                                            1.014    14.818
n12583.out[0] (.names)                                           0.261    15.079
n12585.in[0] (.names)                                            1.014    16.093
n12585.out[0] (.names)                                           0.261    16.354
n4613.in[3] (.names)                                             1.014    17.367
n4613.out[0] (.names)                                            0.261    17.628
n13688.in[2] (.names)                                            1.014    18.642
n13688.out[0] (.names)                                           0.261    18.903
n13460.in[0] (.names)                                            1.014    19.917
n13460.out[0] (.names)                                           0.261    20.178
n13690.in[0] (.names)                                            1.014    21.192
n13690.out[0] (.names)                                           0.261    21.453
n3355.in[2] (.names)                                             1.014    22.467
n3355.out[0] (.names)                                            0.261    22.728
n13692.in[0] (.names)                                            1.014    23.742
n13692.out[0] (.names)                                           0.261    24.003
n6504.in[0] (.names)                                             1.014    25.016
n6504.out[0] (.names)                                            0.261    25.277
n13830.in[0] (.names)                                            1.014    26.291
n13830.out[0] (.names)                                           0.261    26.552
n13831.in[0] (.names)                                            1.014    27.566
n13831.out[0] (.names)                                           0.261    27.827
n13832.in[0] (.names)                                            1.014    28.841
n13832.out[0] (.names)                                           0.261    29.102
n13987.in[0] (.names)                                            1.014    30.116
n13987.out[0] (.names)                                           0.261    30.377
n13988.in[1] (.names)                                            1.014    31.390
n13988.out[0] (.names)                                           0.261    31.651
n13934.in[1] (.names)                                            1.014    32.665
n13934.out[0] (.names)                                           0.261    32.926
n13989.in[1] (.names)                                            1.014    33.940
n13989.out[0] (.names)                                           0.261    34.201
n14004.in[3] (.names)                                            1.014    35.215
n14004.out[0] (.names)                                           0.261    35.476
n3445.in[0] (.names)                                             1.014    36.490
n3445.out[0] (.names)                                            0.261    36.751
n13995.in[0] (.names)                                            1.014    37.765
n13995.out[0] (.names)                                           0.261    38.026
n13964.in[1] (.names)                                            1.014    39.039
n13964.out[0] (.names)                                           0.261    39.300
n10005.in[0] (.names)                                            1.014    40.314
n10005.out[0] (.names)                                           0.261    40.575
n3566.in[0] (.names)                                             1.014    41.589
n3566.out[0] (.names)                                            0.261    41.850
n13947.in[0] (.names)                                            1.014    42.864
n13947.out[0] (.names)                                           0.261    43.125
n13820.in[0] (.names)                                            1.014    44.139
n13820.out[0] (.names)                                           0.261    44.400
n10018.in[1] (.names)                                            1.014    45.413
n10018.out[0] (.names)                                           0.261    45.674
n4423.in[2] (.names)                                             1.014    46.688
n4423.out[0] (.names)                                            0.261    46.949
n3464.in[0] (.names)                                             1.014    47.963
n3464.out[0] (.names)                                            0.261    48.224
n13824.in[1] (.names)                                            1.014    49.238
n13824.out[0] (.names)                                           0.261    49.499
n13808.in[1] (.names)                                            1.014    50.513
n13808.out[0] (.names)                                           0.261    50.774
n13810.in[1] (.names)                                            1.014    51.787
n13810.out[0] (.names)                                           0.261    52.048
n13816.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13816.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n9977.Q[0] (.latch clocked by pclk)
Endpoint  : n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9977.clk[0] (.latch)                                            1.014     1.014
n9977.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12474.in[0] (.names)                                            1.014     2.070
n12474.out[0] (.names)                                           0.261     2.331
n4281.in[0] (.names)                                             1.014     3.344
n4281.out[0] (.names)                                            0.261     3.605
n12475.in[0] (.names)                                            1.014     4.619
n12475.out[0] (.names)                                           0.261     4.880
n12109.in[0] (.names)                                            1.014     5.894
n12109.out[0] (.names)                                           0.261     6.155
n12476.in[0] (.names)                                            1.014     7.169
n12476.out[0] (.names)                                           0.261     7.430
n7993.in[0] (.names)                                             1.014     8.444
n7993.out[0] (.names)                                            0.261     8.705
n12317.in[0] (.names)                                            1.014     9.719
n12317.out[0] (.names)                                           0.261     9.980
n4998.in[1] (.names)                                             1.014    10.993
n4998.out[0] (.names)                                            0.261    11.254
n12319.in[0] (.names)                                            1.014    12.268
n12319.out[0] (.names)                                           0.261    12.529
n12323.in[0] (.names)                                            1.014    13.543
n12323.out[0] (.names)                                           0.261    13.804
n12327.in[2] (.names)                                            1.014    14.818
n12327.out[0] (.names)                                           0.261    15.079
n12313.in[0] (.names)                                            1.014    16.093
n12313.out[0] (.names)                                           0.261    16.354
n12314.in[1] (.names)                                            1.014    17.367
n12314.out[0] (.names)                                           0.261    17.628
n12272.in[0] (.names)                                            1.014    18.642
n12272.out[0] (.names)                                           0.261    18.903
n12261.in[0] (.names)                                            1.014    19.917
n12261.out[0] (.names)                                           0.261    20.178
n12315.in[1] (.names)                                            1.014    21.192
n12315.out[0] (.names)                                           0.261    21.453
n12391.in[1] (.names)                                            1.014    22.467
n12391.out[0] (.names)                                           0.261    22.728
n12400.in[1] (.names)                                            1.014    23.742
n12400.out[0] (.names)                                           0.261    24.003
n12401.in[0] (.names)                                            1.014    25.016
n12401.out[0] (.names)                                           0.261    25.277
n12404.in[1] (.names)                                            1.014    26.291
n12404.out[0] (.names)                                           0.261    26.552
n12409.in[2] (.names)                                            1.014    27.566
n12409.out[0] (.names)                                           0.261    27.827
n12329.in[2] (.names)                                            1.014    28.841
n12329.out[0] (.names)                                           0.261    29.102
n12410.in[0] (.names)                                            1.014    30.116
n12410.out[0] (.names)                                           0.261    30.377
n12421.in[1] (.names)                                            1.014    31.390
n12421.out[0] (.names)                                           0.261    31.651
n12423.in[1] (.names)                                            1.014    32.665
n12423.out[0] (.names)                                           0.261    32.926
n12227.in[0] (.names)                                            1.014    33.940
n12227.out[0] (.names)                                           0.261    34.201
n12215.in[1] (.names)                                            1.014    35.215
n12215.out[0] (.names)                                           0.261    35.476
n12228.in[0] (.names)                                            1.014    36.490
n12228.out[0] (.names)                                           0.261    36.751
n12274.in[0] (.names)                                            1.014    37.765
n12274.out[0] (.names)                                           0.261    38.026
n12275.in[0] (.names)                                            1.014    39.039
n12275.out[0] (.names)                                           0.261    39.300
n12124.in[1] (.names)                                            1.014    40.314
n12124.out[0] (.names)                                           0.261    40.575
n12285.in[1] (.names)                                            1.014    41.589
n12285.out[0] (.names)                                           0.261    41.850
n12286.in[0] (.names)                                            1.014    42.864
n12286.out[0] (.names)                                           0.261    43.125
n12287.in[1] (.names)                                            1.014    44.139
n12287.out[0] (.names)                                           0.261    44.400
n12090.in[2] (.names)                                            1.014    45.413
n12090.out[0] (.names)                                           0.261    45.674
n12290.in[0] (.names)                                            1.014    46.688
n12290.out[0] (.names)                                           0.261    46.949
n12320.in[1] (.names)                                            1.014    47.963
n12320.out[0] (.names)                                           0.261    48.224
n11880.in[2] (.names)                                            1.014    49.238
n11880.out[0] (.names)                                           0.261    49.499
n12542.in[1] (.names)                                            1.014    50.513
n12542.out[0] (.names)                                           0.261    50.774
n4845.in[0] (.names)                                             1.014    51.787
n4845.out[0] (.names)                                            0.261    52.048
n3700.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3700.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n9977.Q[0] (.latch clocked by pclk)
Endpoint  : n11843.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9977.clk[0] (.latch)                                            1.014     1.014
n9977.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12474.in[0] (.names)                                            1.014     2.070
n12474.out[0] (.names)                                           0.261     2.331
n4281.in[0] (.names)                                             1.014     3.344
n4281.out[0] (.names)                                            0.261     3.605
n12475.in[0] (.names)                                            1.014     4.619
n12475.out[0] (.names)                                           0.261     4.880
n12109.in[0] (.names)                                            1.014     5.894
n12109.out[0] (.names)                                           0.261     6.155
n12476.in[0] (.names)                                            1.014     7.169
n12476.out[0] (.names)                                           0.261     7.430
n7993.in[0] (.names)                                             1.014     8.444
n7993.out[0] (.names)                                            0.261     8.705
n12317.in[0] (.names)                                            1.014     9.719
n12317.out[0] (.names)                                           0.261     9.980
n4998.in[1] (.names)                                             1.014    10.993
n4998.out[0] (.names)                                            0.261    11.254
n12319.in[0] (.names)                                            1.014    12.268
n12319.out[0] (.names)                                           0.261    12.529
n12323.in[0] (.names)                                            1.014    13.543
n12323.out[0] (.names)                                           0.261    13.804
n12327.in[2] (.names)                                            1.014    14.818
n12327.out[0] (.names)                                           0.261    15.079
n12313.in[0] (.names)                                            1.014    16.093
n12313.out[0] (.names)                                           0.261    16.354
n12314.in[1] (.names)                                            1.014    17.367
n12314.out[0] (.names)                                           0.261    17.628
n12272.in[0] (.names)                                            1.014    18.642
n12272.out[0] (.names)                                           0.261    18.903
n12261.in[0] (.names)                                            1.014    19.917
n12261.out[0] (.names)                                           0.261    20.178
n12315.in[1] (.names)                                            1.014    21.192
n12315.out[0] (.names)                                           0.261    21.453
n12391.in[1] (.names)                                            1.014    22.467
n12391.out[0] (.names)                                           0.261    22.728
n12400.in[1] (.names)                                            1.014    23.742
n12400.out[0] (.names)                                           0.261    24.003
n12401.in[0] (.names)                                            1.014    25.016
n12401.out[0] (.names)                                           0.261    25.277
n12404.in[1] (.names)                                            1.014    26.291
n12404.out[0] (.names)                                           0.261    26.552
n12409.in[2] (.names)                                            1.014    27.566
n12409.out[0] (.names)                                           0.261    27.827
n12329.in[2] (.names)                                            1.014    28.841
n12329.out[0] (.names)                                           0.261    29.102
n12410.in[0] (.names)                                            1.014    30.116
n12410.out[0] (.names)                                           0.261    30.377
n12421.in[1] (.names)                                            1.014    31.390
n12421.out[0] (.names)                                           0.261    31.651
n12423.in[1] (.names)                                            1.014    32.665
n12423.out[0] (.names)                                           0.261    32.926
n12227.in[0] (.names)                                            1.014    33.940
n12227.out[0] (.names)                                           0.261    34.201
n12215.in[1] (.names)                                            1.014    35.215
n12215.out[0] (.names)                                           0.261    35.476
n12228.in[0] (.names)                                            1.014    36.490
n12228.out[0] (.names)                                           0.261    36.751
n12274.in[0] (.names)                                            1.014    37.765
n12274.out[0] (.names)                                           0.261    38.026
n12275.in[0] (.names)                                            1.014    39.039
n12275.out[0] (.names)                                           0.261    39.300
n12124.in[1] (.names)                                            1.014    40.314
n12124.out[0] (.names)                                           0.261    40.575
n12285.in[1] (.names)                                            1.014    41.589
n12285.out[0] (.names)                                           0.261    41.850
n12286.in[0] (.names)                                            1.014    42.864
n12286.out[0] (.names)                                           0.261    43.125
n12287.in[1] (.names)                                            1.014    44.139
n12287.out[0] (.names)                                           0.261    44.400
n12090.in[2] (.names)                                            1.014    45.413
n12090.out[0] (.names)                                           0.261    45.674
n12290.in[0] (.names)                                            1.014    46.688
n12290.out[0] (.names)                                           0.261    46.949
n12320.in[1] (.names)                                            1.014    47.963
n12320.out[0] (.names)                                           0.261    48.224
n11880.in[2] (.names)                                            1.014    49.238
n11880.out[0] (.names)                                           0.261    49.499
n4309.in[0] (.names)                                             1.014    50.513
n4309.out[0] (.names)                                            0.261    50.774
n11842.in[1] (.names)                                            1.014    51.787
n11842.out[0] (.names)                                           0.261    52.048
n11843.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11843.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n9977.Q[0] (.latch clocked by pclk)
Endpoint  : n12524.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9977.clk[0] (.latch)                                            1.014     1.014
n9977.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12474.in[0] (.names)                                            1.014     2.070
n12474.out[0] (.names)                                           0.261     2.331
n4281.in[0] (.names)                                             1.014     3.344
n4281.out[0] (.names)                                            0.261     3.605
n12475.in[0] (.names)                                            1.014     4.619
n12475.out[0] (.names)                                           0.261     4.880
n12109.in[0] (.names)                                            1.014     5.894
n12109.out[0] (.names)                                           0.261     6.155
n12476.in[0] (.names)                                            1.014     7.169
n12476.out[0] (.names)                                           0.261     7.430
n7993.in[0] (.names)                                             1.014     8.444
n7993.out[0] (.names)                                            0.261     8.705
n12317.in[0] (.names)                                            1.014     9.719
n12317.out[0] (.names)                                           0.261     9.980
n4998.in[1] (.names)                                             1.014    10.993
n4998.out[0] (.names)                                            0.261    11.254
n12319.in[0] (.names)                                            1.014    12.268
n12319.out[0] (.names)                                           0.261    12.529
n12323.in[0] (.names)                                            1.014    13.543
n12323.out[0] (.names)                                           0.261    13.804
n12327.in[2] (.names)                                            1.014    14.818
n12327.out[0] (.names)                                           0.261    15.079
n12313.in[0] (.names)                                            1.014    16.093
n12313.out[0] (.names)                                           0.261    16.354
n12314.in[1] (.names)                                            1.014    17.367
n12314.out[0] (.names)                                           0.261    17.628
n12272.in[0] (.names)                                            1.014    18.642
n12272.out[0] (.names)                                           0.261    18.903
n12261.in[0] (.names)                                            1.014    19.917
n12261.out[0] (.names)                                           0.261    20.178
n12315.in[1] (.names)                                            1.014    21.192
n12315.out[0] (.names)                                           0.261    21.453
n12391.in[1] (.names)                                            1.014    22.467
n12391.out[0] (.names)                                           0.261    22.728
n12400.in[1] (.names)                                            1.014    23.742
n12400.out[0] (.names)                                           0.261    24.003
n12401.in[0] (.names)                                            1.014    25.016
n12401.out[0] (.names)                                           0.261    25.277
n12404.in[1] (.names)                                            1.014    26.291
n12404.out[0] (.names)                                           0.261    26.552
n12409.in[2] (.names)                                            1.014    27.566
n12409.out[0] (.names)                                           0.261    27.827
n12329.in[2] (.names)                                            1.014    28.841
n12329.out[0] (.names)                                           0.261    29.102
n12410.in[0] (.names)                                            1.014    30.116
n12410.out[0] (.names)                                           0.261    30.377
n12421.in[1] (.names)                                            1.014    31.390
n12421.out[0] (.names)                                           0.261    31.651
n12423.in[1] (.names)                                            1.014    32.665
n12423.out[0] (.names)                                           0.261    32.926
n12227.in[0] (.names)                                            1.014    33.940
n12227.out[0] (.names)                                           0.261    34.201
n12215.in[1] (.names)                                            1.014    35.215
n12215.out[0] (.names)                                           0.261    35.476
n12228.in[0] (.names)                                            1.014    36.490
n12228.out[0] (.names)                                           0.261    36.751
n12274.in[0] (.names)                                            1.014    37.765
n12274.out[0] (.names)                                           0.261    38.026
n12275.in[0] (.names)                                            1.014    39.039
n12275.out[0] (.names)                                           0.261    39.300
n12124.in[1] (.names)                                            1.014    40.314
n12124.out[0] (.names)                                           0.261    40.575
n12285.in[1] (.names)                                            1.014    41.589
n12285.out[0] (.names)                                           0.261    41.850
n12286.in[0] (.names)                                            1.014    42.864
n12286.out[0] (.names)                                           0.261    43.125
n12287.in[1] (.names)                                            1.014    44.139
n12287.out[0] (.names)                                           0.261    44.400
n12090.in[2] (.names)                                            1.014    45.413
n12090.out[0] (.names)                                           0.261    45.674
n12290.in[0] (.names)                                            1.014    46.688
n12290.out[0] (.names)                                           0.261    46.949
n12320.in[1] (.names)                                            1.014    47.963
n12320.out[0] (.names)                                           0.261    48.224
n11880.in[2] (.names)                                            1.014    49.238
n11880.out[0] (.names)                                           0.261    49.499
n4309.in[0] (.names)                                             1.014    50.513
n4309.out[0] (.names)                                            0.261    50.774
n11842.in[1] (.names)                                            1.014    51.787
n11842.out[0] (.names)                                           0.261    52.048
n12524.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12524.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n7697.Q[0] (.latch clocked by pclk)
Endpoint  : n5683.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7697.clk[0] (.latch)                                            1.014     1.014
n7697.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8234.in[0] (.names)                                             1.014     2.070
n8234.out[0] (.names)                                            0.261     2.331
n8489.in[1] (.names)                                             1.014     3.344
n8489.out[0] (.names)                                            0.261     3.605
n7687.in[0] (.names)                                             1.014     4.619
n7687.out[0] (.names)                                            0.261     4.880
n8490.in[0] (.names)                                             1.014     5.894
n8490.out[0] (.names)                                            0.261     6.155
n7365.in[0] (.names)                                             1.014     7.169
n7365.out[0] (.names)                                            0.261     7.430
n8492.in[0] (.names)                                             1.014     8.444
n8492.out[0] (.names)                                            0.261     8.705
n8061.in[1] (.names)                                             1.014     9.719
n8061.out[0] (.names)                                            0.261     9.980
n8512.in[0] (.names)                                             1.014    10.993
n8512.out[0] (.names)                                            0.261    11.254
n7632.in[0] (.names)                                             1.014    12.268
n7632.out[0] (.names)                                            0.261    12.529
n8486.in[0] (.names)                                             1.014    13.543
n8486.out[0] (.names)                                            0.261    13.804
n4212.in[3] (.names)                                             1.014    14.818
n4212.out[0] (.names)                                            0.261    15.079
n7884.in[0] (.names)                                             1.014    16.093
n7884.out[0] (.names)                                            0.261    16.354
n8487.in[0] (.names)                                             1.014    17.367
n8487.out[0] (.names)                                            0.261    17.628
n10242.in[0] (.names)                                            1.014    18.642
n10242.out[0] (.names)                                           0.261    18.903
n10274.in[0] (.names)                                            1.014    19.917
n10274.out[0] (.names)                                           0.261    20.178
n10273.in[0] (.names)                                            1.014    21.192
n10273.out[0] (.names)                                           0.261    21.453
n10265.in[0] (.names)                                            1.014    22.467
n10265.out[0] (.names)                                           0.261    22.728
n10266.in[0] (.names)                                            1.014    23.742
n10266.out[0] (.names)                                           0.261    24.003
n10268.in[2] (.names)                                            1.014    25.016
n10268.out[0] (.names)                                           0.261    25.277
n10271.in[1] (.names)                                            1.014    26.291
n10271.out[0] (.names)                                           0.261    26.552
n3356.in[0] (.names)                                             1.014    27.566
n3356.out[0] (.names)                                            0.261    27.827
n4474.in[1] (.names)                                             1.014    28.841
n4474.out[0] (.names)                                            0.261    29.102
n6466.in[0] (.names)                                             1.014    30.116
n6466.out[0] (.names)                                            0.261    30.377
n6439.in[2] (.names)                                             1.014    31.390
n6439.out[0] (.names)                                            0.261    31.651
n3809.in[0] (.names)                                             1.014    32.665
n3809.out[0] (.names)                                            0.261    32.926
n6473.in[1] (.names)                                             1.014    33.940
n6473.out[0] (.names)                                            0.261    34.201
n6234.in[0] (.names)                                             1.014    35.215
n6234.out[0] (.names)                                            0.261    35.476
n6438.in[0] (.names)                                             1.014    36.490
n6438.out[0] (.names)                                            0.261    36.751
n6417.in[0] (.names)                                             1.014    37.765
n6417.out[0] (.names)                                            0.261    38.026
n6443.in[2] (.names)                                             1.014    39.039
n6443.out[0] (.names)                                            0.261    39.300
n13693.in[0] (.names)                                            1.014    40.314
n13693.out[0] (.names)                                           0.261    40.575
n13273.in[3] (.names)                                            1.014    41.589
n13273.out[0] (.names)                                           0.261    41.850
n13424.in[1] (.names)                                            1.014    42.864
n13424.out[0] (.names)                                           0.261    43.125
n3471.in[0] (.names)                                             1.014    44.139
n3471.out[0] (.names)                                            0.261    44.400
n11887.in[1] (.names)                                            1.014    45.413
n11887.out[0] (.names)                                           0.261    45.674
n13425.in[0] (.names)                                            1.014    46.688
n13425.out[0] (.names)                                           0.261    46.949
n12428.in[0] (.names)                                            1.014    47.963
n12428.out[0] (.names)                                           0.261    48.224
n5012.in[0] (.names)                                             1.014    49.238
n5012.out[0] (.names)                                            0.261    49.499
n12386.in[1] (.names)                                            1.014    50.513
n12386.out[0] (.names)                                           0.261    50.774
n12389.in[0] (.names)                                            1.014    51.787
n12389.out[0] (.names)                                           0.261    52.048
n5683.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5683.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : n11947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n12187.in[0] (.names)                                            1.014     8.444
n12187.out[0] (.names)                                           0.261     8.705
n12197.in[2] (.names)                                            1.014     9.719
n12197.out[0] (.names)                                           0.261     9.980
n12202.in[0] (.names)                                            1.014    10.993
n12202.out[0] (.names)                                           0.261    11.254
n12203.in[0] (.names)                                            1.014    12.268
n12203.out[0] (.names)                                           0.261    12.529
n12207.in[0] (.names)                                            1.014    13.543
n12207.out[0] (.names)                                           0.261    13.804
n12208.in[0] (.names)                                            1.014    14.818
n12208.out[0] (.names)                                           0.261    15.079
n12466.in[0] (.names)                                            1.014    16.093
n12466.out[0] (.names)                                           0.261    16.354
n12463.in[2] (.names)                                            1.014    17.367
n12463.out[0] (.names)                                           0.261    17.628
n12429.in[1] (.names)                                            1.014    18.642
n12429.out[0] (.names)                                           0.261    18.903
n12430.in[2] (.names)                                            1.014    19.917
n12430.out[0] (.names)                                           0.261    20.178
n12431.in[1] (.names)                                            1.014    21.192
n12431.out[0] (.names)                                           0.261    21.453
n12441.in[2] (.names)                                            1.014    22.467
n12441.out[0] (.names)                                           0.261    22.728
n12442.in[0] (.names)                                            1.014    23.742
n12442.out[0] (.names)                                           0.261    24.003
n12443.in[0] (.names)                                            1.014    25.016
n12443.out[0] (.names)                                           0.261    25.277
n12231.in[1] (.names)                                            1.014    26.291
n12231.out[0] (.names)                                           0.261    26.552
n11815.in[1] (.names)                                            1.014    27.566
n11815.out[0] (.names)                                           0.261    27.827
n12468.in[0] (.names)                                            1.014    28.841
n12468.out[0] (.names)                                           0.261    29.102
n12785.in[0] (.names)                                            1.014    30.116
n12785.out[0] (.names)                                           0.261    30.377
n12690.in[3] (.names)                                            1.014    31.390
n12690.out[0] (.names)                                           0.261    31.651
n12787.in[1] (.names)                                            1.014    32.665
n12787.out[0] (.names)                                           0.261    32.926
n12718.in[0] (.names)                                            1.014    33.940
n12718.out[0] (.names)                                           0.261    34.201
n12719.in[1] (.names)                                            1.014    35.215
n12719.out[0] (.names)                                           0.261    35.476
n3863.in[2] (.names)                                             1.014    36.490
n3863.out[0] (.names)                                            0.261    36.751
n12728.in[0] (.names)                                            1.014    37.765
n12728.out[0] (.names)                                           0.261    38.026
n12729.in[0] (.names)                                            1.014    39.039
n12729.out[0] (.names)                                           0.261    39.300
n4398.in[1] (.names)                                             1.014    40.314
n4398.out[0] (.names)                                            0.261    40.575
n12712.in[1] (.names)                                            1.014    41.589
n12712.out[0] (.names)                                           0.261    41.850
n12753.in[0] (.names)                                            1.014    42.864
n12753.out[0] (.names)                                           0.261    43.125
n12756.in[2] (.names)                                            1.014    44.139
n12756.out[0] (.names)                                           0.261    44.400
n3569.in[0] (.names)                                             1.014    45.413
n3569.out[0] (.names)                                            0.261    45.674
n12761.in[1] (.names)                                            1.014    46.688
n12761.out[0] (.names)                                           0.261    46.949
n12096.in[1] (.names)                                            1.014    47.963
n12096.out[0] (.names)                                           0.261    48.224
n12777.in[2] (.names)                                            1.014    49.238
n12777.out[0] (.names)                                           0.261    49.499
n12388.in[1] (.names)                                            1.014    50.513
n12388.out[0] (.names)                                           0.261    50.774
n11946.in[0] (.names)                                            1.014    51.787
n11946.out[0] (.names)                                           0.261    52.048
n11947.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11947.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n9977.Q[0] (.latch clocked by pclk)
Endpoint  : n5515.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9977.clk[0] (.latch)                                            1.014     1.014
n9977.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12474.in[0] (.names)                                            1.014     2.070
n12474.out[0] (.names)                                           0.261     2.331
n4281.in[0] (.names)                                             1.014     3.344
n4281.out[0] (.names)                                            0.261     3.605
n12475.in[0] (.names)                                            1.014     4.619
n12475.out[0] (.names)                                           0.261     4.880
n12109.in[0] (.names)                                            1.014     5.894
n12109.out[0] (.names)                                           0.261     6.155
n12476.in[0] (.names)                                            1.014     7.169
n12476.out[0] (.names)                                           0.261     7.430
n7993.in[0] (.names)                                             1.014     8.444
n7993.out[0] (.names)                                            0.261     8.705
n12317.in[0] (.names)                                            1.014     9.719
n12317.out[0] (.names)                                           0.261     9.980
n4998.in[1] (.names)                                             1.014    10.993
n4998.out[0] (.names)                                            0.261    11.254
n12319.in[0] (.names)                                            1.014    12.268
n12319.out[0] (.names)                                           0.261    12.529
n12323.in[0] (.names)                                            1.014    13.543
n12323.out[0] (.names)                                           0.261    13.804
n12327.in[2] (.names)                                            1.014    14.818
n12327.out[0] (.names)                                           0.261    15.079
n12313.in[0] (.names)                                            1.014    16.093
n12313.out[0] (.names)                                           0.261    16.354
n12314.in[1] (.names)                                            1.014    17.367
n12314.out[0] (.names)                                           0.261    17.628
n12272.in[0] (.names)                                            1.014    18.642
n12272.out[0] (.names)                                           0.261    18.903
n12261.in[0] (.names)                                            1.014    19.917
n12261.out[0] (.names)                                           0.261    20.178
n12315.in[1] (.names)                                            1.014    21.192
n12315.out[0] (.names)                                           0.261    21.453
n12391.in[1] (.names)                                            1.014    22.467
n12391.out[0] (.names)                                           0.261    22.728
n12400.in[1] (.names)                                            1.014    23.742
n12400.out[0] (.names)                                           0.261    24.003
n12260.in[0] (.names)                                            1.014    25.016
n12260.out[0] (.names)                                           0.261    25.277
n12251.in[0] (.names)                                            1.014    26.291
n12251.out[0] (.names)                                           0.261    26.552
n12263.in[0] (.names)                                            1.014    27.566
n12263.out[0] (.names)                                           0.261    27.827
n12359.in[0] (.names)                                            1.014    28.841
n12359.out[0] (.names)                                           0.261    29.102
n12362.in[0] (.names)                                            1.014    30.116
n12362.out[0] (.names)                                           0.261    30.377
n12363.in[2] (.names)                                            1.014    31.390
n12363.out[0] (.names)                                           0.261    31.651
n12349.in[0] (.names)                                            1.014    32.665
n12349.out[0] (.names)                                           0.261    32.926
n12334.in[0] (.names)                                            1.014    33.940
n12334.out[0] (.names)                                           0.261    34.201
n12335.in[0] (.names)                                            1.014    35.215
n12335.out[0] (.names)                                           0.261    35.476
n12331.in[0] (.names)                                            1.014    36.490
n12331.out[0] (.names)                                           0.261    36.751
n12332.in[1] (.names)                                            1.014    37.765
n12332.out[0] (.names)                                           0.261    38.026
n3660.in[1] (.names)                                             1.014    39.039
n3660.out[0] (.names)                                            0.261    39.300
n12216.in[0] (.names)                                            1.014    40.314
n12216.out[0] (.names)                                           0.261    40.575
n12218.in[1] (.names)                                            1.014    41.589
n12218.out[0] (.names)                                           0.261    41.850
n12219.in[0] (.names)                                            1.014    42.864
n12219.out[0] (.names)                                           0.261    43.125
n12220.in[0] (.names)                                            1.014    44.139
n12220.out[0] (.names)                                           0.261    44.400
n12751.in[1] (.names)                                            1.014    45.413
n12751.out[0] (.names)                                           0.261    45.674
n12789.in[0] (.names)                                            1.014    46.688
n12789.out[0] (.names)                                           0.261    46.949
n12780.in[0] (.names)                                            1.014    47.963
n12780.out[0] (.names)                                           0.261    48.224
n4125.in[1] (.names)                                             1.014    49.238
n4125.out[0] (.names)                                            0.261    49.499
n4774.in[0] (.names)                                             1.014    50.513
n4774.out[0] (.names)                                            0.261    50.774
n5514.in[0] (.names)                                             1.014    51.787
n5514.out[0] (.names)                                            0.261    52.048
n5515.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5515.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n5241.Q[0] (.latch clocked by pclk)
Endpoint  : n12179.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5241.clk[0] (.latch)                                            1.014     1.014
n5241.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4670.in[0] (.names)                                             1.014     2.070
n4670.out[0] (.names)                                            0.261     2.331
n5192.in[0] (.names)                                             1.014     3.344
n5192.out[0] (.names)                                            0.261     3.605
n5194.in[0] (.names)                                             1.014     4.619
n5194.out[0] (.names)                                            0.261     4.880
n5198.in[1] (.names)                                             1.014     5.894
n5198.out[0] (.names)                                            0.261     6.155
n5199.in[1] (.names)                                             1.014     7.169
n5199.out[0] (.names)                                            0.261     7.430
n5875.in[1] (.names)                                             1.014     8.444
n5875.out[0] (.names)                                            0.261     8.705
n5234.in[0] (.names)                                             1.014     9.719
n5234.out[0] (.names)                                            0.261     9.980
n5252.in[0] (.names)                                             1.014    10.993
n5252.out[0] (.names)                                            0.261    11.254
n5881.in[0] (.names)                                             1.014    12.268
n5881.out[0] (.names)                                            0.261    12.529
n5860.in[0] (.names)                                             1.014    13.543
n5860.out[0] (.names)                                            0.261    13.804
n5882.in[0] (.names)                                             1.014    14.818
n5882.out[0] (.names)                                            0.261    15.079
n5883.in[0] (.names)                                             1.014    16.093
n5883.out[0] (.names)                                            0.261    16.354
n5887.in[1] (.names)                                             1.014    17.367
n5887.out[0] (.names)                                            0.261    17.628
n6039.in[1] (.names)                                             1.014    18.642
n6039.out[0] (.names)                                            0.261    18.903
n3829.in[0] (.names)                                             1.014    19.917
n3829.out[0] (.names)                                            0.261    20.178
n6040.in[0] (.names)                                             1.014    21.192
n6040.out[0] (.names)                                            0.261    21.453
n6590.in[0] (.names)                                             1.014    22.467
n6590.out[0] (.names)                                            0.261    22.728
n5148.in[2] (.names)                                             1.014    23.742
n5148.out[0] (.names)                                            0.261    24.003
n6592.in[0] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6365.in[0] (.names)                                             1.014    26.291
n6365.out[0] (.names)                                            0.261    26.552
n6366.in[1] (.names)                                             1.014    27.566
n6366.out[0] (.names)                                            0.261    27.827
n6355.in[0] (.names)                                             1.014    28.841
n6355.out[0] (.names)                                            0.261    29.102
n6356.in[0] (.names)                                             1.014    30.116
n6356.out[0] (.names)                                            0.261    30.377
n6351.in[2] (.names)                                             1.014    31.390
n6351.out[0] (.names)                                            0.261    31.651
n6352.in[3] (.names)                                             1.014    32.665
n6352.out[0] (.names)                                            0.261    32.926
n6354.in[1] (.names)                                             1.014    33.940
n6354.out[0] (.names)                                            0.261    34.201
n5156.in[2] (.names)                                             1.014    35.215
n5156.out[0] (.names)                                            0.261    35.476
n6238.in[0] (.names)                                             1.014    36.490
n6238.out[0] (.names)                                            0.261    36.751
n5150.in[2] (.names)                                             1.014    37.765
n5150.out[0] (.names)                                            0.261    38.026
n6243.in[0] (.names)                                             1.014    39.039
n6243.out[0] (.names)                                            0.261    39.300
n6193.in[0] (.names)                                             1.014    40.314
n6193.out[0] (.names)                                            0.261    40.575
n6194.in[0] (.names)                                             1.014    41.589
n6194.out[0] (.names)                                            0.261    41.850
n6231.in[0] (.names)                                             1.014    42.864
n6231.out[0] (.names)                                            0.261    43.125
n4920.in[0] (.names)                                             1.014    44.139
n4920.out[0] (.names)                                            0.261    44.400
n6198.in[0] (.names)                                             1.014    45.413
n6198.out[0] (.names)                                            0.261    45.674
n6200.in[0] (.names)                                             1.014    46.688
n6200.out[0] (.names)                                            0.261    46.949
n3627.in[1] (.names)                                             1.014    47.963
n3627.out[0] (.names)                                            0.261    48.224
n6542.in[0] (.names)                                             1.014    49.238
n6542.out[0] (.names)                                            0.261    49.499
n12166.in[1] (.names)                                            1.014    50.513
n12166.out[0] (.names)                                           0.261    50.774
n12168.in[0] (.names)                                            1.014    51.787
n12168.out[0] (.names)                                           0.261    52.048
n12179.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n9591.Q[0] (.latch clocked by pclk)
Endpoint  : n11847.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9591.clk[0] (.latch)                                            1.014     1.014
n9591.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9592.in[0] (.names)                                             1.014     2.070
n9592.out[0] (.names)                                            0.261     2.331
n4096.in[1] (.names)                                             1.014     3.344
n4096.out[0] (.names)                                            0.261     3.605
n3401.in[0] (.names)                                             1.014     4.619
n3401.out[0] (.names)                                            0.261     4.880
n7875.in[0] (.names)                                             1.014     5.894
n7875.out[0] (.names)                                            0.261     6.155
n7876.in[0] (.names)                                             1.014     7.169
n7876.out[0] (.names)                                            0.261     7.430
n7878.in[2] (.names)                                             1.014     8.444
n7878.out[0] (.names)                                            0.261     8.705
n3511.in[1] (.names)                                             1.014     9.719
n3511.out[0] (.names)                                            0.261     9.980
n13285.in[0] (.names)                                            1.014    10.993
n13285.out[0] (.names)                                           0.261    11.254
n13421.in[0] (.names)                                            1.014    12.268
n13421.out[0] (.names)                                           0.261    12.529
n3497.in[0] (.names)                                             1.014    13.543
n3497.out[0] (.names)                                            0.261    13.804
n13379.in[1] (.names)                                            1.014    14.818
n13379.out[0] (.names)                                           0.261    15.079
n13380.in[2] (.names)                                            1.014    16.093
n13380.out[0] (.names)                                           0.261    16.354
n13483.in[0] (.names)                                            1.014    17.367
n13483.out[0] (.names)                                           0.261    17.628
n13492.in[2] (.names)                                            1.014    18.642
n13492.out[0] (.names)                                           0.261    18.903
n13495.in[1] (.names)                                            1.014    19.917
n13495.out[0] (.names)                                           0.261    20.178
n13470.in[1] (.names)                                            1.014    21.192
n13470.out[0] (.names)                                           0.261    21.453
n13501.in[0] (.names)                                            1.014    22.467
n13501.out[0] (.names)                                           0.261    22.728
n13513.in[2] (.names)                                            1.014    23.742
n13513.out[0] (.names)                                           0.261    24.003
n11872.in[0] (.names)                                            1.014    25.016
n11872.out[0] (.names)                                           0.261    25.277
n13519.in[0] (.names)                                            1.014    26.291
n13519.out[0] (.names)                                           0.261    26.552
n3532.in[1] (.names)                                             1.014    27.566
n3532.out[0] (.names)                                            0.261    27.827
n13521.in[2] (.names)                                            1.014    28.841
n13521.out[0] (.names)                                           0.261    29.102
n13193.in[1] (.names)                                            1.014    30.116
n13193.out[0] (.names)                                           0.261    30.377
n12837.in[0] (.names)                                            1.014    31.390
n12837.out[0] (.names)                                           0.261    31.651
n12839.in[2] (.names)                                            1.014    32.665
n12839.out[0] (.names)                                           0.261    32.926
n12842.in[0] (.names)                                            1.014    33.940
n12842.out[0] (.names)                                           0.261    34.201
n11951.in[0] (.names)                                            1.014    35.215
n11951.out[0] (.names)                                           0.261    35.476
n11954.in[1] (.names)                                            1.014    36.490
n11954.out[0] (.names)                                           0.261    36.751
n11957.in[1] (.names)                                            1.014    37.765
n11957.out[0] (.names)                                           0.261    38.026
n11928.in[3] (.names)                                            1.014    39.039
n11928.out[0] (.names)                                           0.261    39.300
n10022.in[1] (.names)                                            1.014    40.314
n10022.out[0] (.names)                                           0.261    40.575
n11929.in[0] (.names)                                            1.014    41.589
n11929.out[0] (.names)                                           0.261    41.850
n13312.in[0] (.names)                                            1.014    42.864
n13312.out[0] (.names)                                           0.261    43.125
n13552.in[0] (.names)                                            1.014    44.139
n13552.out[0] (.names)                                           0.261    44.400
n13553.in[0] (.names)                                            1.014    45.413
n13553.out[0] (.names)                                           0.261    45.674
n13554.in[0] (.names)                                            1.014    46.688
n13554.out[0] (.names)                                           0.261    46.949
n11832.in[2] (.names)                                            1.014    47.963
n11832.out[0] (.names)                                           0.261    48.224
n13562.in[1] (.names)                                            1.014    49.238
n13562.out[0] (.names)                                           0.261    49.499
n4232.in[1] (.names)                                             1.014    50.513
n4232.out[0] (.names)                                            0.261    50.774
n11846.in[1] (.names)                                            1.014    51.787
n11846.out[0] (.names)                                           0.261    52.048
n11847.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11847.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n13010.Q[0] (.latch clocked by pclk)
Endpoint  : n9995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13010.clk[0] (.latch)                                           1.014     1.014
n13010.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13012.in[0] (.names)                                            1.014     2.070
n13012.out[0] (.names)                                           0.261     2.331
n3426.in[2] (.names)                                             1.014     3.344
n3426.out[0] (.names)                                            0.261     3.605
n4502.in[0] (.names)                                             1.014     4.619
n4502.out[0] (.names)                                            0.261     4.880
n10649.in[1] (.names)                                            1.014     5.894
n10649.out[0] (.names)                                           0.261     6.155
n10616.in[0] (.names)                                            1.014     7.169
n10616.out[0] (.names)                                           0.261     7.430
n10609.in[0] (.names)                                            1.014     8.444
n10609.out[0] (.names)                                           0.261     8.705
n6142.in[1] (.names)                                             1.014     9.719
n6142.out[0] (.names)                                            0.261     9.980
n10617.in[0] (.names)                                            1.014    10.993
n10617.out[0] (.names)                                           0.261    11.254
n10618.in[1] (.names)                                            1.014    12.268
n10618.out[0] (.names)                                           0.261    12.529
n10816.in[1] (.names)                                            1.014    13.543
n10816.out[0] (.names)                                           0.261    13.804
n10817.in[0] (.names)                                            1.014    14.818
n10817.out[0] (.names)                                           0.261    15.079
n10760.in[1] (.names)                                            1.014    16.093
n10760.out[0] (.names)                                           0.261    16.354
n3781.in[0] (.names)                                             1.014    17.367
n3781.out[0] (.names)                                            0.261    17.628
n10845.in[0] (.names)                                            1.014    18.642
n10845.out[0] (.names)                                           0.261    18.903
n10828.in[1] (.names)                                            1.014    19.917
n10828.out[0] (.names)                                           0.261    20.178
n10847.in[0] (.names)                                            1.014    21.192
n10847.out[0] (.names)                                           0.261    21.453
n13736.in[0] (.names)                                            1.014    22.467
n13736.out[0] (.names)                                           0.261    22.728
n13940.in[1] (.names)                                            1.014    23.742
n13940.out[0] (.names)                                           0.261    24.003
n3550.in[0] (.names)                                             1.014    25.016
n3550.out[0] (.names)                                            0.261    25.277
n13906.in[0] (.names)                                            1.014    26.291
n13906.out[0] (.names)                                           0.261    26.552
n13941.in[0] (.names)                                            1.014    27.566
n13941.out[0] (.names)                                           0.261    27.827
n4683.in[1] (.names)                                             1.014    28.841
n4683.out[0] (.names)                                            0.261    29.102
n13928.in[0] (.names)                                            1.014    30.116
n13928.out[0] (.names)                                           0.261    30.377
n13929.in[2] (.names)                                            1.014    31.390
n13929.out[0] (.names)                                           0.261    31.651
n4949.in[2] (.names)                                             1.014    32.665
n4949.out[0] (.names)                                            0.261    32.926
n11728.in[0] (.names)                                            1.014    33.940
n11728.out[0] (.names)                                           0.261    34.201
n13750.in[0] (.names)                                            1.014    35.215
n13750.out[0] (.names)                                           0.261    35.476
n4417.in[0] (.names)                                             1.014    36.490
n4417.out[0] (.names)                                            0.261    36.751
n13751.in[0] (.names)                                            1.014    37.765
n13751.out[0] (.names)                                           0.261    38.026
n3414.in[0] (.names)                                             1.014    39.039
n3414.out[0] (.names)                                            0.261    39.300
n4416.in[0] (.names)                                             1.014    40.314
n4416.out[0] (.names)                                            0.261    40.575
n13765.in[0] (.names)                                            1.014    41.589
n13765.out[0] (.names)                                           0.261    41.850
n13767.in[0] (.names)                                            1.014    42.864
n13767.out[0] (.names)                                           0.261    43.125
n13768.in[0] (.names)                                            1.014    44.139
n13768.out[0] (.names)                                           0.261    44.400
n4839.in[0] (.names)                                             1.014    45.413
n4839.out[0] (.names)                                            0.261    45.674
n13493.in[2] (.names)                                            1.014    46.688
n13493.out[0] (.names)                                           0.261    46.949
n13734.in[0] (.names)                                            1.014    47.963
n13734.out[0] (.names)                                           0.261    48.224
n13770.in[1] (.names)                                            1.014    49.238
n13770.out[0] (.names)                                           0.261    49.499
n14017.in[1] (.names)                                            1.014    50.513
n14017.out[0] (.names)                                           0.261    50.774
n9994.in[1] (.names)                                             1.014    51.787
n9994.out[0] (.names)                                            0.261    52.048
n9995.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9995.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : n9757.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12580.in[0] (.names)                                            1.014    13.543
n12580.out[0] (.names)                                           0.261    13.804
n12583.in[1] (.names)                                            1.014    14.818
n12583.out[0] (.names)                                           0.261    15.079
n12585.in[0] (.names)                                            1.014    16.093
n12585.out[0] (.names)                                           0.261    16.354
n4613.in[3] (.names)                                             1.014    17.367
n4613.out[0] (.names)                                            0.261    17.628
n13688.in[2] (.names)                                            1.014    18.642
n13688.out[0] (.names)                                           0.261    18.903
n13460.in[0] (.names)                                            1.014    19.917
n13460.out[0] (.names)                                           0.261    20.178
n13690.in[0] (.names)                                            1.014    21.192
n13690.out[0] (.names)                                           0.261    21.453
n3355.in[2] (.names)                                             1.014    22.467
n3355.out[0] (.names)                                            0.261    22.728
n13692.in[0] (.names)                                            1.014    23.742
n13692.out[0] (.names)                                           0.261    24.003
n6504.in[0] (.names)                                             1.014    25.016
n6504.out[0] (.names)                                            0.261    25.277
n13830.in[0] (.names)                                            1.014    26.291
n13830.out[0] (.names)                                           0.261    26.552
n13831.in[0] (.names)                                            1.014    27.566
n13831.out[0] (.names)                                           0.261    27.827
n13832.in[0] (.names)                                            1.014    28.841
n13832.out[0] (.names)                                           0.261    29.102
n13833.in[0] (.names)                                            1.014    30.116
n13833.out[0] (.names)                                           0.261    30.377
n4594.in[0] (.names)                                             1.014    31.390
n4594.out[0] (.names)                                            0.261    31.651
n13835.in[1] (.names)                                            1.014    32.665
n13835.out[0] (.names)                                           0.261    32.926
n3707.in[0] (.names)                                             1.014    33.940
n3707.out[0] (.names)                                            0.261    34.201
n13836.in[0] (.names)                                            1.014    35.215
n13836.out[0] (.names)                                           0.261    35.476
n13838.in[1] (.names)                                            1.014    36.490
n13838.out[0] (.names)                                           0.261    36.751
n13694.in[1] (.names)                                            1.014    37.765
n13694.out[0] (.names)                                           0.261    38.026
n4098.in[0] (.names)                                             1.014    39.039
n4098.out[0] (.names)                                            0.261    39.300
n13840.in[0] (.names)                                            1.014    40.314
n13840.out[0] (.names)                                           0.261    40.575
n13847.in[3] (.names)                                            1.014    41.589
n13847.out[0] (.names)                                           0.261    41.850
n4879.in[0] (.names)                                             1.014    42.864
n4879.out[0] (.names)                                            0.261    43.125
n13809.in[0] (.names)                                            1.014    44.139
n13809.out[0] (.names)                                           0.261    44.400
n13845.in[0] (.names)                                            1.014    45.413
n13845.out[0] (.names)                                           0.261    45.674
n13822.in[2] (.names)                                            1.014    46.688
n13822.out[0] (.names)                                           0.261    46.949
n13826.in[2] (.names)                                            1.014    47.963
n13826.out[0] (.names)                                           0.261    48.224
n13846.in[0] (.names)                                            1.014    49.238
n13846.out[0] (.names)                                           0.261    49.499
n13948.in[2] (.names)                                            1.014    50.513
n13948.out[0] (.names)                                           0.261    50.774
n4542.in[2] (.names)                                             1.014    51.787
n4542.out[0] (.names)                                            0.261    52.048
n9757.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9757.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n6181.Q[0] (.latch clocked by pclk)
Endpoint  : n6613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6181.clk[0] (.latch)                                            1.014     1.014
n6181.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9312.in[1] (.names)                                             1.014     2.070
n9312.out[0] (.names)                                            0.261     2.331
n9378.in[0] (.names)                                             1.014     3.344
n9378.out[0] (.names)                                            0.261     3.605
n9352.in[0] (.names)                                             1.014     4.619
n9352.out[0] (.names)                                            0.261     4.880
n4677.in[0] (.names)                                             1.014     5.894
n4677.out[0] (.names)                                            0.261     6.155
n9353.in[0] (.names)                                             1.014     7.169
n9353.out[0] (.names)                                            0.261     7.430
n9277.in[0] (.names)                                             1.014     8.444
n9277.out[0] (.names)                                            0.261     8.705
n9278.in[1] (.names)                                             1.014     9.719
n9278.out[0] (.names)                                            0.261     9.980
n9280.in[1] (.names)                                             1.014    10.993
n9280.out[0] (.names)                                            0.261    11.254
n9283.in[1] (.names)                                             1.014    12.268
n9283.out[0] (.names)                                            0.261    12.529
n9285.in[0] (.names)                                             1.014    13.543
n9285.out[0] (.names)                                            0.261    13.804
n9287.in[0] (.names)                                             1.014    14.818
n9287.out[0] (.names)                                            0.261    15.079
n9199.in[1] (.names)                                             1.014    16.093
n9199.out[0] (.names)                                            0.261    16.354
n9382.in[0] (.names)                                             1.014    17.367
n9382.out[0] (.names)                                            0.261    17.628
n9429.in[0] (.names)                                             1.014    18.642
n9429.out[0] (.names)                                            0.261    18.903
n9424.in[1] (.names)                                             1.014    19.917
n9424.out[0] (.names)                                            0.261    20.178
n9425.in[1] (.names)                                             1.014    21.192
n9425.out[0] (.names)                                            0.261    21.453
n9426.in[1] (.names)                                             1.014    22.467
n9426.out[0] (.names)                                            0.261    22.728
n9427.in[0] (.names)                                             1.014    23.742
n9427.out[0] (.names)                                            0.261    24.003
n9325.in[0] (.names)                                             1.014    25.016
n9325.out[0] (.names)                                            0.261    25.277
n9317.in[1] (.names)                                             1.014    26.291
n9317.out[0] (.names)                                            0.261    26.552
n9314.in[0] (.names)                                             1.014    27.566
n9314.out[0] (.names)                                            0.261    27.827
n9332.in[2] (.names)                                             1.014    28.841
n9332.out[0] (.names)                                            0.261    29.102
n9333.in[0] (.names)                                             1.014    30.116
n9333.out[0] (.names)                                            0.261    30.377
n8795.in[2] (.names)                                             1.014    31.390
n8795.out[0] (.names)                                            0.261    31.651
n8900.in[0] (.names)                                             1.014    32.665
n8900.out[0] (.names)                                            0.261    32.926
n8902.in[0] (.names)                                             1.014    33.940
n8902.out[0] (.names)                                            0.261    34.201
n9077.in[0] (.names)                                             1.014    35.215
n9077.out[0] (.names)                                            0.261    35.476
n9073.in[0] (.names)                                             1.014    36.490
n9073.out[0] (.names)                                            0.261    36.751
n9074.in[0] (.names)                                             1.014    37.765
n9074.out[0] (.names)                                            0.261    38.026
n9076.in[0] (.names)                                             1.014    39.039
n9076.out[0] (.names)                                            0.261    39.300
n9078.in[1] (.names)                                             1.014    40.314
n9078.out[0] (.names)                                            0.261    40.575
n8637.in[3] (.names)                                             1.014    41.589
n8637.out[0] (.names)                                            0.261    41.850
n9082.in[1] (.names)                                             1.014    42.864
n9082.out[0] (.names)                                            0.261    43.125
n3359.in[1] (.names)                                             1.014    44.139
n3359.out[0] (.names)                                            0.261    44.400
n5098.in[1] (.names)                                             1.014    45.413
n5098.out[0] (.names)                                            0.261    45.674
n9099.in[1] (.names)                                             1.014    46.688
n9099.out[0] (.names)                                            0.261    46.949
n7388.in[0] (.names)                                             1.014    47.963
n7388.out[0] (.names)                                            0.261    48.224
n9100.in[0] (.names)                                             1.014    49.238
n9100.out[0] (.names)                                            0.261    49.499
n7319.in[2] (.names)                                             1.014    50.513
n7319.out[0] (.names)                                            0.261    50.774
n6612.in[1] (.names)                                             1.014    51.787
n6612.out[0] (.names)                                            0.261    52.048
n6613.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6613.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : n13691.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12618.in[0] (.names)                                            1.014    13.543
n12618.out[0] (.names)                                           0.261    13.804
n12601.in[0] (.names)                                            1.014    14.818
n12601.out[0] (.names)                                           0.261    15.079
n12596.in[3] (.names)                                            1.014    16.093
n12596.out[0] (.names)                                           0.261    16.354
n12607.in[2] (.names)                                            1.014    17.367
n12607.out[0] (.names)                                           0.261    17.628
n12608.in[0] (.names)                                            1.014    18.642
n12608.out[0] (.names)                                           0.261    18.903
n12268.in[0] (.names)                                            1.014    19.917
n12268.out[0] (.names)                                           0.261    20.178
n12569.in[0] (.names)                                            1.014    21.192
n12569.out[0] (.names)                                           0.261    21.453
n12548.in[0] (.names)                                            1.014    22.467
n12548.out[0] (.names)                                           0.261    22.728
n12571.in[2] (.names)                                            1.014    23.742
n12571.out[0] (.names)                                           0.261    24.003
n12572.in[1] (.names)                                            1.014    25.016
n12572.out[0] (.names)                                           0.261    25.277
n12573.in[0] (.names)                                            1.014    26.291
n12573.out[0] (.names)                                           0.261    26.552
n12762.in[2] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n12629.in[2] (.names)                                            1.014    28.841
n12629.out[0] (.names)                                           0.261    29.102
n12698.in[1] (.names)                                            1.014    30.116
n12698.out[0] (.names)                                           0.261    30.377
n12695.in[1] (.names)                                            1.014    31.390
n12695.out[0] (.names)                                           0.261    31.651
n12255.in[0] (.names)                                            1.014    32.665
n12255.out[0] (.names)                                           0.261    32.926
n12256.in[3] (.names)                                            1.014    33.940
n12256.out[0] (.names)                                           0.261    34.201
n4885.in[1] (.names)                                             1.014    35.215
n4885.out[0] (.names)                                            0.261    35.476
n12293.in[0] (.names)                                            1.014    36.490
n12293.out[0] (.names)                                           0.261    36.751
n12294.in[0] (.names)                                            1.014    37.765
n12294.out[0] (.names)                                           0.261    38.026
n12306.in[1] (.names)                                            1.014    39.039
n12306.out[0] (.names)                                           0.261    39.300
n12309.in[0] (.names)                                            1.014    40.314
n12309.out[0] (.names)                                           0.261    40.575
n12211.in[0] (.names)                                            1.014    41.589
n12211.out[0] (.names)                                           0.261    41.850
n12310.in[0] (.names)                                            1.014    42.864
n12310.out[0] (.names)                                           0.261    43.125
n12212.in[0] (.names)                                            1.014    44.139
n12212.out[0] (.names)                                           0.261    44.400
n12214.in[1] (.names)                                            1.014    45.413
n12214.out[0] (.names)                                           0.261    45.674
n12366.in[0] (.names)                                            1.014    46.688
n12366.out[0] (.names)                                           0.261    46.949
n12076.in[1] (.names)                                            1.014    47.963
n12076.out[0] (.names)                                           0.261    48.224
n12371.in[1] (.names)                                            1.014    49.238
n12371.out[0] (.names)                                           0.261    49.499
n11805.in[1] (.names)                                            1.014    50.513
n11805.out[0] (.names)                                           0.261    50.774
n12372.in[0] (.names)                                            1.014    51.787
n12372.out[0] (.names)                                           0.261    52.048
n13691.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13691.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : n12586.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12618.in[0] (.names)                                            1.014    13.543
n12618.out[0] (.names)                                           0.261    13.804
n12601.in[0] (.names)                                            1.014    14.818
n12601.out[0] (.names)                                           0.261    15.079
n12596.in[3] (.names)                                            1.014    16.093
n12596.out[0] (.names)                                           0.261    16.354
n12607.in[2] (.names)                                            1.014    17.367
n12607.out[0] (.names)                                           0.261    17.628
n12608.in[0] (.names)                                            1.014    18.642
n12608.out[0] (.names)                                           0.261    18.903
n12268.in[0] (.names)                                            1.014    19.917
n12268.out[0] (.names)                                           0.261    20.178
n12569.in[0] (.names)                                            1.014    21.192
n12569.out[0] (.names)                                           0.261    21.453
n12548.in[0] (.names)                                            1.014    22.467
n12548.out[0] (.names)                                           0.261    22.728
n12571.in[2] (.names)                                            1.014    23.742
n12571.out[0] (.names)                                           0.261    24.003
n12572.in[1] (.names)                                            1.014    25.016
n12572.out[0] (.names)                                           0.261    25.277
n12573.in[0] (.names)                                            1.014    26.291
n12573.out[0] (.names)                                           0.261    26.552
n12762.in[2] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n12629.in[2] (.names)                                            1.014    28.841
n12629.out[0] (.names)                                           0.261    29.102
n12698.in[1] (.names)                                            1.014    30.116
n12698.out[0] (.names)                                           0.261    30.377
n12695.in[1] (.names)                                            1.014    31.390
n12695.out[0] (.names)                                           0.261    31.651
n12255.in[0] (.names)                                            1.014    32.665
n12255.out[0] (.names)                                           0.261    32.926
n12256.in[3] (.names)                                            1.014    33.940
n12256.out[0] (.names)                                           0.261    34.201
n4885.in[1] (.names)                                             1.014    35.215
n4885.out[0] (.names)                                            0.261    35.476
n12293.in[0] (.names)                                            1.014    36.490
n12293.out[0] (.names)                                           0.261    36.751
n12294.in[0] (.names)                                            1.014    37.765
n12294.out[0] (.names)                                           0.261    38.026
n12306.in[1] (.names)                                            1.014    39.039
n12306.out[0] (.names)                                           0.261    39.300
n12309.in[0] (.names)                                            1.014    40.314
n12309.out[0] (.names)                                           0.261    40.575
n12211.in[0] (.names)                                            1.014    41.589
n12211.out[0] (.names)                                           0.261    41.850
n12310.in[0] (.names)                                            1.014    42.864
n12310.out[0] (.names)                                           0.261    43.125
n12212.in[0] (.names)                                            1.014    44.139
n12212.out[0] (.names)                                           0.261    44.400
n12214.in[1] (.names)                                            1.014    45.413
n12214.out[0] (.names)                                           0.261    45.674
n12366.in[0] (.names)                                            1.014    46.688
n12366.out[0] (.names)                                           0.261    46.949
n12076.in[1] (.names)                                            1.014    47.963
n12076.out[0] (.names)                                           0.261    48.224
n12371.in[1] (.names)                                            1.014    49.238
n12371.out[0] (.names)                                           0.261    49.499
n12581.in[1] (.names)                                            1.014    50.513
n12581.out[0] (.names)                                           0.261    50.774
n12584.in[0] (.names)                                            1.014    51.787
n12584.out[0] (.names)                                           0.261    52.048
n12586.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12586.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n12179.Q[0] (.latch clocked by pclk)
Endpoint  : n12065.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
n12179.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12170.in[0] (.names)                                            1.014     2.070
n12170.out[0] (.names)                                           0.261     2.331
n12171.in[0] (.names)                                            1.014     3.344
n12171.out[0] (.names)                                           0.261     3.605
n12172.in[0] (.names)                                            1.014     4.619
n12172.out[0] (.names)                                           0.261     4.880
n12173.in[0] (.names)                                            1.014     5.894
n12173.out[0] (.names)                                           0.261     6.155
n12186.in[0] (.names)                                            1.014     7.169
n12186.out[0] (.names)                                           0.261     7.430
n4233.in[1] (.names)                                             1.014     8.444
n4233.out[0] (.names)                                            0.261     8.705
n12615.in[0] (.names)                                            1.014     9.719
n12615.out[0] (.names)                                           0.261     9.980
n12617.in[0] (.names)                                            1.014    10.993
n12617.out[0] (.names)                                           0.261    11.254
n12579.in[2] (.names)                                            1.014    12.268
n12579.out[0] (.names)                                           0.261    12.529
n12618.in[0] (.names)                                            1.014    13.543
n12618.out[0] (.names)                                           0.261    13.804
n12601.in[0] (.names)                                            1.014    14.818
n12601.out[0] (.names)                                           0.261    15.079
n12596.in[3] (.names)                                            1.014    16.093
n12596.out[0] (.names)                                           0.261    16.354
n12607.in[2] (.names)                                            1.014    17.367
n12607.out[0] (.names)                                           0.261    17.628
n12608.in[0] (.names)                                            1.014    18.642
n12608.out[0] (.names)                                           0.261    18.903
n12268.in[0] (.names)                                            1.014    19.917
n12268.out[0] (.names)                                           0.261    20.178
n12569.in[0] (.names)                                            1.014    21.192
n12569.out[0] (.names)                                           0.261    21.453
n12548.in[0] (.names)                                            1.014    22.467
n12548.out[0] (.names)                                           0.261    22.728
n12571.in[2] (.names)                                            1.014    23.742
n12571.out[0] (.names)                                           0.261    24.003
n12572.in[1] (.names)                                            1.014    25.016
n12572.out[0] (.names)                                           0.261    25.277
n12573.in[0] (.names)                                            1.014    26.291
n12573.out[0] (.names)                                           0.261    26.552
n12762.in[2] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n13084.in[1] (.names)                                            1.014    28.841
n13084.out[0] (.names)                                           0.261    29.102
n13086.in[2] (.names)                                            1.014    30.116
n13086.out[0] (.names)                                           0.261    30.377
n13087.in[2] (.names)                                            1.014    31.390
n13087.out[0] (.names)                                           0.261    31.651
n13047.in[0] (.names)                                            1.014    32.665
n13047.out[0] (.names)                                           0.261    32.926
n4391.in[1] (.names)                                             1.014    33.940
n4391.out[0] (.names)                                            0.261    34.201
n13048.in[0] (.names)                                            1.014    35.215
n13048.out[0] (.names)                                           0.261    35.476
n3582.in[1] (.names)                                             1.014    36.490
n3582.out[0] (.names)                                            0.261    36.751
n3832.in[1] (.names)                                             1.014    37.765
n3832.out[0] (.names)                                            0.261    38.026
n13049.in[0] (.names)                                            1.014    39.039
n13049.out[0] (.names)                                           0.261    39.300
n4914.in[0] (.names)                                             1.014    40.314
n4914.out[0] (.names)                                            0.261    40.575
n13066.in[0] (.names)                                            1.014    41.589
n13066.out[0] (.names)                                           0.261    41.850
n11823.in[1] (.names)                                            1.014    42.864
n11823.out[0] (.names)                                           0.261    43.125
n13079.in[0] (.names)                                            1.014    44.139
n13079.out[0] (.names)                                           0.261    44.400
n12825.in[0] (.names)                                            1.014    45.413
n12825.out[0] (.names)                                           0.261    45.674
n12826.in[1] (.names)                                            1.014    46.688
n12826.out[0] (.names)                                           0.261    46.949
n4364.in[0] (.names)                                             1.014    47.963
n4364.out[0] (.names)                                            0.261    48.224
n12831.in[0] (.names)                                            1.014    49.238
n12831.out[0] (.names)                                           0.261    49.499
n12865.in[0] (.names)                                            1.014    50.513
n12865.out[0] (.names)                                           0.261    50.774
n12064.in[1] (.names)                                            1.014    51.787
n12064.out[0] (.names)                                           0.261    52.048
n12065.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12065.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n11808.Q[0] (.latch clocked by pclk)
Endpoint  : n7337.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11808.clk[0] (.latch)                                           1.014     1.014
n11808.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12834.in[1] (.names)                                            1.014     2.070
n12834.out[0] (.names)                                           0.261     2.331
n12835.in[0] (.names)                                            1.014     3.344
n12835.out[0] (.names)                                           0.261     3.605
n4260.in[1] (.names)                                             1.014     4.619
n4260.out[0] (.names)                                            0.261     4.880
n12836.in[0] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12814.in[0] (.names)                                            1.014     7.169
n12814.out[0] (.names)                                           0.261     7.430
n12815.in[2] (.names)                                            1.014     8.444
n12815.out[0] (.names)                                           0.261     8.705
n12816.in[0] (.names)                                            1.014     9.719
n12816.out[0] (.names)                                           0.261     9.980
n3780.in[0] (.names)                                             1.014    10.993
n3780.out[0] (.names)                                            0.261    11.254
n12843.in[0] (.names)                                            1.014    12.268
n12843.out[0] (.names)                                           0.261    12.529
n12871.in[0] (.names)                                            1.014    13.543
n12871.out[0] (.names)                                           0.261    13.804
n12808.in[0] (.names)                                            1.014    14.818
n12808.out[0] (.names)                                           0.261    15.079
n12853.in[3] (.names)                                            1.014    16.093
n12853.out[0] (.names)                                           0.261    16.354
n12854.in[1] (.names)                                            1.014    17.367
n12854.out[0] (.names)                                           0.261    17.628
n12792.in[0] (.names)                                            1.014    18.642
n12792.out[0] (.names)                                           0.261    18.903
n12793.in[1] (.names)                                            1.014    19.917
n12793.out[0] (.names)                                           0.261    20.178
n12794.in[0] (.names)                                            1.014    21.192
n12794.out[0] (.names)                                           0.261    21.453
n12952.in[1] (.names)                                            1.014    22.467
n12952.out[0] (.names)                                           0.261    22.728
n3889.in[1] (.names)                                             1.014    23.742
n3889.out[0] (.names)                                            0.261    24.003
n12889.in[0] (.names)                                            1.014    25.016
n12889.out[0] (.names)                                           0.261    25.277
n3454.in[0] (.names)                                             1.014    26.291
n3454.out[0] (.names)                                            0.261    26.552
n12890.in[0] (.names)                                            1.014    27.566
n12890.out[0] (.names)                                           0.261    27.827
n12904.in[2] (.names)                                            1.014    28.841
n12904.out[0] (.names)                                           0.261    29.102
n12876.in[2] (.names)                                            1.014    30.116
n12876.out[0] (.names)                                           0.261    30.377
n12877.in[1] (.names)                                            1.014    31.390
n12877.out[0] (.names)                                           0.261    31.651
n12810.in[1] (.names)                                            1.014    32.665
n12810.out[0] (.names)                                           0.261    32.926
n12811.in[1] (.names)                                            1.014    33.940
n12811.out[0] (.names)                                           0.261    34.201
n12820.in[1] (.names)                                            1.014    35.215
n12820.out[0] (.names)                                           0.261    35.476
n12822.in[2] (.names)                                            1.014    36.490
n12822.out[0] (.names)                                           0.261    36.751
n12885.in[3] (.names)                                            1.014    37.765
n12885.out[0] (.names)                                           0.261    38.026
n4629.in[0] (.names)                                             1.014    39.039
n4629.out[0] (.names)                                            0.261    39.300
n12894.in[0] (.names)                                            1.014    40.314
n12894.out[0] (.names)                                           0.261    40.575
n10043.in[0] (.names)                                            1.014    41.589
n10043.out[0] (.names)                                           0.261    41.850
n12895.in[0] (.names)                                            1.014    42.864
n12895.out[0] (.names)                                           0.261    43.125
n4609.in[0] (.names)                                             1.014    44.139
n4609.out[0] (.names)                                            0.261    44.400
n11837.in[1] (.names)                                            1.014    45.413
n11837.out[0] (.names)                                           0.261    45.674
n7608.in[0] (.names)                                             1.014    46.688
n7608.out[0] (.names)                                            0.261    46.949
n3811.in[0] (.names)                                             1.014    47.963
n3811.out[0] (.names)                                            0.261    48.224
n7615.in[1] (.names)                                             1.014    49.238
n7615.out[0] (.names)                                            0.261    49.499
n7616.in[0] (.names)                                             1.014    50.513
n7616.out[0] (.names)                                            0.261    50.774
n7336.in[0] (.names)                                             1.014    51.787
n7336.out[0] (.names)                                            0.261    52.048
n7337.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7337.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n11808.Q[0] (.latch clocked by pclk)
Endpoint  : n4655.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11808.clk[0] (.latch)                                           1.014     1.014
n11808.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12834.in[1] (.names)                                            1.014     2.070
n12834.out[0] (.names)                                           0.261     2.331
n12835.in[0] (.names)                                            1.014     3.344
n12835.out[0] (.names)                                           0.261     3.605
n4260.in[1] (.names)                                             1.014     4.619
n4260.out[0] (.names)                                            0.261     4.880
n12836.in[0] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12814.in[0] (.names)                                            1.014     7.169
n12814.out[0] (.names)                                           0.261     7.430
n12815.in[2] (.names)                                            1.014     8.444
n12815.out[0] (.names)                                           0.261     8.705
n12816.in[0] (.names)                                            1.014     9.719
n12816.out[0] (.names)                                           0.261     9.980
n3780.in[0] (.names)                                             1.014    10.993
n3780.out[0] (.names)                                            0.261    11.254
n12843.in[0] (.names)                                            1.014    12.268
n12843.out[0] (.names)                                           0.261    12.529
n12871.in[0] (.names)                                            1.014    13.543
n12871.out[0] (.names)                                           0.261    13.804
n12808.in[0] (.names)                                            1.014    14.818
n12808.out[0] (.names)                                           0.261    15.079
n12853.in[3] (.names)                                            1.014    16.093
n12853.out[0] (.names)                                           0.261    16.354
n12854.in[1] (.names)                                            1.014    17.367
n12854.out[0] (.names)                                           0.261    17.628
n12792.in[0] (.names)                                            1.014    18.642
n12792.out[0] (.names)                                           0.261    18.903
n12793.in[1] (.names)                                            1.014    19.917
n12793.out[0] (.names)                                           0.261    20.178
n12794.in[0] (.names)                                            1.014    21.192
n12794.out[0] (.names)                                           0.261    21.453
n12952.in[1] (.names)                                            1.014    22.467
n12952.out[0] (.names)                                           0.261    22.728
n3889.in[1] (.names)                                             1.014    23.742
n3889.out[0] (.names)                                            0.261    24.003
n12889.in[0] (.names)                                            1.014    25.016
n12889.out[0] (.names)                                           0.261    25.277
n3454.in[0] (.names)                                             1.014    26.291
n3454.out[0] (.names)                                            0.261    26.552
n12890.in[0] (.names)                                            1.014    27.566
n12890.out[0] (.names)                                           0.261    27.827
n12904.in[2] (.names)                                            1.014    28.841
n12904.out[0] (.names)                                           0.261    29.102
n12876.in[2] (.names)                                            1.014    30.116
n12876.out[0] (.names)                                           0.261    30.377
n12877.in[1] (.names)                                            1.014    31.390
n12877.out[0] (.names)                                           0.261    31.651
n12810.in[1] (.names)                                            1.014    32.665
n12810.out[0] (.names)                                           0.261    32.926
n12811.in[1] (.names)                                            1.014    33.940
n12811.out[0] (.names)                                           0.261    34.201
n12820.in[1] (.names)                                            1.014    35.215
n12820.out[0] (.names)                                           0.261    35.476
n12822.in[2] (.names)                                            1.014    36.490
n12822.out[0] (.names)                                           0.261    36.751
n12885.in[3] (.names)                                            1.014    37.765
n12885.out[0] (.names)                                           0.261    38.026
n4629.in[0] (.names)                                             1.014    39.039
n4629.out[0] (.names)                                            0.261    39.300
n12894.in[0] (.names)                                            1.014    40.314
n12894.out[0] (.names)                                           0.261    40.575
n10043.in[0] (.names)                                            1.014    41.589
n10043.out[0] (.names)                                           0.261    41.850
n12895.in[0] (.names)                                            1.014    42.864
n12895.out[0] (.names)                                           0.261    43.125
n4609.in[0] (.names)                                             1.014    44.139
n4609.out[0] (.names)                                            0.261    44.400
n11837.in[1] (.names)                                            1.014    45.413
n11837.out[0] (.names)                                           0.261    45.674
n7608.in[0] (.names)                                             1.014    46.688
n7608.out[0] (.names)                                            0.261    46.949
n3811.in[0] (.names)                                             1.014    47.963
n3811.out[0] (.names)                                            0.261    48.224
n7615.in[1] (.names)                                             1.014    49.238
n7615.out[0] (.names)                                            0.261    49.499
n7616.in[0] (.names)                                             1.014    50.513
n7616.out[0] (.names)                                            0.261    50.774
n7336.in[0] (.names)                                             1.014    51.787
n7336.out[0] (.names)                                            0.261    52.048
n4655.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4655.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n11808.Q[0] (.latch clocked by pclk)
Endpoint  : n9569.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11808.clk[0] (.latch)                                           1.014     1.014
n11808.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12834.in[1] (.names)                                            1.014     2.070
n12834.out[0] (.names)                                           0.261     2.331
n12835.in[0] (.names)                                            1.014     3.344
n12835.out[0] (.names)                                           0.261     3.605
n4260.in[1] (.names)                                             1.014     4.619
n4260.out[0] (.names)                                            0.261     4.880
n12836.in[0] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12814.in[0] (.names)                                            1.014     7.169
n12814.out[0] (.names)                                           0.261     7.430
n12815.in[2] (.names)                                            1.014     8.444
n12815.out[0] (.names)                                           0.261     8.705
n12816.in[0] (.names)                                            1.014     9.719
n12816.out[0] (.names)                                           0.261     9.980
n3780.in[0] (.names)                                             1.014    10.993
n3780.out[0] (.names)                                            0.261    11.254
n12843.in[0] (.names)                                            1.014    12.268
n12843.out[0] (.names)                                           0.261    12.529
n12871.in[0] (.names)                                            1.014    13.543
n12871.out[0] (.names)                                           0.261    13.804
n12808.in[0] (.names)                                            1.014    14.818
n12808.out[0] (.names)                                           0.261    15.079
n12853.in[3] (.names)                                            1.014    16.093
n12853.out[0] (.names)                                           0.261    16.354
n12854.in[1] (.names)                                            1.014    17.367
n12854.out[0] (.names)                                           0.261    17.628
n12792.in[0] (.names)                                            1.014    18.642
n12792.out[0] (.names)                                           0.261    18.903
n12793.in[1] (.names)                                            1.014    19.917
n12793.out[0] (.names)                                           0.261    20.178
n12794.in[0] (.names)                                            1.014    21.192
n12794.out[0] (.names)                                           0.261    21.453
n12952.in[1] (.names)                                            1.014    22.467
n12952.out[0] (.names)                                           0.261    22.728
n3889.in[1] (.names)                                             1.014    23.742
n3889.out[0] (.names)                                            0.261    24.003
n12889.in[0] (.names)                                            1.014    25.016
n12889.out[0] (.names)                                           0.261    25.277
n3454.in[0] (.names)                                             1.014    26.291
n3454.out[0] (.names)                                            0.261    26.552
n12890.in[0] (.names)                                            1.014    27.566
n12890.out[0] (.names)                                           0.261    27.827
n12904.in[2] (.names)                                            1.014    28.841
n12904.out[0] (.names)                                           0.261    29.102
n12876.in[2] (.names)                                            1.014    30.116
n12876.out[0] (.names)                                           0.261    30.377
n12877.in[1] (.names)                                            1.014    31.390
n12877.out[0] (.names)                                           0.261    31.651
n12810.in[1] (.names)                                            1.014    32.665
n12810.out[0] (.names)                                           0.261    32.926
n12811.in[1] (.names)                                            1.014    33.940
n12811.out[0] (.names)                                           0.261    34.201
n12820.in[1] (.names)                                            1.014    35.215
n12820.out[0] (.names)                                           0.261    35.476
n12822.in[2] (.names)                                            1.014    36.490
n12822.out[0] (.names)                                           0.261    36.751
n12885.in[3] (.names)                                            1.014    37.765
n12885.out[0] (.names)                                           0.261    38.026
n4629.in[0] (.names)                                             1.014    39.039
n4629.out[0] (.names)                                            0.261    39.300
n12894.in[0] (.names)                                            1.014    40.314
n12894.out[0] (.names)                                           0.261    40.575
n10043.in[0] (.names)                                            1.014    41.589
n10043.out[0] (.names)                                           0.261    41.850
n12895.in[0] (.names)                                            1.014    42.864
n12895.out[0] (.names)                                           0.261    43.125
n4609.in[0] (.names)                                             1.014    44.139
n4609.out[0] (.names)                                            0.261    44.400
n11837.in[1] (.names)                                            1.014    45.413
n11837.out[0] (.names)                                           0.261    45.674
n7608.in[0] (.names)                                             1.014    46.688
n7608.out[0] (.names)                                            0.261    46.949
n3811.in[0] (.names)                                             1.014    47.963
n3811.out[0] (.names)                                            0.261    48.224
n7615.in[1] (.names)                                             1.014    49.238
n7615.out[0] (.names)                                            0.261    49.499
n7309.in[1] (.names)                                             1.014    50.513
n7309.out[0] (.names)                                            0.261    50.774
n9555.in[1] (.names)                                             1.014    51.787
n9555.out[0] (.names)                                            0.261    52.048
n9569.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9569.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n4772.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9674.in[2] (.names)                                             1.014    21.192
n9674.out[0] (.names)                                            0.261    21.453
n3680.in[0] (.names)                                             1.014    22.467
n3680.out[0] (.names)                                            0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11636.in[1] (.names)                                            1.014    25.016
n11636.out[0] (.names)                                           0.261    25.277
n11610.in[0] (.names)                                            1.014    26.291
n11610.out[0] (.names)                                           0.261    26.552
n11612.in[1] (.names)                                            1.014    27.566
n11612.out[0] (.names)                                           0.261    27.827
n11619.in[0] (.names)                                            1.014    28.841
n11619.out[0] (.names)                                           0.261    29.102
n11583.in[0] (.names)                                            1.014    30.116
n11583.out[0] (.names)                                           0.261    30.377
n4571.in[1] (.names)                                             1.014    31.390
n4571.out[0] (.names)                                            0.261    31.651
n11141.in[2] (.names)                                            1.014    32.665
n11141.out[0] (.names)                                           0.261    32.926
n11143.in[1] (.names)                                            1.014    33.940
n11143.out[0] (.names)                                           0.261    34.201
n11144.in[0] (.names)                                            1.014    35.215
n11144.out[0] (.names)                                           0.261    35.476
n11149.in[2] (.names)                                            1.014    36.490
n11149.out[0] (.names)                                           0.261    36.751
n11151.in[0] (.names)                                            1.014    37.765
n11151.out[0] (.names)                                           0.261    38.026
n11152.in[0] (.names)                                            1.014    39.039
n11152.out[0] (.names)                                           0.261    39.300
n11153.in[0] (.names)                                            1.014    40.314
n11153.out[0] (.names)                                           0.261    40.575
n10944.in[0] (.names)                                            1.014    41.589
n10944.out[0] (.names)                                           0.261    41.850
n10889.in[3] (.names)                                            1.014    42.864
n10889.out[0] (.names)                                           0.261    43.125
n11230.in[0] (.names)                                            1.014    44.139
n11230.out[0] (.names)                                           0.261    44.400
n11231.in[0] (.names)                                            1.014    45.413
n11231.out[0] (.names)                                           0.261    45.674
n11232.in[0] (.names)                                            1.014    46.688
n11232.out[0] (.names)                                           0.261    46.949
n11233.in[0] (.names)                                            1.014    47.963
n11233.out[0] (.names)                                           0.261    48.224
n11157.in[2] (.names)                                            1.014    49.238
n11157.out[0] (.names)                                           0.261    49.499
n10562.in[3] (.names)                                            1.014    50.513
n10562.out[0] (.names)                                           0.261    50.774
n4771.in[1] (.names)                                             1.014    51.787
n4771.out[0] (.names)                                            0.261    52.048
n4772.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4772.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n11158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9674.in[2] (.names)                                             1.014    21.192
n9674.out[0] (.names)                                            0.261    21.453
n3680.in[0] (.names)                                             1.014    22.467
n3680.out[0] (.names)                                            0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11636.in[1] (.names)                                            1.014    25.016
n11636.out[0] (.names)                                           0.261    25.277
n11610.in[0] (.names)                                            1.014    26.291
n11610.out[0] (.names)                                           0.261    26.552
n11612.in[1] (.names)                                            1.014    27.566
n11612.out[0] (.names)                                           0.261    27.827
n11619.in[0] (.names)                                            1.014    28.841
n11619.out[0] (.names)                                           0.261    29.102
n11583.in[0] (.names)                                            1.014    30.116
n11583.out[0] (.names)                                           0.261    30.377
n4571.in[1] (.names)                                             1.014    31.390
n4571.out[0] (.names)                                            0.261    31.651
n11141.in[2] (.names)                                            1.014    32.665
n11141.out[0] (.names)                                           0.261    32.926
n11143.in[1] (.names)                                            1.014    33.940
n11143.out[0] (.names)                                           0.261    34.201
n11144.in[0] (.names)                                            1.014    35.215
n11144.out[0] (.names)                                           0.261    35.476
n11149.in[2] (.names)                                            1.014    36.490
n11149.out[0] (.names)                                           0.261    36.751
n11151.in[0] (.names)                                            1.014    37.765
n11151.out[0] (.names)                                           0.261    38.026
n11152.in[0] (.names)                                            1.014    39.039
n11152.out[0] (.names)                                           0.261    39.300
n11153.in[0] (.names)                                            1.014    40.314
n11153.out[0] (.names)                                           0.261    40.575
n10944.in[0] (.names)                                            1.014    41.589
n10944.out[0] (.names)                                           0.261    41.850
n10889.in[3] (.names)                                            1.014    42.864
n10889.out[0] (.names)                                           0.261    43.125
n11230.in[0] (.names)                                            1.014    44.139
n11230.out[0] (.names)                                           0.261    44.400
n11231.in[0] (.names)                                            1.014    45.413
n11231.out[0] (.names)                                           0.261    45.674
n11232.in[0] (.names)                                            1.014    46.688
n11232.out[0] (.names)                                           0.261    46.949
n11233.in[0] (.names)                                            1.014    47.963
n11233.out[0] (.names)                                           0.261    48.224
n11157.in[2] (.names)                                            1.014    49.238
n11157.out[0] (.names)                                           0.261    49.499
n10562.in[3] (.names)                                            1.014    50.513
n10562.out[0] (.names)                                           0.261    50.774
n4771.in[1] (.names)                                             1.014    51.787
n4771.out[0] (.names)                                            0.261    52.048
n11158.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11158.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n6665.Q[0] (.latch clocked by pclk)
Endpoint  : n10388.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6665.clk[0] (.latch)                                            1.014     1.014
n6665.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6668.in[1] (.names)                                             1.014     3.344
n6668.out[0] (.names)                                            0.261     3.605
n6669.in[0] (.names)                                             1.014     4.619
n6669.out[0] (.names)                                            0.261     4.880
n6670.in[0] (.names)                                             1.014     5.894
n6670.out[0] (.names)                                            0.261     6.155
n3370.in[0] (.names)                                             1.014     7.169
n3370.out[0] (.names)                                            0.261     7.430
n9781.in[2] (.names)                                             1.014     8.444
n9781.out[0] (.names)                                            0.261     8.705
n9777.in[0] (.names)                                             1.014     9.719
n9777.out[0] (.names)                                            0.261     9.980
n9778.in[1] (.names)                                             1.014    10.993
n9778.out[0] (.names)                                            0.261    11.254
n9779.in[0] (.names)                                             1.014    12.268
n9779.out[0] (.names)                                            0.261    12.529
n9780.in[0] (.names)                                             1.014    13.543
n9780.out[0] (.names)                                            0.261    13.804
n9789.in[0] (.names)                                             1.014    14.818
n9789.out[0] (.names)                                            0.261    15.079
n4581.in[1] (.names)                                             1.014    16.093
n4581.out[0] (.names)                                            0.261    16.354
n9796.in[0] (.names)                                             1.014    17.367
n9796.out[0] (.names)                                            0.261    17.628
n9797.in[0] (.names)                                             1.014    18.642
n9797.out[0] (.names)                                            0.261    18.903
n9673.in[0] (.names)                                             1.014    19.917
n9673.out[0] (.names)                                            0.261    20.178
n9674.in[2] (.names)                                             1.014    21.192
n9674.out[0] (.names)                                            0.261    21.453
n3680.in[0] (.names)                                             1.014    22.467
n3680.out[0] (.names)                                            0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11636.in[1] (.names)                                            1.014    25.016
n11636.out[0] (.names)                                           0.261    25.277
n11610.in[0] (.names)                                            1.014    26.291
n11610.out[0] (.names)                                           0.261    26.552
n11612.in[1] (.names)                                            1.014    27.566
n11612.out[0] (.names)                                           0.261    27.827
n11619.in[0] (.names)                                            1.014    28.841
n11619.out[0] (.names)                                           0.261    29.102
n11583.in[0] (.names)                                            1.014    30.116
n11583.out[0] (.names)                                           0.261    30.377
n4571.in[1] (.names)                                             1.014    31.390
n4571.out[0] (.names)                                            0.261    31.651
n11141.in[2] (.names)                                            1.014    32.665
n11141.out[0] (.names)                                           0.261    32.926
n11143.in[1] (.names)                                            1.014    33.940
n11143.out[0] (.names)                                           0.261    34.201
n11144.in[0] (.names)                                            1.014    35.215
n11144.out[0] (.names)                                           0.261    35.476
n11149.in[2] (.names)                                            1.014    36.490
n11149.out[0] (.names)                                           0.261    36.751
n11151.in[0] (.names)                                            1.014    37.765
n11151.out[0] (.names)                                           0.261    38.026
n11152.in[0] (.names)                                            1.014    39.039
n11152.out[0] (.names)                                           0.261    39.300
n11153.in[0] (.names)                                            1.014    40.314
n11153.out[0] (.names)                                           0.261    40.575
n10944.in[0] (.names)                                            1.014    41.589
n10944.out[0] (.names)                                           0.261    41.850
n10889.in[3] (.names)                                            1.014    42.864
n10889.out[0] (.names)                                           0.261    43.125
n11230.in[0] (.names)                                            1.014    44.139
n11230.out[0] (.names)                                           0.261    44.400
n11231.in[0] (.names)                                            1.014    45.413
n11231.out[0] (.names)                                           0.261    45.674
n11165.in[1] (.names)                                            1.014    46.688
n11165.out[0] (.names)                                           0.261    46.949
n11235.in[0] (.names)                                            1.014    47.963
n11235.out[0] (.names)                                           0.261    48.224
n11677.in[2] (.names)                                            1.014    49.238
n11677.out[0] (.names)                                           0.261    49.499
n4716.in[0] (.names)                                             1.014    50.513
n4716.out[0] (.names)                                            0.261    50.774
n4588.in[0] (.names)                                             1.014    51.787
n4588.out[0] (.names)                                            0.261    52.048
n10388.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10388.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n7697.Q[0] (.latch clocked by pclk)
Endpoint  : n10079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7697.clk[0] (.latch)                                            1.014     1.014
n7697.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8234.in[0] (.names)                                             1.014     2.070
n8234.out[0] (.names)                                            0.261     2.331
n8489.in[1] (.names)                                             1.014     3.344
n8489.out[0] (.names)                                            0.261     3.605
n7687.in[0] (.names)                                             1.014     4.619
n7687.out[0] (.names)                                            0.261     4.880
n8490.in[0] (.names)                                             1.014     5.894
n8490.out[0] (.names)                                            0.261     6.155
n7365.in[0] (.names)                                             1.014     7.169
n7365.out[0] (.names)                                            0.261     7.430
n8492.in[0] (.names)                                             1.014     8.444
n8492.out[0] (.names)                                            0.261     8.705
n8061.in[1] (.names)                                             1.014     9.719
n8061.out[0] (.names)                                            0.261     9.980
n8512.in[0] (.names)                                             1.014    10.993
n8512.out[0] (.names)                                            0.261    11.254
n7632.in[0] (.names)                                             1.014    12.268
n7632.out[0] (.names)                                            0.261    12.529
n8486.in[0] (.names)                                             1.014    13.543
n8486.out[0] (.names)                                            0.261    13.804
n4212.in[3] (.names)                                             1.014    14.818
n4212.out[0] (.names)                                            0.261    15.079
n7884.in[0] (.names)                                             1.014    16.093
n7884.out[0] (.names)                                            0.261    16.354
n8487.in[0] (.names)                                             1.014    17.367
n8487.out[0] (.names)                                            0.261    17.628
n10242.in[0] (.names)                                            1.014    18.642
n10242.out[0] (.names)                                           0.261    18.903
n10274.in[0] (.names)                                            1.014    19.917
n10274.out[0] (.names)                                           0.261    20.178
n10273.in[0] (.names)                                            1.014    21.192
n10273.out[0] (.names)                                           0.261    21.453
n10265.in[0] (.names)                                            1.014    22.467
n10265.out[0] (.names)                                           0.261    22.728
n10266.in[0] (.names)                                            1.014    23.742
n10266.out[0] (.names)                                           0.261    24.003
n10268.in[2] (.names)                                            1.014    25.016
n10268.out[0] (.names)                                           0.261    25.277
n10271.in[1] (.names)                                            1.014    26.291
n10271.out[0] (.names)                                           0.261    26.552
n3356.in[0] (.names)                                             1.014    27.566
n3356.out[0] (.names)                                            0.261    27.827
n4474.in[1] (.names)                                             1.014    28.841
n4474.out[0] (.names)                                            0.261    29.102
n6466.in[0] (.names)                                             1.014    30.116
n6466.out[0] (.names)                                            0.261    30.377
n6439.in[2] (.names)                                             1.014    31.390
n6439.out[0] (.names)                                            0.261    31.651
n3809.in[0] (.names)                                             1.014    32.665
n3809.out[0] (.names)                                            0.261    32.926
n6473.in[1] (.names)                                             1.014    33.940
n6473.out[0] (.names)                                            0.261    34.201
n6234.in[0] (.names)                                             1.014    35.215
n6234.out[0] (.names)                                            0.261    35.476
n6438.in[0] (.names)                                             1.014    36.490
n6438.out[0] (.names)                                            0.261    36.751
n6417.in[0] (.names)                                             1.014    37.765
n6417.out[0] (.names)                                            0.261    38.026
n6443.in[2] (.names)                                             1.014    39.039
n6443.out[0] (.names)                                            0.261    39.300
n13693.in[0] (.names)                                            1.014    40.314
n13693.out[0] (.names)                                           0.261    40.575
n13273.in[3] (.names)                                            1.014    41.589
n13273.out[0] (.names)                                           0.261    41.850
n13424.in[1] (.names)                                            1.014    42.864
n13424.out[0] (.names)                                           0.261    43.125
n3471.in[0] (.names)                                             1.014    44.139
n3471.out[0] (.names)                                            0.261    44.400
n11887.in[1] (.names)                                            1.014    45.413
n11887.out[0] (.names)                                           0.261    45.674
n13425.in[0] (.names)                                            1.014    46.688
n13425.out[0] (.names)                                           0.261    46.949
n12428.in[0] (.names)                                            1.014    47.963
n12428.out[0] (.names)                                           0.261    48.224
n5012.in[0] (.names)                                             1.014    49.238
n5012.out[0] (.names)                                            0.261    49.499
n12386.in[1] (.names)                                            1.014    50.513
n12386.out[0] (.names)                                           0.261    50.774
n10078.in[0] (.names)                                            1.014    51.787
n10078.out[0] (.names)                                           0.261    52.048
n10079.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10079.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n9977.Q[0] (.latch clocked by pclk)
Endpoint  : n12085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9977.clk[0] (.latch)                                            1.014     1.014
n9977.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12474.in[0] (.names)                                            1.014     2.070
n12474.out[0] (.names)                                           0.261     2.331
n4281.in[0] (.names)                                             1.014     3.344
n4281.out[0] (.names)                                            0.261     3.605
n12475.in[0] (.names)                                            1.014     4.619
n12475.out[0] (.names)                                           0.261     4.880
n12109.in[0] (.names)                                            1.014     5.894
n12109.out[0] (.names)                                           0.261     6.155
n12476.in[0] (.names)                                            1.014     7.169
n12476.out[0] (.names)                                           0.261     7.430
n7993.in[0] (.names)                                             1.014     8.444
n7993.out[0] (.names)                                            0.261     8.705
n12317.in[0] (.names)                                            1.014     9.719
n12317.out[0] (.names)                                           0.261     9.980
n4998.in[1] (.names)                                             1.014    10.993
n4998.out[0] (.names)                                            0.261    11.254
n12319.in[0] (.names)                                            1.014    12.268
n12319.out[0] (.names)                                           0.261    12.529
n12323.in[0] (.names)                                            1.014    13.543
n12323.out[0] (.names)                                           0.261    13.804
n12327.in[2] (.names)                                            1.014    14.818
n12327.out[0] (.names)                                           0.261    15.079
n12313.in[0] (.names)                                            1.014    16.093
n12313.out[0] (.names)                                           0.261    16.354
n12314.in[1] (.names)                                            1.014    17.367
n12314.out[0] (.names)                                           0.261    17.628
n12272.in[0] (.names)                                            1.014    18.642
n12272.out[0] (.names)                                           0.261    18.903
n12261.in[0] (.names)                                            1.014    19.917
n12261.out[0] (.names)                                           0.261    20.178
n12315.in[1] (.names)                                            1.014    21.192
n12315.out[0] (.names)                                           0.261    21.453
n12391.in[1] (.names)                                            1.014    22.467
n12391.out[0] (.names)                                           0.261    22.728
n12400.in[1] (.names)                                            1.014    23.742
n12400.out[0] (.names)                                           0.261    24.003
n12401.in[0] (.names)                                            1.014    25.016
n12401.out[0] (.names)                                           0.261    25.277
n12404.in[1] (.names)                                            1.014    26.291
n12404.out[0] (.names)                                           0.261    26.552
n12409.in[2] (.names)                                            1.014    27.566
n12409.out[0] (.names)                                           0.261    27.827
n12329.in[2] (.names)                                            1.014    28.841
n12329.out[0] (.names)                                           0.261    29.102
n12410.in[0] (.names)                                            1.014    30.116
n12410.out[0] (.names)                                           0.261    30.377
n12421.in[1] (.names)                                            1.014    31.390
n12421.out[0] (.names)                                           0.261    31.651
n12423.in[1] (.names)                                            1.014    32.665
n12423.out[0] (.names)                                           0.261    32.926
n12227.in[0] (.names)                                            1.014    33.940
n12227.out[0] (.names)                                           0.261    34.201
n12215.in[1] (.names)                                            1.014    35.215
n12215.out[0] (.names)                                           0.261    35.476
n12228.in[0] (.names)                                            1.014    36.490
n12228.out[0] (.names)                                           0.261    36.751
n12274.in[0] (.names)                                            1.014    37.765
n12274.out[0] (.names)                                           0.261    38.026
n12275.in[0] (.names)                                            1.014    39.039
n12275.out[0] (.names)                                           0.261    39.300
n12124.in[1] (.names)                                            1.014    40.314
n12124.out[0] (.names)                                           0.261    40.575
n12285.in[1] (.names)                                            1.014    41.589
n12285.out[0] (.names)                                           0.261    41.850
n12286.in[0] (.names)                                            1.014    42.864
n12286.out[0] (.names)                                           0.261    43.125
n12287.in[1] (.names)                                            1.014    44.139
n12287.out[0] (.names)                                           0.261    44.400
n12090.in[2] (.names)                                            1.014    45.413
n12090.out[0] (.names)                                           0.261    45.674
n12290.in[0] (.names)                                            1.014    46.688
n12290.out[0] (.names)                                           0.261    46.949
n12320.in[1] (.names)                                            1.014    47.963
n12320.out[0] (.names)                                           0.261    48.224
n11880.in[2] (.names)                                            1.014    49.238
n11880.out[0] (.names)                                           0.261    49.499
n12542.in[1] (.names)                                            1.014    50.513
n12542.out[0] (.names)                                           0.261    50.774
n12084.in[1] (.names)                                            1.014    51.787
n12084.out[0] (.names)                                           0.261    52.048
n12085.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12085.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n9977.Q[0] (.latch clocked by pclk)
Endpoint  : n12543.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9977.clk[0] (.latch)                                            1.014     1.014
n9977.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12474.in[0] (.names)                                            1.014     2.070
n12474.out[0] (.names)                                           0.261     2.331
n4281.in[0] (.names)                                             1.014     3.344
n4281.out[0] (.names)                                            0.261     3.605
n12475.in[0] (.names)                                            1.014     4.619
n12475.out[0] (.names)                                           0.261     4.880
n12109.in[0] (.names)                                            1.014     5.894
n12109.out[0] (.names)                                           0.261     6.155
n12476.in[0] (.names)                                            1.014     7.169
n12476.out[0] (.names)                                           0.261     7.430
n7993.in[0] (.names)                                             1.014     8.444
n7993.out[0] (.names)                                            0.261     8.705
n12317.in[0] (.names)                                            1.014     9.719
n12317.out[0] (.names)                                           0.261     9.980
n4998.in[1] (.names)                                             1.014    10.993
n4998.out[0] (.names)                                            0.261    11.254
n12319.in[0] (.names)                                            1.014    12.268
n12319.out[0] (.names)                                           0.261    12.529
n12323.in[0] (.names)                                            1.014    13.543
n12323.out[0] (.names)                                           0.261    13.804
n12327.in[2] (.names)                                            1.014    14.818
n12327.out[0] (.names)                                           0.261    15.079
n12313.in[0] (.names)                                            1.014    16.093
n12313.out[0] (.names)                                           0.261    16.354
n12314.in[1] (.names)                                            1.014    17.367
n12314.out[0] (.names)                                           0.261    17.628
n12272.in[0] (.names)                                            1.014    18.642
n12272.out[0] (.names)                                           0.261    18.903
n12261.in[0] (.names)                                            1.014    19.917
n12261.out[0] (.names)                                           0.261    20.178
n12315.in[1] (.names)                                            1.014    21.192
n12315.out[0] (.names)                                           0.261    21.453
n12391.in[1] (.names)                                            1.014    22.467
n12391.out[0] (.names)                                           0.261    22.728
n12400.in[1] (.names)                                            1.014    23.742
n12400.out[0] (.names)                                           0.261    24.003
n12401.in[0] (.names)                                            1.014    25.016
n12401.out[0] (.names)                                           0.261    25.277
n12404.in[1] (.names)                                            1.014    26.291
n12404.out[0] (.names)                                           0.261    26.552
n12409.in[2] (.names)                                            1.014    27.566
n12409.out[0] (.names)                                           0.261    27.827
n12329.in[2] (.names)                                            1.014    28.841
n12329.out[0] (.names)                                           0.261    29.102
n12410.in[0] (.names)                                            1.014    30.116
n12410.out[0] (.names)                                           0.261    30.377
n12421.in[1] (.names)                                            1.014    31.390
n12421.out[0] (.names)                                           0.261    31.651
n12423.in[1] (.names)                                            1.014    32.665
n12423.out[0] (.names)                                           0.261    32.926
n12227.in[0] (.names)                                            1.014    33.940
n12227.out[0] (.names)                                           0.261    34.201
n12215.in[1] (.names)                                            1.014    35.215
n12215.out[0] (.names)                                           0.261    35.476
n12228.in[0] (.names)                                            1.014    36.490
n12228.out[0] (.names)                                           0.261    36.751
n12274.in[0] (.names)                                            1.014    37.765
n12274.out[0] (.names)                                           0.261    38.026
n12275.in[0] (.names)                                            1.014    39.039
n12275.out[0] (.names)                                           0.261    39.300
n12124.in[1] (.names)                                            1.014    40.314
n12124.out[0] (.names)                                           0.261    40.575
n12285.in[1] (.names)                                            1.014    41.589
n12285.out[0] (.names)                                           0.261    41.850
n12286.in[0] (.names)                                            1.014    42.864
n12286.out[0] (.names)                                           0.261    43.125
n12287.in[1] (.names)                                            1.014    44.139
n12287.out[0] (.names)                                           0.261    44.400
n12090.in[2] (.names)                                            1.014    45.413
n12090.out[0] (.names)                                           0.261    45.674
n12290.in[0] (.names)                                            1.014    46.688
n12290.out[0] (.names)                                           0.261    46.949
n12320.in[1] (.names)                                            1.014    47.963
n12320.out[0] (.names)                                           0.261    48.224
n11880.in[2] (.names)                                            1.014    49.238
n11880.out[0] (.names)                                           0.261    49.499
n12542.in[1] (.names)                                            1.014    50.513
n12542.out[0] (.names)                                           0.261    50.774
n12084.in[1] (.names)                                            1.014    51.787
n12084.out[0] (.names)                                           0.261    52.048
n12543.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12543.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n6181.Q[0] (.latch clocked by pclk)
Endpoint  : n7049.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6181.clk[0] (.latch)                                            1.014     1.014
n6181.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9312.in[1] (.names)                                             1.014     2.070
n9312.out[0] (.names)                                            0.261     2.331
n9378.in[0] (.names)                                             1.014     3.344
n9378.out[0] (.names)                                            0.261     3.605
n9352.in[0] (.names)                                             1.014     4.619
n9352.out[0] (.names)                                            0.261     4.880
n4677.in[0] (.names)                                             1.014     5.894
n4677.out[0] (.names)                                            0.261     6.155
n9353.in[0] (.names)                                             1.014     7.169
n9353.out[0] (.names)                                            0.261     7.430
n9277.in[0] (.names)                                             1.014     8.444
n9277.out[0] (.names)                                            0.261     8.705
n9278.in[1] (.names)                                             1.014     9.719
n9278.out[0] (.names)                                            0.261     9.980
n9280.in[1] (.names)                                             1.014    10.993
n9280.out[0] (.names)                                            0.261    11.254
n9283.in[1] (.names)                                             1.014    12.268
n9283.out[0] (.names)                                            0.261    12.529
n9285.in[0] (.names)                                             1.014    13.543
n9285.out[0] (.names)                                            0.261    13.804
n9292.in[0] (.names)                                             1.014    14.818
n9292.out[0] (.names)                                            0.261    15.079
n9304.in[3] (.names)                                             1.014    16.093
n9304.out[0] (.names)                                            0.261    16.354
n7644.in[1] (.names)                                             1.014    17.367
n7644.out[0] (.names)                                            0.261    17.628
n7647.in[0] (.names)                                             1.014    18.642
n7647.out[0] (.names)                                            0.261    18.903
n4493.in[2] (.names)                                             1.014    19.917
n4493.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n5943.in[1] (.names)                                             1.014    22.467
n5943.out[0] (.names)                                            0.261    22.728
n7649.in[0] (.names)                                             1.014    23.742
n7649.out[0] (.names)                                            0.261    24.003
n7651.in[0] (.names)                                             1.014    25.016
n7651.out[0] (.names)                                            0.261    25.277
n7652.in[0] (.names)                                             1.014    26.291
n7652.out[0] (.names)                                            0.261    26.552
n7664.in[0] (.names)                                             1.014    27.566
n7664.out[0] (.names)                                            0.261    27.827
n7666.in[2] (.names)                                             1.014    28.841
n7666.out[0] (.names)                                            0.261    29.102
n7674.in[0] (.names)                                             1.014    30.116
n7674.out[0] (.names)                                            0.261    30.377
n7753.in[2] (.names)                                             1.014    31.390
n7753.out[0] (.names)                                            0.261    31.651
n7754.in[1] (.names)                                             1.014    32.665
n7754.out[0] (.names)                                            0.261    32.926
n7755.in[1] (.names)                                             1.014    33.940
n7755.out[0] (.names)                                            0.261    34.201
n8497.in[0] (.names)                                             1.014    35.215
n8497.out[0] (.names)                                            0.261    35.476
n7781.in[2] (.names)                                             1.014    36.490
n7781.out[0] (.names)                                            0.261    36.751
n6800.in[0] (.names)                                             1.014    37.765
n6800.out[0] (.names)                                            0.261    38.026
n4114.in[1] (.names)                                             1.014    39.039
n4114.out[0] (.names)                                            0.261    39.300
n8505.in[2] (.names)                                             1.014    40.314
n8505.out[0] (.names)                                            0.261    40.575
n8506.in[1] (.names)                                             1.014    41.589
n8506.out[0] (.names)                                            0.261    41.850
n8507.in[0] (.names)                                             1.014    42.864
n8507.out[0] (.names)                                            0.261    43.125
n8510.in[0] (.names)                                             1.014    44.139
n8510.out[0] (.names)                                            0.261    44.400
n8303.in[0] (.names)                                             1.014    45.413
n8303.out[0] (.names)                                            0.261    45.674
n8096.in[1] (.names)                                             1.014    46.688
n8096.out[0] (.names)                                            0.261    46.949
n8232.in[0] (.names)                                             1.014    47.963
n8232.out[0] (.names)                                            0.261    48.224
n8233.in[3] (.names)                                             1.014    49.238
n8233.out[0] (.names)                                            0.261    49.499
n8239.in[1] (.names)                                             1.014    50.513
n8239.out[0] (.names)                                            0.261    50.774
n4344.in[0] (.names)                                             1.014    51.787
n4344.out[0] (.names)                                            0.261    52.048
n7049.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7049.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n6181.Q[0] (.latch clocked by pclk)
Endpoint  : n8275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6181.clk[0] (.latch)                                            1.014     1.014
n6181.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9312.in[1] (.names)                                             1.014     2.070
n9312.out[0] (.names)                                            0.261     2.331
n9378.in[0] (.names)                                             1.014     3.344
n9378.out[0] (.names)                                            0.261     3.605
n9352.in[0] (.names)                                             1.014     4.619
n9352.out[0] (.names)                                            0.261     4.880
n4677.in[0] (.names)                                             1.014     5.894
n4677.out[0] (.names)                                            0.261     6.155
n9353.in[0] (.names)                                             1.014     7.169
n9353.out[0] (.names)                                            0.261     7.430
n9277.in[0] (.names)                                             1.014     8.444
n9277.out[0] (.names)                                            0.261     8.705
n9278.in[1] (.names)                                             1.014     9.719
n9278.out[0] (.names)                                            0.261     9.980
n9280.in[1] (.names)                                             1.014    10.993
n9280.out[0] (.names)                                            0.261    11.254
n9283.in[1] (.names)                                             1.014    12.268
n9283.out[0] (.names)                                            0.261    12.529
n9285.in[0] (.names)                                             1.014    13.543
n9285.out[0] (.names)                                            0.261    13.804
n9292.in[0] (.names)                                             1.014    14.818
n9292.out[0] (.names)                                            0.261    15.079
n9304.in[3] (.names)                                             1.014    16.093
n9304.out[0] (.names)                                            0.261    16.354
n7644.in[1] (.names)                                             1.014    17.367
n7644.out[0] (.names)                                            0.261    17.628
n7647.in[0] (.names)                                             1.014    18.642
n7647.out[0] (.names)                                            0.261    18.903
n4493.in[2] (.names)                                             1.014    19.917
n4493.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n5943.in[1] (.names)                                             1.014    22.467
n5943.out[0] (.names)                                            0.261    22.728
n7649.in[0] (.names)                                             1.014    23.742
n7649.out[0] (.names)                                            0.261    24.003
n7651.in[0] (.names)                                             1.014    25.016
n7651.out[0] (.names)                                            0.261    25.277
n7652.in[0] (.names)                                             1.014    26.291
n7652.out[0] (.names)                                            0.261    26.552
n7664.in[0] (.names)                                             1.014    27.566
n7664.out[0] (.names)                                            0.261    27.827
n7666.in[2] (.names)                                             1.014    28.841
n7666.out[0] (.names)                                            0.261    29.102
n7674.in[0] (.names)                                             1.014    30.116
n7674.out[0] (.names)                                            0.261    30.377
n7753.in[2] (.names)                                             1.014    31.390
n7753.out[0] (.names)                                            0.261    31.651
n7754.in[1] (.names)                                             1.014    32.665
n7754.out[0] (.names)                                            0.261    32.926
n7755.in[1] (.names)                                             1.014    33.940
n7755.out[0] (.names)                                            0.261    34.201
n8497.in[0] (.names)                                             1.014    35.215
n8497.out[0] (.names)                                            0.261    35.476
n7781.in[2] (.names)                                             1.014    36.490
n7781.out[0] (.names)                                            0.261    36.751
n6800.in[0] (.names)                                             1.014    37.765
n6800.out[0] (.names)                                            0.261    38.026
n4114.in[1] (.names)                                             1.014    39.039
n4114.out[0] (.names)                                            0.261    39.300
n8505.in[2] (.names)                                             1.014    40.314
n8505.out[0] (.names)                                            0.261    40.575
n8506.in[1] (.names)                                             1.014    41.589
n8506.out[0] (.names)                                            0.261    41.850
n8507.in[0] (.names)                                             1.014    42.864
n8507.out[0] (.names)                                            0.261    43.125
n8510.in[0] (.names)                                             1.014    44.139
n8510.out[0] (.names)                                            0.261    44.400
n8303.in[0] (.names)                                             1.014    45.413
n8303.out[0] (.names)                                            0.261    45.674
n8096.in[1] (.names)                                             1.014    46.688
n8096.out[0] (.names)                                            0.261    46.949
n8232.in[0] (.names)                                             1.014    47.963
n8232.out[0] (.names)                                            0.261    48.224
n8233.in[3] (.names)                                             1.014    49.238
n8233.out[0] (.names)                                            0.261    49.499
n8239.in[1] (.names)                                             1.014    50.513
n8239.out[0] (.names)                                            0.261    50.774
n8273.in[1] (.names)                                             1.014    51.787
n8273.out[0] (.names)                                            0.261    52.048
n8275.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8275.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n6181.Q[0] (.latch clocked by pclk)
Endpoint  : n8424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6181.clk[0] (.latch)                                            1.014     1.014
n6181.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9312.in[1] (.names)                                             1.014     2.070
n9312.out[0] (.names)                                            0.261     2.331
n9378.in[0] (.names)                                             1.014     3.344
n9378.out[0] (.names)                                            0.261     3.605
n9352.in[0] (.names)                                             1.014     4.619
n9352.out[0] (.names)                                            0.261     4.880
n4677.in[0] (.names)                                             1.014     5.894
n4677.out[0] (.names)                                            0.261     6.155
n9353.in[0] (.names)                                             1.014     7.169
n9353.out[0] (.names)                                            0.261     7.430
n9277.in[0] (.names)                                             1.014     8.444
n9277.out[0] (.names)                                            0.261     8.705
n9278.in[1] (.names)                                             1.014     9.719
n9278.out[0] (.names)                                            0.261     9.980
n9280.in[1] (.names)                                             1.014    10.993
n9280.out[0] (.names)                                            0.261    11.254
n9283.in[1] (.names)                                             1.014    12.268
n9283.out[0] (.names)                                            0.261    12.529
n9285.in[0] (.names)                                             1.014    13.543
n9285.out[0] (.names)                                            0.261    13.804
n9292.in[0] (.names)                                             1.014    14.818
n9292.out[0] (.names)                                            0.261    15.079
n9304.in[3] (.names)                                             1.014    16.093
n9304.out[0] (.names)                                            0.261    16.354
n7644.in[1] (.names)                                             1.014    17.367
n7644.out[0] (.names)                                            0.261    17.628
n7647.in[0] (.names)                                             1.014    18.642
n7647.out[0] (.names)                                            0.261    18.903
n4493.in[2] (.names)                                             1.014    19.917
n4493.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n5943.in[1] (.names)                                             1.014    22.467
n5943.out[0] (.names)                                            0.261    22.728
n7649.in[0] (.names)                                             1.014    23.742
n7649.out[0] (.names)                                            0.261    24.003
n7651.in[0] (.names)                                             1.014    25.016
n7651.out[0] (.names)                                            0.261    25.277
n7652.in[0] (.names)                                             1.014    26.291
n7652.out[0] (.names)                                            0.261    26.552
n7664.in[0] (.names)                                             1.014    27.566
n7664.out[0] (.names)                                            0.261    27.827
n7666.in[2] (.names)                                             1.014    28.841
n7666.out[0] (.names)                                            0.261    29.102
n7674.in[0] (.names)                                             1.014    30.116
n7674.out[0] (.names)                                            0.261    30.377
n7753.in[2] (.names)                                             1.014    31.390
n7753.out[0] (.names)                                            0.261    31.651
n7754.in[1] (.names)                                             1.014    32.665
n7754.out[0] (.names)                                            0.261    32.926
n7755.in[1] (.names)                                             1.014    33.940
n7755.out[0] (.names)                                            0.261    34.201
n8497.in[0] (.names)                                             1.014    35.215
n8497.out[0] (.names)                                            0.261    35.476
n7781.in[2] (.names)                                             1.014    36.490
n7781.out[0] (.names)                                            0.261    36.751
n6800.in[0] (.names)                                             1.014    37.765
n6800.out[0] (.names)                                            0.261    38.026
n4114.in[1] (.names)                                             1.014    39.039
n4114.out[0] (.names)                                            0.261    39.300
n8505.in[2] (.names)                                             1.014    40.314
n8505.out[0] (.names)                                            0.261    40.575
n8506.in[1] (.names)                                             1.014    41.589
n8506.out[0] (.names)                                            0.261    41.850
n8507.in[0] (.names)                                             1.014    42.864
n8507.out[0] (.names)                                            0.261    43.125
n8510.in[0] (.names)                                             1.014    44.139
n8510.out[0] (.names)                                            0.261    44.400
n8303.in[0] (.names)                                             1.014    45.413
n8303.out[0] (.names)                                            0.261    45.674
n8096.in[1] (.names)                                             1.014    46.688
n8096.out[0] (.names)                                            0.261    46.949
n8232.in[0] (.names)                                             1.014    47.963
n8232.out[0] (.names)                                            0.261    48.224
n8233.in[3] (.names)                                             1.014    49.238
n8233.out[0] (.names)                                            0.261    49.499
n8239.in[1] (.names)                                             1.014    50.513
n8239.out[0] (.names)                                            0.261    50.774
n8273.in[1] (.names)                                             1.014    51.787
n8273.out[0] (.names)                                            0.261    52.048
n8424.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8424.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n13010.Q[0] (.latch clocked by pclk)
Endpoint  : n10116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13010.clk[0] (.latch)                                           1.014     1.014
n13010.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13012.in[0] (.names)                                            1.014     2.070
n13012.out[0] (.names)                                           0.261     2.331
n3426.in[2] (.names)                                             1.014     3.344
n3426.out[0] (.names)                                            0.261     3.605
n4502.in[0] (.names)                                             1.014     4.619
n4502.out[0] (.names)                                            0.261     4.880
n10649.in[1] (.names)                                            1.014     5.894
n10649.out[0] (.names)                                           0.261     6.155
n10616.in[0] (.names)                                            1.014     7.169
n10616.out[0] (.names)                                           0.261     7.430
n10609.in[0] (.names)                                            1.014     8.444
n10609.out[0] (.names)                                           0.261     8.705
n6142.in[1] (.names)                                             1.014     9.719
n6142.out[0] (.names)                                            0.261     9.980
n10617.in[0] (.names)                                            1.014    10.993
n10617.out[0] (.names)                                           0.261    11.254
n10618.in[1] (.names)                                            1.014    12.268
n10618.out[0] (.names)                                           0.261    12.529
n10619.in[0] (.names)                                            1.014    13.543
n10619.out[0] (.names)                                           0.261    13.804
n10623.in[0] (.names)                                            1.014    14.818
n10623.out[0] (.names)                                           0.261    15.079
n10653.in[1] (.names)                                            1.014    16.093
n10653.out[0] (.names)                                           0.261    16.354
n10722.in[1] (.names)                                            1.014    17.367
n10722.out[0] (.names)                                           0.261    17.628
n10732.in[2] (.names)                                            1.014    18.642
n10732.out[0] (.names)                                           0.261    18.903
n10730.in[0] (.names)                                            1.014    19.917
n10730.out[0] (.names)                                           0.261    20.178
n10731.in[1] (.names)                                            1.014    21.192
n10731.out[0] (.names)                                           0.261    21.453
n10733.in[2] (.names)                                            1.014    22.467
n10733.out[0] (.names)                                           0.261    22.728
n10593.in[0] (.names)                                            1.014    23.742
n10593.out[0] (.names)                                           0.261    24.003
n10594.in[2] (.names)                                            1.014    25.016
n10594.out[0] (.names)                                           0.261    25.277
n10595.in[0] (.names)                                            1.014    26.291
n10595.out[0] (.names)                                           0.261    26.552
n10596.in[0] (.names)                                            1.014    27.566
n10596.out[0] (.names)                                           0.261    27.827
n4468.in[3] (.names)                                             1.014    28.841
n4468.out[0] (.names)                                            0.261    29.102
n3493.in[0] (.names)                                             1.014    30.116
n3493.out[0] (.names)                                            0.261    30.377
n10600.in[1] (.names)                                            1.014    31.390
n10600.out[0] (.names)                                           0.261    31.651
n10601.in[0] (.names)                                            1.014    32.665
n10601.out[0] (.names)                                           0.261    32.926
n9768.in[1] (.names)                                             1.014    33.940
n9768.out[0] (.names)                                            0.261    34.201
n10803.in[1] (.names)                                            1.014    35.215
n10803.out[0] (.names)                                           0.261    35.476
n10774.in[0] (.names)                                            1.014    36.490
n10774.out[0] (.names)                                           0.261    36.751
n10775.in[3] (.names)                                            1.014    37.765
n10775.out[0] (.names)                                           0.261    38.026
n4721.in[0] (.names)                                             1.014    39.039
n4721.out[0] (.names)                                            0.261    39.300
n10781.in[0] (.names)                                            1.014    40.314
n10781.out[0] (.names)                                           0.261    40.575
n10762.in[0] (.names)                                            1.014    41.589
n10762.out[0] (.names)                                           0.261    41.850
n4211.in[0] (.names)                                             1.014    42.864
n4211.out[0] (.names)                                            0.261    43.125
n10714.in[0] (.names)                                            1.014    44.139
n10714.out[0] (.names)                                           0.261    44.400
n10700.in[1] (.names)                                            1.014    45.413
n10700.out[0] (.names)                                           0.261    45.674
n10715.in[2] (.names)                                            1.014    46.688
n10715.out[0] (.names)                                           0.261    46.949
n10280.in[1] (.names)                                            1.014    47.963
n10280.out[0] (.names)                                           0.261    48.224
n3906.in[1] (.names)                                             1.014    49.238
n3906.out[0] (.names)                                            0.261    49.499
n4172.in[0] (.names)                                             1.014    50.513
n4172.out[0] (.names)                                            0.261    50.774
n10115.in[0] (.names)                                            1.014    51.787
n10115.out[0] (.names)                                           0.261    52.048
n10116.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10116.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n9782.Q[0] (.latch clocked by pclk)
Endpoint  : n10140.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9782.clk[0] (.latch)                                            1.014     1.014
n9782.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9784.in[0] (.names)                                             1.014     2.070
n9784.out[0] (.names)                                            0.261     2.331
n9866.in[0] (.names)                                             1.014     3.344
n9866.out[0] (.names)                                            0.261     3.605
n9902.in[1] (.names)                                             1.014     4.619
n9902.out[0] (.names)                                            0.261     4.880
n7683.in[0] (.names)                                             1.014     5.894
n7683.out[0] (.names)                                            0.261     6.155
n3626.in[0] (.names)                                             1.014     7.169
n3626.out[0] (.names)                                            0.261     7.430
n10381.in[0] (.names)                                            1.014     8.444
n10381.out[0] (.names)                                           0.261     8.705
n10446.in[0] (.names)                                            1.014     9.719
n10446.out[0] (.names)                                           0.261     9.980
n10447.in[0] (.names)                                            1.014    10.993
n10447.out[0] (.names)                                           0.261    11.254
n10448.in[0] (.names)                                            1.014    12.268
n10448.out[0] (.names)                                           0.261    12.529
n10392.in[0] (.names)                                            1.014    13.543
n10392.out[0] (.names)                                           0.261    13.804
n10393.in[1] (.names)                                            1.014    14.818
n10393.out[0] (.names)                                           0.261    15.079
n4514.in[0] (.names)                                             1.014    16.093
n4514.out[0] (.names)                                            0.261    16.354
n10394.in[0] (.names)                                            1.014    17.367
n10394.out[0] (.names)                                           0.261    17.628
n10395.in[1] (.names)                                            1.014    18.642
n10395.out[0] (.names)                                           0.261    18.903
n10383.in[0] (.names)                                            1.014    19.917
n10383.out[0] (.names)                                           0.261    20.178
n10384.in[1] (.names)                                            1.014    21.192
n10384.out[0] (.names)                                           0.261    21.453
n3575.in[0] (.names)                                             1.014    22.467
n3575.out[0] (.names)                                            0.261    22.728
n10391.in[0] (.names)                                            1.014    23.742
n10391.out[0] (.names)                                           0.261    24.003
n10463.in[2] (.names)                                            1.014    25.016
n10463.out[0] (.names)                                           0.261    25.277
n10450.in[1] (.names)                                            1.014    26.291
n10450.out[0] (.names)                                           0.261    26.552
n10452.in[1] (.names)                                            1.014    27.566
n10452.out[0] (.names)                                           0.261    27.827
n10454.in[1] (.names)                                            1.014    28.841
n10454.out[0] (.names)                                           0.261    29.102
n10070.in[1] (.names)                                            1.014    30.116
n10070.out[0] (.names)                                           0.261    30.377
n10456.in[0] (.names)                                            1.014    31.390
n10456.out[0] (.names)                                           0.261    31.651
n4454.in[2] (.names)                                             1.014    32.665
n4454.out[0] (.names)                                            0.261    32.926
n10347.in[0] (.names)                                            1.014    33.940
n10347.out[0] (.names)                                           0.261    34.201
n10348.in[1] (.names)                                            1.014    35.215
n10348.out[0] (.names)                                           0.261    35.476
n10357.in[0] (.names)                                            1.014    36.490
n10357.out[0] (.names)                                           0.261    36.751
n10359.in[0] (.names)                                            1.014    37.765
n10359.out[0] (.names)                                           0.261    38.026
n10360.in[0] (.names)                                            1.014    39.039
n10360.out[0] (.names)                                           0.261    39.300
n10825.in[3] (.names)                                            1.014    40.314
n10825.out[0] (.names)                                           0.261    40.575
n10566.in[2] (.names)                                            1.014    41.589
n10566.out[0] (.names)                                           0.261    41.850
n10834.in[2] (.names)                                            1.014    42.864
n10834.out[0] (.names)                                           0.261    43.125
n10368.in[0] (.names)                                            1.014    44.139
n10368.out[0] (.names)                                           0.261    44.400
n10369.in[1] (.names)                                            1.014    45.413
n10369.out[0] (.names)                                           0.261    45.674
n10371.in[0] (.names)                                            1.014    46.688
n10371.out[0] (.names)                                           0.261    46.949
n3702.in[0] (.names)                                             1.014    47.963
n3702.out[0] (.names)                                            0.261    48.224
n11657.in[0] (.names)                                            1.014    49.238
n11657.out[0] (.names)                                           0.261    49.499
n11681.in[1] (.names)                                            1.014    50.513
n11681.out[0] (.names)                                           0.261    50.774
n10139.in[1] (.names)                                            1.014    51.787
n10139.out[0] (.names)                                           0.261    52.048
n10140.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10140.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n9782.Q[0] (.latch clocked by pclk)
Endpoint  : n3682.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9782.clk[0] (.latch)                                            1.014     1.014
n9782.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9784.in[0] (.names)                                             1.014     2.070
n9784.out[0] (.names)                                            0.261     2.331
n9866.in[0] (.names)                                             1.014     3.344
n9866.out[0] (.names)                                            0.261     3.605
n9902.in[1] (.names)                                             1.014     4.619
n9902.out[0] (.names)                                            0.261     4.880
n7683.in[0] (.names)                                             1.014     5.894
n7683.out[0] (.names)                                            0.261     6.155
n3626.in[0] (.names)                                             1.014     7.169
n3626.out[0] (.names)                                            0.261     7.430
n10381.in[0] (.names)                                            1.014     8.444
n10381.out[0] (.names)                                           0.261     8.705
n10446.in[0] (.names)                                            1.014     9.719
n10446.out[0] (.names)                                           0.261     9.980
n10447.in[0] (.names)                                            1.014    10.993
n10447.out[0] (.names)                                           0.261    11.254
n10448.in[0] (.names)                                            1.014    12.268
n10448.out[0] (.names)                                           0.261    12.529
n10392.in[0] (.names)                                            1.014    13.543
n10392.out[0] (.names)                                           0.261    13.804
n10393.in[1] (.names)                                            1.014    14.818
n10393.out[0] (.names)                                           0.261    15.079
n4514.in[0] (.names)                                             1.014    16.093
n4514.out[0] (.names)                                            0.261    16.354
n10394.in[0] (.names)                                            1.014    17.367
n10394.out[0] (.names)                                           0.261    17.628
n10395.in[1] (.names)                                            1.014    18.642
n10395.out[0] (.names)                                           0.261    18.903
n10383.in[0] (.names)                                            1.014    19.917
n10383.out[0] (.names)                                           0.261    20.178
n10384.in[1] (.names)                                            1.014    21.192
n10384.out[0] (.names)                                           0.261    21.453
n3575.in[0] (.names)                                             1.014    22.467
n3575.out[0] (.names)                                            0.261    22.728
n10391.in[0] (.names)                                            1.014    23.742
n10391.out[0] (.names)                                           0.261    24.003
n10463.in[2] (.names)                                            1.014    25.016
n10463.out[0] (.names)                                           0.261    25.277
n10450.in[1] (.names)                                            1.014    26.291
n10450.out[0] (.names)                                           0.261    26.552
n10452.in[1] (.names)                                            1.014    27.566
n10452.out[0] (.names)                                           0.261    27.827
n10454.in[1] (.names)                                            1.014    28.841
n10454.out[0] (.names)                                           0.261    29.102
n10070.in[1] (.names)                                            1.014    30.116
n10070.out[0] (.names)                                           0.261    30.377
n10456.in[0] (.names)                                            1.014    31.390
n10456.out[0] (.names)                                           0.261    31.651
n4454.in[2] (.names)                                             1.014    32.665
n4454.out[0] (.names)                                            0.261    32.926
n10347.in[0] (.names)                                            1.014    33.940
n10347.out[0] (.names)                                           0.261    34.201
n10348.in[1] (.names)                                            1.014    35.215
n10348.out[0] (.names)                                           0.261    35.476
n10357.in[0] (.names)                                            1.014    36.490
n10357.out[0] (.names)                                           0.261    36.751
n10359.in[0] (.names)                                            1.014    37.765
n10359.out[0] (.names)                                           0.261    38.026
n10360.in[0] (.names)                                            1.014    39.039
n10360.out[0] (.names)                                           0.261    39.300
n10825.in[3] (.names)                                            1.014    40.314
n10825.out[0] (.names)                                           0.261    40.575
n10566.in[2] (.names)                                            1.014    41.589
n10566.out[0] (.names)                                           0.261    41.850
n10834.in[2] (.names)                                            1.014    42.864
n10834.out[0] (.names)                                           0.261    43.125
n10368.in[0] (.names)                                            1.014    44.139
n10368.out[0] (.names)                                           0.261    44.400
n10369.in[1] (.names)                                            1.014    45.413
n10369.out[0] (.names)                                           0.261    45.674
n10371.in[0] (.names)                                            1.014    46.688
n10371.out[0] (.names)                                           0.261    46.949
n3702.in[0] (.names)                                             1.014    47.963
n3702.out[0] (.names)                                            0.261    48.224
n11657.in[0] (.names)                                            1.014    49.238
n11657.out[0] (.names)                                           0.261    49.499
n11681.in[1] (.names)                                            1.014    50.513
n11681.out[0] (.names)                                           0.261    50.774
n10139.in[1] (.names)                                            1.014    51.787
n10139.out[0] (.names)                                           0.261    52.048
n3682.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3682.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n13010.Q[0] (.latch clocked by pclk)
Endpoint  : n13661.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13010.clk[0] (.latch)                                           1.014     1.014
n13010.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13012.in[0] (.names)                                            1.014     2.070
n13012.out[0] (.names)                                           0.261     2.331
n3426.in[2] (.names)                                             1.014     3.344
n3426.out[0] (.names)                                            0.261     3.605
n4502.in[0] (.names)                                             1.014     4.619
n4502.out[0] (.names)                                            0.261     4.880
n10649.in[1] (.names)                                            1.014     5.894
n10649.out[0] (.names)                                           0.261     6.155
n10616.in[0] (.names)                                            1.014     7.169
n10616.out[0] (.names)                                           0.261     7.430
n10609.in[0] (.names)                                            1.014     8.444
n10609.out[0] (.names)                                           0.261     8.705
n6142.in[1] (.names)                                             1.014     9.719
n6142.out[0] (.names)                                            0.261     9.980
n10617.in[0] (.names)                                            1.014    10.993
n10617.out[0] (.names)                                           0.261    11.254
n10618.in[1] (.names)                                            1.014    12.268
n10618.out[0] (.names)                                           0.261    12.529
n10816.in[1] (.names)                                            1.014    13.543
n10816.out[0] (.names)                                           0.261    13.804
n10817.in[0] (.names)                                            1.014    14.818
n10817.out[0] (.names)                                           0.261    15.079
n10760.in[1] (.names)                                            1.014    16.093
n10760.out[0] (.names)                                           0.261    16.354
n3781.in[0] (.names)                                             1.014    17.367
n3781.out[0] (.names)                                            0.261    17.628
n10845.in[0] (.names)                                            1.014    18.642
n10845.out[0] (.names)                                           0.261    18.903
n10828.in[1] (.names)                                            1.014    19.917
n10828.out[0] (.names)                                           0.261    20.178
n10847.in[0] (.names)                                            1.014    21.192
n10847.out[0] (.names)                                           0.261    21.453
n13736.in[0] (.names)                                            1.014    22.467
n13736.out[0] (.names)                                           0.261    22.728
n13940.in[1] (.names)                                            1.014    23.742
n13940.out[0] (.names)                                           0.261    24.003
n3550.in[0] (.names)                                             1.014    25.016
n3550.out[0] (.names)                                            0.261    25.277
n13906.in[0] (.names)                                            1.014    26.291
n13906.out[0] (.names)                                           0.261    26.552
n13941.in[0] (.names)                                            1.014    27.566
n13941.out[0] (.names)                                           0.261    27.827
n4683.in[1] (.names)                                             1.014    28.841
n4683.out[0] (.names)                                            0.261    29.102
n13928.in[0] (.names)                                            1.014    30.116
n13928.out[0] (.names)                                           0.261    30.377
n13929.in[2] (.names)                                            1.014    31.390
n13929.out[0] (.names)                                           0.261    31.651
n4949.in[2] (.names)                                             1.014    32.665
n4949.out[0] (.names)                                            0.261    32.926
n11728.in[0] (.names)                                            1.014    33.940
n11728.out[0] (.names)                                           0.261    34.201
n4806.in[3] (.names)                                             1.014    35.215
n4806.out[0] (.names)                                            0.261    35.476
n11729.in[2] (.names)                                            1.014    36.490
n11729.out[0] (.names)                                           0.261    36.751
n13662.in[1] (.names)                                            1.014    37.765
n13662.out[0] (.names)                                           0.261    38.026
n13663.in[0] (.names)                                            1.014    39.039
n13663.out[0] (.names)                                           0.261    39.300
n13654.in[0] (.names)                                            1.014    40.314
n13654.out[0] (.names)                                           0.261    40.575
n4808.in[3] (.names)                                             1.014    41.589
n4808.out[0] (.names)                                            0.261    41.850
n13547.in[0] (.names)                                            1.014    42.864
n13547.out[0] (.names)                                           0.261    43.125
n13540.in[0] (.names)                                            1.014    44.139
n13540.out[0] (.names)                                           0.261    44.400
n4118.in[1] (.names)                                             1.014    45.413
n4118.out[0] (.names)                                            0.261    45.674
n13548.in[1] (.names)                                            1.014    46.688
n13548.out[0] (.names)                                           0.261    46.949
n13563.in[2] (.names)                                            1.014    47.963
n13563.out[0] (.names)                                           0.261    48.224
n13658.in[3] (.names)                                            1.014    49.238
n13658.out[0] (.names)                                           0.261    49.499
n11878.in[0] (.names)                                            1.014    50.513
n11878.out[0] (.names)                                           0.261    50.774
n13660.in[0] (.names)                                            1.014    51.787
n13660.out[0] (.names)                                           0.261    52.048
n13661.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13661.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n13010.Q[0] (.latch clocked by pclk)
Endpoint  : n4604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13010.clk[0] (.latch)                                           1.014     1.014
n13010.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13012.in[0] (.names)                                            1.014     2.070
n13012.out[0] (.names)                                           0.261     2.331
n3426.in[2] (.names)                                             1.014     3.344
n3426.out[0] (.names)                                            0.261     3.605
n4502.in[0] (.names)                                             1.014     4.619
n4502.out[0] (.names)                                            0.261     4.880
n10649.in[1] (.names)                                            1.014     5.894
n10649.out[0] (.names)                                           0.261     6.155
n10616.in[0] (.names)                                            1.014     7.169
n10616.out[0] (.names)                                           0.261     7.430
n10609.in[0] (.names)                                            1.014     8.444
n10609.out[0] (.names)                                           0.261     8.705
n6142.in[1] (.names)                                             1.014     9.719
n6142.out[0] (.names)                                            0.261     9.980
n10617.in[0] (.names)                                            1.014    10.993
n10617.out[0] (.names)                                           0.261    11.254
n10618.in[1] (.names)                                            1.014    12.268
n10618.out[0] (.names)                                           0.261    12.529
n10816.in[1] (.names)                                            1.014    13.543
n10816.out[0] (.names)                                           0.261    13.804
n10817.in[0] (.names)                                            1.014    14.818
n10817.out[0] (.names)                                           0.261    15.079
n10760.in[1] (.names)                                            1.014    16.093
n10760.out[0] (.names)                                           0.261    16.354
n3781.in[0] (.names)                                             1.014    17.367
n3781.out[0] (.names)                                            0.261    17.628
n10845.in[0] (.names)                                            1.014    18.642
n10845.out[0] (.names)                                           0.261    18.903
n10828.in[1] (.names)                                            1.014    19.917
n10828.out[0] (.names)                                           0.261    20.178
n10847.in[0] (.names)                                            1.014    21.192
n10847.out[0] (.names)                                           0.261    21.453
n13736.in[0] (.names)                                            1.014    22.467
n13736.out[0] (.names)                                           0.261    22.728
n13940.in[1] (.names)                                            1.014    23.742
n13940.out[0] (.names)                                           0.261    24.003
n3550.in[0] (.names)                                             1.014    25.016
n3550.out[0] (.names)                                            0.261    25.277
n13906.in[0] (.names)                                            1.014    26.291
n13906.out[0] (.names)                                           0.261    26.552
n13941.in[0] (.names)                                            1.014    27.566
n13941.out[0] (.names)                                           0.261    27.827
n4683.in[1] (.names)                                             1.014    28.841
n4683.out[0] (.names)                                            0.261    29.102
n13928.in[0] (.names)                                            1.014    30.116
n13928.out[0] (.names)                                           0.261    30.377
n13929.in[2] (.names)                                            1.014    31.390
n13929.out[0] (.names)                                           0.261    31.651
n4949.in[2] (.names)                                             1.014    32.665
n4949.out[0] (.names)                                            0.261    32.926
n11728.in[0] (.names)                                            1.014    33.940
n11728.out[0] (.names)                                           0.261    34.201
n4806.in[3] (.names)                                             1.014    35.215
n4806.out[0] (.names)                                            0.261    35.476
n11729.in[2] (.names)                                            1.014    36.490
n11729.out[0] (.names)                                           0.261    36.751
n13662.in[1] (.names)                                            1.014    37.765
n13662.out[0] (.names)                                           0.261    38.026
n13663.in[0] (.names)                                            1.014    39.039
n13663.out[0] (.names)                                           0.261    39.300
n13654.in[0] (.names)                                            1.014    40.314
n13654.out[0] (.names)                                           0.261    40.575
n4808.in[3] (.names)                                             1.014    41.589
n4808.out[0] (.names)                                            0.261    41.850
n13547.in[0] (.names)                                            1.014    42.864
n13547.out[0] (.names)                                           0.261    43.125
n13540.in[0] (.names)                                            1.014    44.139
n13540.out[0] (.names)                                           0.261    44.400
n4118.in[1] (.names)                                             1.014    45.413
n4118.out[0] (.names)                                            0.261    45.674
n13548.in[1] (.names)                                            1.014    46.688
n13548.out[0] (.names)                                           0.261    46.949
n13563.in[2] (.names)                                            1.014    47.963
n13563.out[0] (.names)                                           0.261    48.224
n13658.in[3] (.names)                                            1.014    49.238
n13658.out[0] (.names)                                           0.261    49.499
n13623.in[0] (.names)                                            1.014    50.513
n13623.out[0] (.names)                                           0.261    50.774
n4963.in[1] (.names)                                             1.014    51.787
n4963.out[0] (.names)                                            0.261    52.048
n4604.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4604.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n3661.Q[0] (.latch clocked by pclk)
Endpoint  : n5091.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3661.clk[0] (.latch)                                            1.014     1.014
n3661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6413.in[0] (.names)                                             1.014     2.070
n6413.out[0] (.names)                                            0.261     2.331
n6414.in[0] (.names)                                             1.014     3.344
n6414.out[0] (.names)                                            0.261     3.605
n6416.in[0] (.names)                                             1.014     4.619
n6416.out[0] (.names)                                            0.261     4.880
n6422.in[3] (.names)                                             1.014     5.894
n6422.out[0] (.names)                                            0.261     6.155
n6096.in[2] (.names)                                             1.014     7.169
n6096.out[0] (.names)                                            0.261     7.430
n4740.in[0] (.names)                                             1.014     8.444
n4740.out[0] (.names)                                            0.261     8.705
n6078.in[0] (.names)                                             1.014     9.719
n6078.out[0] (.names)                                            0.261     9.980
n6079.in[3] (.names)                                             1.014    10.993
n6079.out[0] (.names)                                            0.261    11.254
n6082.in[1] (.names)                                             1.014    12.268
n6082.out[0] (.names)                                            0.261    12.529
n6083.in[0] (.names)                                             1.014    13.543
n6083.out[0] (.names)                                            0.261    13.804
n6084.in[0] (.names)                                             1.014    14.818
n6084.out[0] (.names)                                            0.261    15.079
n5380.in[1] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5374.in[0] (.names)                                             1.014    18.642
n5374.out[0] (.names)                                            0.261    18.903
n3793.in[3] (.names)                                             1.014    19.917
n3793.out[0] (.names)                                            0.261    20.178
n5387.in[0] (.names)                                             1.014    21.192
n5387.out[0] (.names)                                            0.261    21.453
n5388.in[0] (.names)                                             1.014    22.467
n5388.out[0] (.names)                                            0.261    22.728
n5463.in[1] (.names)                                             1.014    23.742
n5463.out[0] (.names)                                            0.261    24.003
n4491.in[1] (.names)                                             1.014    25.016
n4491.out[0] (.names)                                            0.261    25.277
n3693.in[2] (.names)                                             1.014    26.291
n3693.out[0] (.names)                                            0.261    26.552
n5456.in[0] (.names)                                             1.014    27.566
n5456.out[0] (.names)                                            0.261    27.827
n4077.in[1] (.names)                                             1.014    28.841
n4077.out[0] (.names)                                            0.261    29.102
n3760.in[0] (.names)                                             1.014    30.116
n3760.out[0] (.names)                                            0.261    30.377
n5160.in[1] (.names)                                             1.014    31.390
n5160.out[0] (.names)                                            0.261    31.651
n5073.in[0] (.names)                                             1.014    32.665
n5073.out[0] (.names)                                            0.261    32.926
n5433.in[0] (.names)                                             1.014    33.940
n5433.out[0] (.names)                                            0.261    34.201
n5434.in[1] (.names)                                             1.014    35.215
n5434.out[0] (.names)                                            0.261    35.476
n4598.in[0] (.names)                                             1.014    36.490
n4598.out[0] (.names)                                            0.261    36.751
n3752.in[0] (.names)                                             1.014    37.765
n3752.out[0] (.names)                                            0.261    38.026
n5423.in[0] (.names)                                             1.014    39.039
n5423.out[0] (.names)                                            0.261    39.300
n5426.in[0] (.names)                                             1.014    40.314
n5426.out[0] (.names)                                            0.261    40.575
n3593.in[2] (.names)                                             1.014    41.589
n3593.out[0] (.names)                                            0.261    41.850
n5478.in[1] (.names)                                             1.014    42.864
n5478.out[0] (.names)                                            0.261    43.125
n5483.in[0] (.names)                                             1.014    44.139
n5483.out[0] (.names)                                            0.261    44.400
n5467.in[1] (.names)                                             1.014    45.413
n5467.out[0] (.names)                                            0.261    45.674
n5486.in[1] (.names)                                             1.014    46.688
n5486.out[0] (.names)                                            0.261    46.949
n4074.in[0] (.names)                                             1.014    47.963
n4074.out[0] (.names)                                            0.261    48.224
n5502.in[0] (.names)                                             1.014    49.238
n5502.out[0] (.names)                                            0.261    49.499
n5202.in[0] (.names)                                             1.014    50.513
n5202.out[0] (.names)                                            0.261    50.774
n5090.in[0] (.names)                                             1.014    51.787
n5090.out[0] (.names)                                            0.261    52.048
n5091.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5091.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n5241.Q[0] (.latch clocked by pclk)
Endpoint  : n3596.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5241.clk[0] (.latch)                                            1.014     1.014
n5241.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4670.in[0] (.names)                                             1.014     2.070
n4670.out[0] (.names)                                            0.261     2.331
n5192.in[0] (.names)                                             1.014     3.344
n5192.out[0] (.names)                                            0.261     3.605
n5194.in[0] (.names)                                             1.014     4.619
n5194.out[0] (.names)                                            0.261     4.880
n5198.in[1] (.names)                                             1.014     5.894
n5198.out[0] (.names)                                            0.261     6.155
n5199.in[1] (.names)                                             1.014     7.169
n5199.out[0] (.names)                                            0.261     7.430
n5875.in[1] (.names)                                             1.014     8.444
n5875.out[0] (.names)                                            0.261     8.705
n5234.in[0] (.names)                                             1.014     9.719
n5234.out[0] (.names)                                            0.261     9.980
n5252.in[0] (.names)                                             1.014    10.993
n5252.out[0] (.names)                                            0.261    11.254
n5881.in[0] (.names)                                             1.014    12.268
n5881.out[0] (.names)                                            0.261    12.529
n5860.in[0] (.names)                                             1.014    13.543
n5860.out[0] (.names)                                            0.261    13.804
n5882.in[0] (.names)                                             1.014    14.818
n5882.out[0] (.names)                                            0.261    15.079
n5883.in[0] (.names)                                             1.014    16.093
n5883.out[0] (.names)                                            0.261    16.354
n5887.in[1] (.names)                                             1.014    17.367
n5887.out[0] (.names)                                            0.261    17.628
n6039.in[1] (.names)                                             1.014    18.642
n6039.out[0] (.names)                                            0.261    18.903
n3829.in[0] (.names)                                             1.014    19.917
n3829.out[0] (.names)                                            0.261    20.178
n6040.in[0] (.names)                                             1.014    21.192
n6040.out[0] (.names)                                            0.261    21.453
n6590.in[0] (.names)                                             1.014    22.467
n6590.out[0] (.names)                                            0.261    22.728
n5148.in[2] (.names)                                             1.014    23.742
n5148.out[0] (.names)                                            0.261    24.003
n6592.in[0] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6365.in[0] (.names)                                             1.014    26.291
n6365.out[0] (.names)                                            0.261    26.552
n6366.in[1] (.names)                                             1.014    27.566
n6366.out[0] (.names)                                            0.261    27.827
n6355.in[0] (.names)                                             1.014    28.841
n6355.out[0] (.names)                                            0.261    29.102
n6356.in[0] (.names)                                             1.014    30.116
n6356.out[0] (.names)                                            0.261    30.377
n6351.in[2] (.names)                                             1.014    31.390
n6351.out[0] (.names)                                            0.261    31.651
n6352.in[3] (.names)                                             1.014    32.665
n6352.out[0] (.names)                                            0.261    32.926
n6354.in[1] (.names)                                             1.014    33.940
n6354.out[0] (.names)                                            0.261    34.201
n5156.in[2] (.names)                                             1.014    35.215
n5156.out[0] (.names)                                            0.261    35.476
n6238.in[0] (.names)                                             1.014    36.490
n6238.out[0] (.names)                                            0.261    36.751
n5150.in[2] (.names)                                             1.014    37.765
n5150.out[0] (.names)                                            0.261    38.026
n6243.in[0] (.names)                                             1.014    39.039
n6243.out[0] (.names)                                            0.261    39.300
n6193.in[0] (.names)                                             1.014    40.314
n6193.out[0] (.names)                                            0.261    40.575
n6194.in[0] (.names)                                             1.014    41.589
n6194.out[0] (.names)                                            0.261    41.850
n6231.in[0] (.names)                                             1.014    42.864
n6231.out[0] (.names)                                            0.261    43.125
n6285.in[0] (.names)                                             1.014    44.139
n6285.out[0] (.names)                                            0.261    44.400
n6163.in[1] (.names)                                             1.014    45.413
n6163.out[0] (.names)                                            0.261    45.674
n6164.in[0] (.names)                                             1.014    46.688
n6164.out[0] (.names)                                            0.261    46.949
n6167.in[1] (.names)                                             1.014    47.963
n6167.out[0] (.names)                                            0.261    48.224
n6577.in[1] (.names)                                             1.014    49.238
n6577.out[0] (.names)                                            0.261    49.499
n4342.in[1] (.names)                                             1.014    50.513
n4342.out[0] (.names)                                            0.261    50.774
n4863.in[0] (.names)                                             1.014    51.787
n4863.out[0] (.names)                                            0.261    52.048
n3596.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n5241.Q[0] (.latch clocked by pclk)
Endpoint  : n6581.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5241.clk[0] (.latch)                                            1.014     1.014
n5241.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4670.in[0] (.names)                                             1.014     2.070
n4670.out[0] (.names)                                            0.261     2.331
n5192.in[0] (.names)                                             1.014     3.344
n5192.out[0] (.names)                                            0.261     3.605
n5194.in[0] (.names)                                             1.014     4.619
n5194.out[0] (.names)                                            0.261     4.880
n5198.in[1] (.names)                                             1.014     5.894
n5198.out[0] (.names)                                            0.261     6.155
n5199.in[1] (.names)                                             1.014     7.169
n5199.out[0] (.names)                                            0.261     7.430
n5875.in[1] (.names)                                             1.014     8.444
n5875.out[0] (.names)                                            0.261     8.705
n5234.in[0] (.names)                                             1.014     9.719
n5234.out[0] (.names)                                            0.261     9.980
n5252.in[0] (.names)                                             1.014    10.993
n5252.out[0] (.names)                                            0.261    11.254
n5881.in[0] (.names)                                             1.014    12.268
n5881.out[0] (.names)                                            0.261    12.529
n5860.in[0] (.names)                                             1.014    13.543
n5860.out[0] (.names)                                            0.261    13.804
n5882.in[0] (.names)                                             1.014    14.818
n5882.out[0] (.names)                                            0.261    15.079
n5883.in[0] (.names)                                             1.014    16.093
n5883.out[0] (.names)                                            0.261    16.354
n5887.in[1] (.names)                                             1.014    17.367
n5887.out[0] (.names)                                            0.261    17.628
n6039.in[1] (.names)                                             1.014    18.642
n6039.out[0] (.names)                                            0.261    18.903
n3829.in[0] (.names)                                             1.014    19.917
n3829.out[0] (.names)                                            0.261    20.178
n6040.in[0] (.names)                                             1.014    21.192
n6040.out[0] (.names)                                            0.261    21.453
n6590.in[0] (.names)                                             1.014    22.467
n6590.out[0] (.names)                                            0.261    22.728
n5148.in[2] (.names)                                             1.014    23.742
n5148.out[0] (.names)                                            0.261    24.003
n6592.in[0] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6365.in[0] (.names)                                             1.014    26.291
n6365.out[0] (.names)                                            0.261    26.552
n6366.in[1] (.names)                                             1.014    27.566
n6366.out[0] (.names)                                            0.261    27.827
n6355.in[0] (.names)                                             1.014    28.841
n6355.out[0] (.names)                                            0.261    29.102
n6356.in[0] (.names)                                             1.014    30.116
n6356.out[0] (.names)                                            0.261    30.377
n6351.in[2] (.names)                                             1.014    31.390
n6351.out[0] (.names)                                            0.261    31.651
n6352.in[3] (.names)                                             1.014    32.665
n6352.out[0] (.names)                                            0.261    32.926
n6354.in[1] (.names)                                             1.014    33.940
n6354.out[0] (.names)                                            0.261    34.201
n5156.in[2] (.names)                                             1.014    35.215
n5156.out[0] (.names)                                            0.261    35.476
n6238.in[0] (.names)                                             1.014    36.490
n6238.out[0] (.names)                                            0.261    36.751
n5150.in[2] (.names)                                             1.014    37.765
n5150.out[0] (.names)                                            0.261    38.026
n6243.in[0] (.names)                                             1.014    39.039
n6243.out[0] (.names)                                            0.261    39.300
n6193.in[0] (.names)                                             1.014    40.314
n6193.out[0] (.names)                                            0.261    40.575
n6194.in[0] (.names)                                             1.014    41.589
n6194.out[0] (.names)                                            0.261    41.850
n6231.in[0] (.names)                                             1.014    42.864
n6231.out[0] (.names)                                            0.261    43.125
n6285.in[0] (.names)                                             1.014    44.139
n6285.out[0] (.names)                                            0.261    44.400
n6163.in[1] (.names)                                             1.014    45.413
n6163.out[0] (.names)                                            0.261    45.674
n6164.in[0] (.names)                                             1.014    46.688
n6164.out[0] (.names)                                            0.261    46.949
n6167.in[1] (.names)                                             1.014    47.963
n6167.out[0] (.names)                                            0.261    48.224
n6577.in[1] (.names)                                             1.014    49.238
n6577.out[0] (.names)                                            0.261    49.499
n4342.in[1] (.names)                                             1.014    50.513
n4342.out[0] (.names)                                            0.261    50.774
n4863.in[0] (.names)                                             1.014    51.787
n4863.out[0] (.names)                                            0.261    52.048
n6581.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6581.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n13338.Q[0] (.latch clocked by pclk)
Endpoint  : n13117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13338.clk[0] (.latch)                                           1.014     1.014
n13338.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13364.in[1] (.names)                                            1.014     2.070
n13364.out[0] (.names)                                           0.261     2.331
n13331.in[0] (.names)                                            1.014     3.344
n13331.out[0] (.names)                                           0.261     3.605
n13332.in[1] (.names)                                            1.014     4.619
n13332.out[0] (.names)                                           0.261     4.880
n4440.in[2] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n13618.in[1] (.names)                                            1.014     7.169
n13618.out[0] (.names)                                           0.261     7.430
n13622.in[0] (.names)                                            1.014     8.444
n13622.out[0] (.names)                                           0.261     8.705
n13599.in[0] (.names)                                            1.014     9.719
n13599.out[0] (.names)                                           0.261     9.980
n13600.in[1] (.names)                                            1.014    10.993
n13600.out[0] (.names)                                           0.261    11.254
n13601.in[2] (.names)                                            1.014    12.268
n13601.out[0] (.names)                                           0.261    12.529
n13589.in[0] (.names)                                            1.014    13.543
n13589.out[0] (.names)                                           0.261    13.804
n13602.in[0] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13603.in[0] (.names)                                            1.014    16.093
n13603.out[0] (.names)                                           0.261    16.354
n13407.in[0] (.names)                                            1.014    17.367
n13407.out[0] (.names)                                           0.261    17.628
n13372.in[1] (.names)                                            1.014    18.642
n13372.out[0] (.names)                                           0.261    18.903
n13408.in[2] (.names)                                            1.014    19.917
n13408.out[0] (.names)                                           0.261    20.178
n13418.in[0] (.names)                                            1.014    21.192
n13418.out[0] (.names)                                           0.261    21.453
n13404.in[0] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13406.in[0] (.names)                                            1.014    23.742
n13406.out[0] (.names)                                           0.261    24.003
n13410.in[0] (.names)                                            1.014    25.016
n13410.out[0] (.names)                                           0.261    25.277
n13413.in[1] (.names)                                            1.014    26.291
n13413.out[0] (.names)                                           0.261    26.552
n13056.in[3] (.names)                                            1.014    27.566
n13056.out[0] (.names)                                           0.261    27.827
n3837.in[1] (.names)                                             1.014    28.841
n3837.out[0] (.names)                                            0.261    29.102
n13415.in[1] (.names)                                            1.014    30.116
n13415.out[0] (.names)                                           0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n13515.in[2] (.names)                                            1.014    32.665
n13515.out[0] (.names)                                           0.261    32.926
n13516.in[0] (.names)                                            1.014    33.940
n13516.out[0] (.names)                                           0.261    34.201
n13381.in[0] (.names)                                            1.014    35.215
n13381.out[0] (.names)                                           0.261    35.476
n13260.in[0] (.names)                                            1.014    36.490
n13260.out[0] (.names)                                           0.261    36.751
n3641.in[0] (.names)                                             1.014    37.765
n3641.out[0] (.names)                                            0.261    38.026
n13452.in[0] (.names)                                            1.014    39.039
n13452.out[0] (.names)                                           0.261    39.300
n13454.in[0] (.names)                                            1.014    40.314
n13454.out[0] (.names)                                           0.261    40.575
n13457.in[1] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n13128.in[0] (.names)                                            1.014    42.864
n13128.out[0] (.names)                                           0.261    43.125
n13458.in[0] (.names)                                            1.014    44.139
n13458.out[0] (.names)                                           0.261    44.400
n13309.in[0] (.names)                                            1.014    45.413
n13309.out[0] (.names)                                           0.261    45.674
n13145.in[0] (.names)                                            1.014    46.688
n13145.out[0] (.names)                                           0.261    46.949
n10100.in[1] (.names)                                            1.014    47.963
n10100.out[0] (.names)                                           0.261    48.224
n13276.in[0] (.names)                                            1.014    49.238
n13276.out[0] (.names)                                           0.261    49.499
n11876.in[0] (.names)                                            1.014    50.513
n11876.out[0] (.names)                                           0.261    50.774
n13116.in[0] (.names)                                            1.014    51.787
n13116.out[0] (.names)                                           0.261    52.048
n13117.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13117.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n13338.Q[0] (.latch clocked by pclk)
Endpoint  : n13169.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13338.clk[0] (.latch)                                           1.014     1.014
n13338.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13364.in[1] (.names)                                            1.014     2.070
n13364.out[0] (.names)                                           0.261     2.331
n13331.in[0] (.names)                                            1.014     3.344
n13331.out[0] (.names)                                           0.261     3.605
n13332.in[1] (.names)                                            1.014     4.619
n13332.out[0] (.names)                                           0.261     4.880
n4440.in[2] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n13618.in[1] (.names)                                            1.014     7.169
n13618.out[0] (.names)                                           0.261     7.430
n13622.in[0] (.names)                                            1.014     8.444
n13622.out[0] (.names)                                           0.261     8.705
n13599.in[0] (.names)                                            1.014     9.719
n13599.out[0] (.names)                                           0.261     9.980
n13600.in[1] (.names)                                            1.014    10.993
n13600.out[0] (.names)                                           0.261    11.254
n13601.in[2] (.names)                                            1.014    12.268
n13601.out[0] (.names)                                           0.261    12.529
n13589.in[0] (.names)                                            1.014    13.543
n13589.out[0] (.names)                                           0.261    13.804
n13602.in[0] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13603.in[0] (.names)                                            1.014    16.093
n13603.out[0] (.names)                                           0.261    16.354
n13407.in[0] (.names)                                            1.014    17.367
n13407.out[0] (.names)                                           0.261    17.628
n13372.in[1] (.names)                                            1.014    18.642
n13372.out[0] (.names)                                           0.261    18.903
n13408.in[2] (.names)                                            1.014    19.917
n13408.out[0] (.names)                                           0.261    20.178
n13418.in[0] (.names)                                            1.014    21.192
n13418.out[0] (.names)                                           0.261    21.453
n13404.in[0] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13406.in[0] (.names)                                            1.014    23.742
n13406.out[0] (.names)                                           0.261    24.003
n13410.in[0] (.names)                                            1.014    25.016
n13410.out[0] (.names)                                           0.261    25.277
n13413.in[1] (.names)                                            1.014    26.291
n13413.out[0] (.names)                                           0.261    26.552
n13056.in[3] (.names)                                            1.014    27.566
n13056.out[0] (.names)                                           0.261    27.827
n3837.in[1] (.names)                                             1.014    28.841
n3837.out[0] (.names)                                            0.261    29.102
n13415.in[1] (.names)                                            1.014    30.116
n13415.out[0] (.names)                                           0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n13515.in[2] (.names)                                            1.014    32.665
n13515.out[0] (.names)                                           0.261    32.926
n13516.in[0] (.names)                                            1.014    33.940
n13516.out[0] (.names)                                           0.261    34.201
n13381.in[0] (.names)                                            1.014    35.215
n13381.out[0] (.names)                                           0.261    35.476
n13260.in[0] (.names)                                            1.014    36.490
n13260.out[0] (.names)                                           0.261    36.751
n3641.in[0] (.names)                                             1.014    37.765
n3641.out[0] (.names)                                            0.261    38.026
n13452.in[0] (.names)                                            1.014    39.039
n13452.out[0] (.names)                                           0.261    39.300
n13454.in[0] (.names)                                            1.014    40.314
n13454.out[0] (.names)                                           0.261    40.575
n13457.in[1] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n13128.in[0] (.names)                                            1.014    42.864
n13128.out[0] (.names)                                           0.261    43.125
n13458.in[0] (.names)                                            1.014    44.139
n13458.out[0] (.names)                                           0.261    44.400
n13309.in[0] (.names)                                            1.014    45.413
n13309.out[0] (.names)                                           0.261    45.674
n13145.in[0] (.names)                                            1.014    46.688
n13145.out[0] (.names)                                           0.261    46.949
n10100.in[1] (.names)                                            1.014    47.963
n10100.out[0] (.names)                                           0.261    48.224
n13276.in[0] (.names)                                            1.014    49.238
n13276.out[0] (.names)                                           0.261    49.499
n11876.in[0] (.names)                                            1.014    50.513
n11876.out[0] (.names)                                           0.261    50.774
n13116.in[0] (.names)                                            1.014    51.787
n13116.out[0] (.names)                                           0.261    52.048
n13169.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13169.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n13338.Q[0] (.latch clocked by pclk)
Endpoint  : n12522.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13338.clk[0] (.latch)                                           1.014     1.014
n13338.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13364.in[1] (.names)                                            1.014     2.070
n13364.out[0] (.names)                                           0.261     2.331
n13331.in[0] (.names)                                            1.014     3.344
n13331.out[0] (.names)                                           0.261     3.605
n13332.in[1] (.names)                                            1.014     4.619
n13332.out[0] (.names)                                           0.261     4.880
n4440.in[2] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n13618.in[1] (.names)                                            1.014     7.169
n13618.out[0] (.names)                                           0.261     7.430
n13622.in[0] (.names)                                            1.014     8.444
n13622.out[0] (.names)                                           0.261     8.705
n13599.in[0] (.names)                                            1.014     9.719
n13599.out[0] (.names)                                           0.261     9.980
n13600.in[1] (.names)                                            1.014    10.993
n13600.out[0] (.names)                                           0.261    11.254
n13601.in[2] (.names)                                            1.014    12.268
n13601.out[0] (.names)                                           0.261    12.529
n13589.in[0] (.names)                                            1.014    13.543
n13589.out[0] (.names)                                           0.261    13.804
n13602.in[0] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13603.in[0] (.names)                                            1.014    16.093
n13603.out[0] (.names)                                           0.261    16.354
n13407.in[0] (.names)                                            1.014    17.367
n13407.out[0] (.names)                                           0.261    17.628
n13372.in[1] (.names)                                            1.014    18.642
n13372.out[0] (.names)                                           0.261    18.903
n13408.in[2] (.names)                                            1.014    19.917
n13408.out[0] (.names)                                           0.261    20.178
n13418.in[0] (.names)                                            1.014    21.192
n13418.out[0] (.names)                                           0.261    21.453
n13404.in[0] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13406.in[0] (.names)                                            1.014    23.742
n13406.out[0] (.names)                                           0.261    24.003
n13410.in[0] (.names)                                            1.014    25.016
n13410.out[0] (.names)                                           0.261    25.277
n13413.in[1] (.names)                                            1.014    26.291
n13413.out[0] (.names)                                           0.261    26.552
n13056.in[3] (.names)                                            1.014    27.566
n13056.out[0] (.names)                                           0.261    27.827
n3837.in[1] (.names)                                             1.014    28.841
n3837.out[0] (.names)                                            0.261    29.102
n13415.in[1] (.names)                                            1.014    30.116
n13415.out[0] (.names)                                           0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n13515.in[2] (.names)                                            1.014    32.665
n13515.out[0] (.names)                                           0.261    32.926
n13516.in[0] (.names)                                            1.014    33.940
n13516.out[0] (.names)                                           0.261    34.201
n13381.in[0] (.names)                                            1.014    35.215
n13381.out[0] (.names)                                           0.261    35.476
n13260.in[0] (.names)                                            1.014    36.490
n13260.out[0] (.names)                                           0.261    36.751
n3641.in[0] (.names)                                             1.014    37.765
n3641.out[0] (.names)                                            0.261    38.026
n13452.in[0] (.names)                                            1.014    39.039
n13452.out[0] (.names)                                           0.261    39.300
n13454.in[0] (.names)                                            1.014    40.314
n13454.out[0] (.names)                                           0.261    40.575
n13457.in[1] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n12043.in[2] (.names)                                            1.014    42.864
n12043.out[0] (.names)                                           0.261    43.125
n4953.in[3] (.names)                                             1.014    44.139
n4953.out[0] (.names)                                            0.261    44.400
n4256.in[2] (.names)                                             1.014    45.413
n4256.out[0] (.names)                                            0.261    45.674
n12046.in[0] (.names)                                            1.014    46.688
n12046.out[0] (.names)                                           0.261    46.949
n11899.in[1] (.names)                                            1.014    47.963
n11899.out[0] (.names)                                           0.261    48.224
n12051.in[1] (.names)                                            1.014    49.238
n12051.out[0] (.names)                                           0.261    49.499
n12052.in[1] (.names)                                            1.014    50.513
n12052.out[0] (.names)                                           0.261    50.774
n12053.in[0] (.names)                                            1.014    51.787
n12053.out[0] (.names)                                           0.261    52.048
n12522.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12522.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n13338.Q[0] (.latch clocked by pclk)
Endpoint  : n3522.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13338.clk[0] (.latch)                                           1.014     1.014
n13338.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13364.in[1] (.names)                                            1.014     2.070
n13364.out[0] (.names)                                           0.261     2.331
n13331.in[0] (.names)                                            1.014     3.344
n13331.out[0] (.names)                                           0.261     3.605
n13332.in[1] (.names)                                            1.014     4.619
n13332.out[0] (.names)                                           0.261     4.880
n4440.in[2] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n13618.in[1] (.names)                                            1.014     7.169
n13618.out[0] (.names)                                           0.261     7.430
n13622.in[0] (.names)                                            1.014     8.444
n13622.out[0] (.names)                                           0.261     8.705
n13599.in[0] (.names)                                            1.014     9.719
n13599.out[0] (.names)                                           0.261     9.980
n13600.in[1] (.names)                                            1.014    10.993
n13600.out[0] (.names)                                           0.261    11.254
n13601.in[2] (.names)                                            1.014    12.268
n13601.out[0] (.names)                                           0.261    12.529
n13589.in[0] (.names)                                            1.014    13.543
n13589.out[0] (.names)                                           0.261    13.804
n13602.in[0] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13603.in[0] (.names)                                            1.014    16.093
n13603.out[0] (.names)                                           0.261    16.354
n13407.in[0] (.names)                                            1.014    17.367
n13407.out[0] (.names)                                           0.261    17.628
n13372.in[1] (.names)                                            1.014    18.642
n13372.out[0] (.names)                                           0.261    18.903
n13408.in[2] (.names)                                            1.014    19.917
n13408.out[0] (.names)                                           0.261    20.178
n13418.in[0] (.names)                                            1.014    21.192
n13418.out[0] (.names)                                           0.261    21.453
n13404.in[0] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13406.in[0] (.names)                                            1.014    23.742
n13406.out[0] (.names)                                           0.261    24.003
n13410.in[0] (.names)                                            1.014    25.016
n13410.out[0] (.names)                                           0.261    25.277
n13413.in[1] (.names)                                            1.014    26.291
n13413.out[0] (.names)                                           0.261    26.552
n13056.in[3] (.names)                                            1.014    27.566
n13056.out[0] (.names)                                           0.261    27.827
n3837.in[1] (.names)                                             1.014    28.841
n3837.out[0] (.names)                                            0.261    29.102
n13415.in[1] (.names)                                            1.014    30.116
n13415.out[0] (.names)                                           0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n13515.in[2] (.names)                                            1.014    32.665
n13515.out[0] (.names)                                           0.261    32.926
n13516.in[0] (.names)                                            1.014    33.940
n13516.out[0] (.names)                                           0.261    34.201
n13381.in[0] (.names)                                            1.014    35.215
n13381.out[0] (.names)                                           0.261    35.476
n13260.in[0] (.names)                                            1.014    36.490
n13260.out[0] (.names)                                           0.261    36.751
n3641.in[0] (.names)                                             1.014    37.765
n3641.out[0] (.names)                                            0.261    38.026
n13452.in[0] (.names)                                            1.014    39.039
n13452.out[0] (.names)                                           0.261    39.300
n13454.in[0] (.names)                                            1.014    40.314
n13454.out[0] (.names)                                           0.261    40.575
n13457.in[1] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n12043.in[2] (.names)                                            1.014    42.864
n12043.out[0] (.names)                                           0.261    43.125
n4953.in[3] (.names)                                             1.014    44.139
n4953.out[0] (.names)                                            0.261    44.400
n4256.in[2] (.names)                                             1.014    45.413
n4256.out[0] (.names)                                            0.261    45.674
n12046.in[0] (.names)                                            1.014    46.688
n12046.out[0] (.names)                                           0.261    46.949
n11899.in[1] (.names)                                            1.014    47.963
n11899.out[0] (.names)                                           0.261    48.224
n12051.in[1] (.names)                                            1.014    49.238
n12051.out[0] (.names)                                           0.261    49.499
n12052.in[1] (.names)                                            1.014    50.513
n12052.out[0] (.names)                                           0.261    50.774
n12054.in[1] (.names)                                            1.014    51.787
n12054.out[0] (.names)                                           0.261    52.048
n3522.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3522.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n13338.Q[0] (.latch clocked by pclk)
Endpoint  : n12749.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13338.clk[0] (.latch)                                           1.014     1.014
n13338.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13364.in[1] (.names)                                            1.014     2.070
n13364.out[0] (.names)                                           0.261     2.331
n13331.in[0] (.names)                                            1.014     3.344
n13331.out[0] (.names)                                           0.261     3.605
n13332.in[1] (.names)                                            1.014     4.619
n13332.out[0] (.names)                                           0.261     4.880
n4440.in[2] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n13618.in[1] (.names)                                            1.014     7.169
n13618.out[0] (.names)                                           0.261     7.430
n13622.in[0] (.names)                                            1.014     8.444
n13622.out[0] (.names)                                           0.261     8.705
n13599.in[0] (.names)                                            1.014     9.719
n13599.out[0] (.names)                                           0.261     9.980
n13600.in[1] (.names)                                            1.014    10.993
n13600.out[0] (.names)                                           0.261    11.254
n13601.in[2] (.names)                                            1.014    12.268
n13601.out[0] (.names)                                           0.261    12.529
n13589.in[0] (.names)                                            1.014    13.543
n13589.out[0] (.names)                                           0.261    13.804
n13602.in[0] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13603.in[0] (.names)                                            1.014    16.093
n13603.out[0] (.names)                                           0.261    16.354
n13407.in[0] (.names)                                            1.014    17.367
n13407.out[0] (.names)                                           0.261    17.628
n13372.in[1] (.names)                                            1.014    18.642
n13372.out[0] (.names)                                           0.261    18.903
n13408.in[2] (.names)                                            1.014    19.917
n13408.out[0] (.names)                                           0.261    20.178
n13418.in[0] (.names)                                            1.014    21.192
n13418.out[0] (.names)                                           0.261    21.453
n13404.in[0] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13406.in[0] (.names)                                            1.014    23.742
n13406.out[0] (.names)                                           0.261    24.003
n13410.in[0] (.names)                                            1.014    25.016
n13410.out[0] (.names)                                           0.261    25.277
n13413.in[1] (.names)                                            1.014    26.291
n13413.out[0] (.names)                                           0.261    26.552
n13056.in[3] (.names)                                            1.014    27.566
n13056.out[0] (.names)                                           0.261    27.827
n3837.in[1] (.names)                                             1.014    28.841
n3837.out[0] (.names)                                            0.261    29.102
n13415.in[1] (.names)                                            1.014    30.116
n13415.out[0] (.names)                                           0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n13515.in[2] (.names)                                            1.014    32.665
n13515.out[0] (.names)                                           0.261    32.926
n13516.in[0] (.names)                                            1.014    33.940
n13516.out[0] (.names)                                           0.261    34.201
n13381.in[0] (.names)                                            1.014    35.215
n13381.out[0] (.names)                                           0.261    35.476
n13260.in[0] (.names)                                            1.014    36.490
n13260.out[0] (.names)                                           0.261    36.751
n3641.in[0] (.names)                                             1.014    37.765
n3641.out[0] (.names)                                            0.261    38.026
n13452.in[0] (.names)                                            1.014    39.039
n13452.out[0] (.names)                                           0.261    39.300
n13454.in[0] (.names)                                            1.014    40.314
n13454.out[0] (.names)                                           0.261    40.575
n13457.in[1] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n12043.in[2] (.names)                                            1.014    42.864
n12043.out[0] (.names)                                           0.261    43.125
n4953.in[3] (.names)                                             1.014    44.139
n4953.out[0] (.names)                                            0.261    44.400
n4256.in[2] (.names)                                             1.014    45.413
n4256.out[0] (.names)                                            0.261    45.674
n12046.in[0] (.names)                                            1.014    46.688
n12046.out[0] (.names)                                           0.261    46.949
n11899.in[1] (.names)                                            1.014    47.963
n11899.out[0] (.names)                                           0.261    48.224
n12051.in[1] (.names)                                            1.014    49.238
n12051.out[0] (.names)                                           0.261    49.499
n12052.in[1] (.names)                                            1.014    50.513
n12052.out[0] (.names)                                           0.261    50.774
n12054.in[1] (.names)                                            1.014    51.787
n12054.out[0] (.names)                                           0.261    52.048
n12749.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12749.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n13338.Q[0] (.latch clocked by pclk)
Endpoint  : n4832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13338.clk[0] (.latch)                                           1.014     1.014
n13338.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13364.in[1] (.names)                                            1.014     2.070
n13364.out[0] (.names)                                           0.261     2.331
n13331.in[0] (.names)                                            1.014     3.344
n13331.out[0] (.names)                                           0.261     3.605
n13332.in[1] (.names)                                            1.014     4.619
n13332.out[0] (.names)                                           0.261     4.880
n4440.in[2] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n13618.in[1] (.names)                                            1.014     7.169
n13618.out[0] (.names)                                           0.261     7.430
n13622.in[0] (.names)                                            1.014     8.444
n13622.out[0] (.names)                                           0.261     8.705
n13599.in[0] (.names)                                            1.014     9.719
n13599.out[0] (.names)                                           0.261     9.980
n13600.in[1] (.names)                                            1.014    10.993
n13600.out[0] (.names)                                           0.261    11.254
n13601.in[2] (.names)                                            1.014    12.268
n13601.out[0] (.names)                                           0.261    12.529
n13589.in[0] (.names)                                            1.014    13.543
n13589.out[0] (.names)                                           0.261    13.804
n13602.in[0] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13603.in[0] (.names)                                            1.014    16.093
n13603.out[0] (.names)                                           0.261    16.354
n13407.in[0] (.names)                                            1.014    17.367
n13407.out[0] (.names)                                           0.261    17.628
n13372.in[1] (.names)                                            1.014    18.642
n13372.out[0] (.names)                                           0.261    18.903
n13408.in[2] (.names)                                            1.014    19.917
n13408.out[0] (.names)                                           0.261    20.178
n13418.in[0] (.names)                                            1.014    21.192
n13418.out[0] (.names)                                           0.261    21.453
n13404.in[0] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13406.in[0] (.names)                                            1.014    23.742
n13406.out[0] (.names)                                           0.261    24.003
n13410.in[0] (.names)                                            1.014    25.016
n13410.out[0] (.names)                                           0.261    25.277
n13413.in[1] (.names)                                            1.014    26.291
n13413.out[0] (.names)                                           0.261    26.552
n13056.in[3] (.names)                                            1.014    27.566
n13056.out[0] (.names)                                           0.261    27.827
n3837.in[1] (.names)                                             1.014    28.841
n3837.out[0] (.names)                                            0.261    29.102
n13415.in[1] (.names)                                            1.014    30.116
n13415.out[0] (.names)                                           0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n13515.in[2] (.names)                                            1.014    32.665
n13515.out[0] (.names)                                           0.261    32.926
n13516.in[0] (.names)                                            1.014    33.940
n13516.out[0] (.names)                                           0.261    34.201
n13381.in[0] (.names)                                            1.014    35.215
n13381.out[0] (.names)                                           0.261    35.476
n13260.in[0] (.names)                                            1.014    36.490
n13260.out[0] (.names)                                           0.261    36.751
n3641.in[0] (.names)                                             1.014    37.765
n3641.out[0] (.names)                                            0.261    38.026
n13452.in[0] (.names)                                            1.014    39.039
n13452.out[0] (.names)                                           0.261    39.300
n13454.in[0] (.names)                                            1.014    40.314
n13454.out[0] (.names)                                           0.261    40.575
n13457.in[1] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n12043.in[2] (.names)                                            1.014    42.864
n12043.out[0] (.names)                                           0.261    43.125
n13475.in[0] (.names)                                            1.014    44.139
n13475.out[0] (.names)                                           0.261    44.400
n13479.in[1] (.names)                                            1.014    45.413
n13479.out[0] (.names)                                           0.261    45.674
n13067.in[0] (.names)                                            1.014    46.688
n13067.out[0] (.names)                                           0.261    46.949
n13446.in[0] (.names)                                            1.014    47.963
n13446.out[0] (.names)                                           0.261    48.224
n13481.in[0] (.names)                                            1.014    49.238
n13481.out[0] (.names)                                           0.261    49.499
n13112.in[1] (.names)                                            1.014    50.513
n13112.out[0] (.names)                                           0.261    50.774
n4831.in[1] (.names)                                             1.014    51.787
n4831.out[0] (.names)                                            0.261    52.048
n4832.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4832.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n12240.Q[0] (.latch clocked by pclk)
Endpoint  : n5111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12240.clk[0] (.latch)                                           1.014     1.014
n12240.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12645.in[0] (.names)                                            1.014     2.070
n12645.out[0] (.names)                                           0.261     2.331
n12671.in[0] (.names)                                            1.014     3.344
n12671.out[0] (.names)                                           0.261     3.605
n9449.in[0] (.names)                                             1.014     4.619
n9449.out[0] (.names)                                            0.261     4.880
n9450.in[1] (.names)                                             1.014     5.894
n9450.out[0] (.names)                                            0.261     6.155
n9455.in[0] (.names)                                             1.014     7.169
n9455.out[0] (.names)                                            0.261     7.430
n9456.in[0] (.names)                                             1.014     8.444
n9456.out[0] (.names)                                            0.261     8.705
n9936.in[0] (.names)                                             1.014     9.719
n9936.out[0] (.names)                                            0.261     9.980
n9937.in[1] (.names)                                             1.014    10.993
n9937.out[0] (.names)                                            0.261    11.254
n9925.in[0] (.names)                                             1.014    12.268
n9925.out[0] (.names)                                            0.261    12.529
n9926.in[0] (.names)                                             1.014    13.543
n9926.out[0] (.names)                                            0.261    13.804
n9880.in[2] (.names)                                             1.014    14.818
n9880.out[0] (.names)                                            0.261    15.079
n9883.in[0] (.names)                                             1.014    16.093
n9883.out[0] (.names)                                            0.261    16.354
n9542.in[0] (.names)                                             1.014    17.367
n9542.out[0] (.names)                                            0.261    17.628
n9543.in[2] (.names)                                             1.014    18.642
n9543.out[0] (.names)                                            0.261    18.903
n9461.in[0] (.names)                                             1.014    19.917
n9461.out[0] (.names)                                            0.261    20.178
n9462.in[0] (.names)                                             1.014    21.192
n9462.out[0] (.names)                                            0.261    21.453
n9468.in[0] (.names)                                             1.014    22.467
n9468.out[0] (.names)                                            0.261    22.728
n9594.in[0] (.names)                                             1.014    23.742
n9594.out[0] (.names)                                            0.261    24.003
n9587.in[2] (.names)                                             1.014    25.016
n9587.out[0] (.names)                                            0.261    25.277
n9588.in[0] (.names)                                             1.014    26.291
n9588.out[0] (.names)                                            0.261    26.552
n9595.in[0] (.names)                                             1.014    27.566
n9595.out[0] (.names)                                            0.261    27.827
n9596.in[0] (.names)                                             1.014    28.841
n9596.out[0] (.names)                                            0.261    29.102
n3378.in[2] (.names)                                             1.014    30.116
n3378.out[0] (.names)                                            0.261    30.377
n9600.in[0] (.names)                                             1.014    31.390
n9600.out[0] (.names)                                            0.261    31.651
n3648.in[0] (.names)                                             1.014    32.665
n3648.out[0] (.names)                                            0.261    32.926
n9602.in[1] (.names)                                             1.014    33.940
n9602.out[0] (.names)                                            0.261    34.201
n9570.in[1] (.names)                                             1.014    35.215
n9570.out[0] (.names)                                            0.261    35.476
n9620.in[0] (.names)                                             1.014    36.490
n9620.out[0] (.names)                                            0.261    36.751
n9619.in[1] (.names)                                             1.014    37.765
n9619.out[0] (.names)                                            0.261    38.026
n4302.in[1] (.names)                                             1.014    39.039
n4302.out[0] (.names)                                            0.261    39.300
n9451.in[1] (.names)                                             1.014    40.314
n9451.out[0] (.names)                                            0.261    40.575
n9452.in[1] (.names)                                             1.014    41.589
n9452.out[0] (.names)                                            0.261    41.850
n4459.in[1] (.names)                                             1.014    42.864
n4459.out[0] (.names)                                            0.261    43.125
n9460.in[0] (.names)                                             1.014    44.139
n9460.out[0] (.names)                                            0.261    44.400
n9523.in[0] (.names)                                             1.014    45.413
n9523.out[0] (.names)                                            0.261    45.674
n9447.in[1] (.names)                                             1.014    46.688
n9447.out[0] (.names)                                            0.261    46.949
n9448.in[0] (.names)                                             1.014    47.963
n9448.out[0] (.names)                                            0.261    48.224
n7323.in[2] (.names)                                             1.014    49.238
n7323.out[0] (.names)                                            0.261    49.499
n4477.in[0] (.names)                                             1.014    50.513
n4477.out[0] (.names)                                            0.261    50.774
n5110.in[0] (.names)                                             1.014    51.787
n5110.out[0] (.names)                                            0.261    52.048
n5111.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5111.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n4429.Q[0] (.latch clocked by pclk)
Endpoint  : n4017.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4429.clk[0] (.latch)                                            1.014     1.014
n4429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11472.in[0] (.names)                                            1.014     2.070
n11472.out[0] (.names)                                           0.261     2.331
n6261.in[0] (.names)                                             1.014     3.344
n6261.out[0] (.names)                                            0.261     3.605
n11482.in[0] (.names)                                            1.014     4.619
n11482.out[0] (.names)                                           0.261     4.880
n11483.in[0] (.names)                                            1.014     5.894
n11483.out[0] (.names)                                           0.261     6.155
n4709.in[0] (.names)                                             1.014     7.169
n4709.out[0] (.names)                                            0.261     7.430
n11484.in[0] (.names)                                            1.014     8.444
n11484.out[0] (.names)                                           0.261     8.705
n11485.in[0] (.names)                                            1.014     9.719
n11485.out[0] (.names)                                           0.261     9.980
n11487.in[1] (.names)                                            1.014    10.993
n11487.out[0] (.names)                                           0.261    11.254
n11489.in[0] (.names)                                            1.014    12.268
n11489.out[0] (.names)                                           0.261    12.529
n11572.in[1] (.names)                                            1.014    13.543
n11572.out[0] (.names)                                           0.261    13.804
n11573.in[1] (.names)                                            1.014    14.818
n11573.out[0] (.names)                                           0.261    15.079
n11577.in[1] (.names)                                            1.014    16.093
n11577.out[0] (.names)                                           0.261    16.354
n11588.in[0] (.names)                                            1.014    17.367
n11588.out[0] (.names)                                           0.261    17.628
n11590.in[0] (.names)                                            1.014    18.642
n11590.out[0] (.names)                                           0.261    18.903
n3616.in[1] (.names)                                             1.014    19.917
n3616.out[0] (.names)                                            0.261    20.178
n11594.in[0] (.names)                                            1.014    21.192
n11594.out[0] (.names)                                           0.261    21.453
n11570.in[0] (.names)                                            1.014    22.467
n11570.out[0] (.names)                                           0.261    22.728
n10117.in[0] (.names)                                            1.014    23.742
n10117.out[0] (.names)                                           0.261    24.003
n11350.in[0] (.names)                                            1.014    25.016
n11350.out[0] (.names)                                           0.261    25.277
n11339.in[0] (.names)                                            1.014    26.291
n11339.out[0] (.names)                                           0.261    26.552
n11272.in[2] (.names)                                            1.014    27.566
n11272.out[0] (.names)                                           0.261    27.827
n11342.in[1] (.names)                                            1.014    28.841
n11342.out[0] (.names)                                           0.261    29.102
n11343.in[1] (.names)                                            1.014    30.116
n11343.out[0] (.names)                                           0.261    30.377
n11362.in[0] (.names)                                            1.014    31.390
n11362.out[0] (.names)                                           0.261    31.651
n11354.in[1] (.names)                                            1.014    32.665
n11354.out[0] (.names)                                           0.261    32.926
n11355.in[0] (.names)                                            1.014    33.940
n11355.out[0] (.names)                                           0.261    34.201
n11366.in[1] (.names)                                            1.014    35.215
n11366.out[0] (.names)                                           0.261    35.476
n10937.in[2] (.names)                                            1.014    36.490
n10937.out[0] (.names)                                           0.261    36.751
n10938.in[1] (.names)                                            1.014    37.765
n10938.out[0] (.names)                                           0.261    38.026
n10939.in[0] (.names)                                            1.014    39.039
n10939.out[0] (.names)                                           0.261    39.300
n3340.in[2] (.names)                                             1.014    40.314
n3340.out[0] (.names)                                            0.261    40.575
n10165.in[0] (.names)                                            1.014    41.589
n10165.out[0] (.names)                                           0.261    41.850
n10941.in[0] (.names)                                            1.014    42.864
n10941.out[0] (.names)                                           0.261    43.125
n10942.in[1] (.names)                                            1.014    44.139
n10942.out[0] (.names)                                           0.261    44.400
n11400.in[1] (.names)                                            1.014    45.413
n11400.out[0] (.names)                                           0.261    45.674
n6315.in[0] (.names)                                             1.014    46.688
n6315.out[0] (.names)                                            0.261    46.949
n11285.in[2] (.names)                                            1.014    47.963
n11285.out[0] (.names)                                           0.261    48.224
n10062.in[2] (.names)                                            1.014    49.238
n10062.out[0] (.names)                                           0.261    49.499
n4730.in[1] (.names)                                             1.014    50.513
n4730.out[0] (.names)                                            0.261    50.774
n4825.in[1] (.names)                                             1.014    51.787
n4825.out[0] (.names)                                            0.261    52.048
n4017.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4017.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n3920.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3813.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3920.clk[0] (.latch)                                            1.014     1.014
n3920.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[0] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6722.in[1] (.names)                                             1.014     3.344
n6722.out[0] (.names)                                            0.261     3.605
n6729.in[0] (.names)                                             1.014     4.619
n6729.out[0] (.names)                                            0.261     4.880
n6733.in[0] (.names)                                             1.014     5.894
n6733.out[0] (.names)                                            0.261     6.155
n6734.in[0] (.names)                                             1.014     7.169
n6734.out[0] (.names)                                            0.261     7.430
n6774.in[0] (.names)                                             1.014     8.444
n6774.out[0] (.names)                                            0.261     8.705
n6777.in[1] (.names)                                             1.014     9.719
n6777.out[0] (.names)                                            0.261     9.980
n6703.in[1] (.names)                                             1.014    10.993
n6703.out[0] (.names)                                            0.261    11.254
n6704.in[2] (.names)                                             1.014    12.268
n6704.out[0] (.names)                                            0.261    12.529
n6707.in[1] (.names)                                             1.014    13.543
n6707.out[0] (.names)                                            0.261    13.804
n6708.in[0] (.names)                                             1.014    14.818
n6708.out[0] (.names)                                            0.261    15.079
n6724.in[1] (.names)                                             1.014    16.093
n6724.out[0] (.names)                                            0.261    16.354
n6810.in[0] (.names)                                             1.014    17.367
n6810.out[0] (.names)                                            0.261    17.628
n6811.in[0] (.names)                                             1.014    18.642
n6811.out[0] (.names)                                            0.261    18.903
n7175.in[0] (.names)                                             1.014    19.917
n7175.out[0] (.names)                                            0.261    20.178
n7156.in[1] (.names)                                             1.014    21.192
n7156.out[0] (.names)                                            0.261    21.453
n7157.in[0] (.names)                                             1.014    22.467
n7157.out[0] (.names)                                            0.261    22.728
n6693.in[0] (.names)                                             1.014    23.742
n6693.out[0] (.names)                                            0.261    24.003
n4747.in[1] (.names)                                             1.014    25.016
n4747.out[0] (.names)                                            0.261    25.277
n8743.in[0] (.names)                                             1.014    26.291
n8743.out[0] (.names)                                            0.261    26.552
n8681.in[1] (.names)                                             1.014    27.566
n8681.out[0] (.names)                                            0.261    27.827
n8756.in[0] (.names)                                             1.014    28.841
n8756.out[0] (.names)                                            0.261    29.102
n8764.in[2] (.names)                                             1.014    30.116
n8764.out[0] (.names)                                            0.261    30.377
n8766.in[2] (.names)                                             1.014    31.390
n8766.out[0] (.names)                                            0.261    31.651
n8773.in[1] (.names)                                             1.014    32.665
n8773.out[0] (.names)                                            0.261    32.926
n8774.in[1] (.names)                                             1.014    33.940
n8774.out[0] (.names)                                            0.261    34.201
n7428.in[1] (.names)                                             1.014    35.215
n7428.out[0] (.names)                                            0.261    35.476
n8775.in[0] (.names)                                             1.014    36.490
n8775.out[0] (.names)                                            0.261    36.751
n5991.in[0] (.names)                                             1.014    37.765
n5991.out[0] (.names)                                            0.261    38.026
n7399.in[0] (.names)                                             1.014    39.039
n7399.out[0] (.names)                                            0.261    39.300
n8735.in[2] (.names)                                             1.014    40.314
n8735.out[0] (.names)                                            0.261    40.575
n7367.in[0] (.names)                                             1.014    41.589
n7367.out[0] (.names)                                            0.261    41.850
n4036.in[0] (.names)                                             1.014    42.864
n4036.out[0] (.names)                                            0.261    43.125
n8806.in[0] (.names)                                             1.014    44.139
n8806.out[0] (.names)                                            0.261    44.400
n8787.in[0] (.names)                                             1.014    45.413
n8787.out[0] (.names)                                            0.261    45.674
n8788.in[0] (.names)                                             1.014    46.688
n8788.out[0] (.names)                                            0.261    46.949
n8798.in[1] (.names)                                             1.014    47.963
n8798.out[0] (.names)                                            0.261    48.224
n4025.in[2] (.names)                                             1.014    49.238
n4025.out[0] (.names)                                            0.261    49.499
n3813.in[0] (.names)                                             1.014    50.513
n3813.out[0] (.names)                                            0.261    50.774
out:n3813.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 100
Startpoint: n13338.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4150.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13338.clk[0] (.latch)                                           1.014     1.014
n13338.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13364.in[1] (.names)                                            1.014     2.070
n13364.out[0] (.names)                                           0.261     2.331
n13331.in[0] (.names)                                            1.014     3.344
n13331.out[0] (.names)                                           0.261     3.605
n13332.in[1] (.names)                                            1.014     4.619
n13332.out[0] (.names)                                           0.261     4.880
n4440.in[2] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n13618.in[1] (.names)                                            1.014     7.169
n13618.out[0] (.names)                                           0.261     7.430
n13622.in[0] (.names)                                            1.014     8.444
n13622.out[0] (.names)                                           0.261     8.705
n13599.in[0] (.names)                                            1.014     9.719
n13599.out[0] (.names)                                           0.261     9.980
n13600.in[1] (.names)                                            1.014    10.993
n13600.out[0] (.names)                                           0.261    11.254
n13601.in[2] (.names)                                            1.014    12.268
n13601.out[0] (.names)                                           0.261    12.529
n13589.in[0] (.names)                                            1.014    13.543
n13589.out[0] (.names)                                           0.261    13.804
n13602.in[0] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13603.in[0] (.names)                                            1.014    16.093
n13603.out[0] (.names)                                           0.261    16.354
n13407.in[0] (.names)                                            1.014    17.367
n13407.out[0] (.names)                                           0.261    17.628
n13372.in[1] (.names)                                            1.014    18.642
n13372.out[0] (.names)                                           0.261    18.903
n13408.in[2] (.names)                                            1.014    19.917
n13408.out[0] (.names)                                           0.261    20.178
n13418.in[0] (.names)                                            1.014    21.192
n13418.out[0] (.names)                                           0.261    21.453
n13404.in[0] (.names)                                            1.014    22.467
n13404.out[0] (.names)                                           0.261    22.728
n13406.in[0] (.names)                                            1.014    23.742
n13406.out[0] (.names)                                           0.261    24.003
n13410.in[0] (.names)                                            1.014    25.016
n13410.out[0] (.names)                                           0.261    25.277
n13413.in[1] (.names)                                            1.014    26.291
n13413.out[0] (.names)                                           0.261    26.552
n13056.in[3] (.names)                                            1.014    27.566
n13056.out[0] (.names)                                           0.261    27.827
n3837.in[1] (.names)                                             1.014    28.841
n3837.out[0] (.names)                                            0.261    29.102
n13415.in[1] (.names)                                            1.014    30.116
n13415.out[0] (.names)                                           0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n13515.in[2] (.names)                                            1.014    32.665
n13515.out[0] (.names)                                           0.261    32.926
n13516.in[0] (.names)                                            1.014    33.940
n13516.out[0] (.names)                                           0.261    34.201
n13381.in[0] (.names)                                            1.014    35.215
n13381.out[0] (.names)                                           0.261    35.476
n13260.in[0] (.names)                                            1.014    36.490
n13260.out[0] (.names)                                           0.261    36.751
n3641.in[0] (.names)                                             1.014    37.765
n3641.out[0] (.names)                                            0.261    38.026
n13452.in[0] (.names)                                            1.014    39.039
n13452.out[0] (.names)                                           0.261    39.300
n13454.in[0] (.names)                                            1.014    40.314
n13454.out[0] (.names)                                           0.261    40.575
n13457.in[1] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n12043.in[2] (.names)                                            1.014    42.864
n12043.out[0] (.names)                                           0.261    43.125
n13475.in[0] (.names)                                            1.014    44.139
n13475.out[0] (.names)                                           0.261    44.400
n13479.in[1] (.names)                                            1.014    45.413
n13479.out[0] (.names)                                           0.261    45.674
n13067.in[0] (.names)                                            1.014    46.688
n13067.out[0] (.names)                                           0.261    46.949
n13446.in[0] (.names)                                            1.014    47.963
n13446.out[0] (.names)                                           0.261    48.224
n13481.in[0] (.names)                                            1.014    49.238
n13481.out[0] (.names)                                           0.261    49.499
n4150.in[0] (.names)                                             1.014    50.513
n4150.out[0] (.names)                                            0.261    50.774
out:n4150.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#End of timing report
