(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Sat Dec  2 17:30:20 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "my_vga_SLICE_0")
    (INSTANCE my_vga\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_1")
    (INSTANCE my_vga\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_2")
    (INSTANCE my_vga\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_3")
    (INSTANCE my_vga\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_4")
    (INSTANCE my_vga\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_5")
    (INSTANCE my_vga\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_6")
    (INSTANCE my_vga\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_7")
    (INSTANCE my_vga\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_8")
    (INSTANCE my_vga\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_9")
    (INSTANCE my_vga\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_10")
    (INSTANCE my_vga\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_11")
    (INSTANCE my_vga\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_12")
    (INSTANCE clock_device\.SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_13")
    (INSTANCE clock_device\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_14")
    (INSTANCE clock_device\.SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_15")
    (INSTANCE clock_device\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_16")
    (INSTANCE clock_device\.SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_17")
    (INSTANCE clock_device\.SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_18")
    (INSTANCE clock_device\.SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_19")
    (INSTANCE clock_device\.SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_20")
    (INSTANCE clock_device\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_21")
    (INSTANCE my_pattern_gen\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_22")
    (INSTANCE my_pattern_gen\.SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "my_nes_controller_SLICE_23")
    (INSTANCE my_nes_controller\.SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_nes_controller_SLICE_25")
    (INSTANCE my_nes_controller\.SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_27")
    (INSTANCE my_pattern_gen\.SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_28")
    (INSTANCE my_pattern_gen\.SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_29")
    (INSTANCE my_pattern_gen\.SLICE_29)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_30")
    (INSTANCE my_pattern_gen\.SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_37")
    (INSTANCE my_pattern_gen\.SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_39")
    (INSTANCE my_pattern_gen\.SLICE_39)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_nes_controller_SLICE_41")
    (INSTANCE my_nes_controller\.SLICE_41)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_nes_controller_SLICE_43")
    (INSTANCE my_nes_controller\.SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_45")
    (INSTANCE my_vga\.SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_47")
    (INSTANCE my_pattern_gen\.SLICE_47)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_48")
    (INSTANCE my_pattern_gen\.SLICE_48)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_nes_controller_SLICE_49")
    (INSTANCE my_nes_controller\.SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_51")
    (INSTANCE my_vga\.SLICE_51)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_52")
    (INSTANCE my_vga\.SLICE_52)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_54")
    (INSTANCE my_vga\.SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_55")
    (INSTANCE my_vga\.SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_57")
    (INSTANCE my_vga\.SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_59")
    (INSTANCE my_vga\.SLICE_59)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_61")
    (INSTANCE my_vga\.SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_63")
    (INSTANCE my_vga\.SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_64")
    (INSTANCE my_pattern_gen\.SLICE_64)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_66")
    (INSTANCE my_vga\.SLICE_66)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_67")
    (INSTANCE my_vga\.SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_70")
    (INSTANCE my_pattern_gen\.SLICE_70)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_71")
    (INSTANCE my_vga\.SLICE_71)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_72")
    (INSTANCE my_pattern_gen\.SLICE_72)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_75")
    (INSTANCE my_vga\.SLICE_75)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_76")
    (INSTANCE my_pattern_gen\.SLICE_76)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_77")
    (INSTANCE my_vga\.SLICE_77)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_79")
    (INSTANCE clock_device\.SLICE_79)
    (DELAY
      (ABSOLUTE
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_device_SLICE_80")
    (INSTANCE clock_device\.SLICE_80)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_82")
    (INSTANCE my_pattern_gen\.SLICE_82)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_83")
    (INSTANCE my_pattern_gen\.SLICE_83)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_84")
    (INSTANCE my_pattern_gen\.SLICE_84)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_86")
    (INSTANCE my_pattern_gen\.SLICE_86)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_89")
    (INSTANCE my_pattern_gen\.SLICE_89)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_93")
    (INSTANCE my_pattern_gen\.SLICE_93)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_nes_controller_SLICE_95")
    (INSTANCE my_nes_controller\.SLICE_95)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_97")
    (INSTANCE my_pattern_gen\.SLICE_97)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_98")
    (INSTANCE my_pattern_gen\.SLICE_98)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_99")
    (INSTANCE my_pattern_gen\.SLICE_99)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_101")
    (INSTANCE my_pattern_gen\.SLICE_101)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_102")
    (INSTANCE my_pattern_gen\.SLICE_102)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_106")
    (INSTANCE my_pattern_gen\.SLICE_106)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_107")
    (INSTANCE my_pattern_gen\.SLICE_107)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_110")
    (INSTANCE my_pattern_gen\.SLICE_110)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pll_lscc_pll_inst_u_PLL_B")
    (INSTANCE my_pll\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTCORE (0:0:0)(0:0:0))
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_data")
    (INSTANCE ctrlr_data_I)
    (DELAY
      (ABSOLUTE
        (IOPATH ctrlr_data PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "test_input")
    (INSTANCE test_input_I)
    (DELAY
      (ABSOLUTE
        (IOPATH test_input PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "rotate_out")
    (INSTANCE rotate_out_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rotate_out (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "test_output")
    (INSTANCE test_output_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO test_output (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_clk")
    (INSTANCE ctrlr_clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_clk (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_latch")
    (INSTANCE ctrlr_latch_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_latch (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "clk_test")
    (INSTANCE clk_test_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO clk_test (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT my_vga\.SLICE_0/F1 my_vga\.SLICE_0/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/F0 my_vga\.SLICE_0/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/COUT0 my_vga\.SLICE_0/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_0/COUT0 my_vga\.SLICE_0/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_0/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_52/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_52/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_54/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_55/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_59/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_77/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_1/COUT1 my_vga\.SLICE_0/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT my_vga\.SLICE_1/COUT1 my_vga\.SLICE_0/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_0/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_52/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_54/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_55/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_59/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_71/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_pattern_gen\.SLICE_76/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_77/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_pattern_gen\.SLICE_84/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_0/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_1/LSR (4071:4216:4362)
          (4071:4216:4362))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_2/LSR (4071:4216:4362)
          (4071:4216:4362))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_3/LSR (4071:4216:4362)
          (4071:4216:4362))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_4/LSR (4071:4216:4362)
          (4071:4216:4362))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_5/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_6/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_7/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_8/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_9/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_10/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_11/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_54/F1 my_vga\.SLICE_63/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_0/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_1/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_2/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_3/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_4/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_5/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_6/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_7/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_8/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_9/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_10/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_11/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_12/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_13/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_14/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_15/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_16/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_17/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_18/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_19/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL clock_device\.SLICE_20/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_27/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_28/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_29/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_30/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_37/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_39/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_98/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_101/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.SLICE_102/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RCLK (4177:4838:5499)
          (4177:4838:5499))
        (INTERCONNECT my_vga\.SLICE_0/COUT1 my_vga\.SLICE_11/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_0/COUT1 my_vga\.SLICE_11/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/F1 my_vga\.SLICE_1/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/F0 my_vga\.SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/COUT0 my_vga\.SLICE_1/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_1/COUT0 my_vga\.SLICE_1/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_vga\.SLICE_1/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_vga\.SLICE_54/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_vga\.SLICE_55/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_vga\.SLICE_59/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_pattern_gen\.SLICE_72/C0 (3516:3661:3807)
          (3516:3661:3807))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_vga\.SLICE_75/B1 (3569:3714:3860)
          (3569:3714:3860))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_pattern_gen\.SLICE_76/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_vga\.SLICE_77/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_1/Q1 my_pattern_gen\.SLICE_84/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_2/COUT1 my_vga\.SLICE_1/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_2/COUT1 my_vga\.SLICE_1/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_1/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_pattern_gen\.SLICE_47/C0 (3410:3568:3727)
          (3410:3568:3727))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_54/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_55/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_59/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_pattern_gen\.SLICE_72/B0 (3569:3714:3860)
          (3569:3714:3860))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_75/A1 (3622:3774:3926)
          (3622:3774:3926))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_75/B0 (3569:3714:3860)
          (3569:3714:3860))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_77/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_pattern_gen\.SLICE_82/B0 (3569:3714:3860)
          (3569:3714:3860))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_pattern_gen\.SLICE_84/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_pattern_gen\.SLICE_89/A0 (3622:3774:3926)
          (3622:3774:3926))
        (INTERCONNECT my_vga\.SLICE_2/F1 my_vga\.SLICE_2/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/F0 my_vga\.SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/COUT0 my_vga\.SLICE_2/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_2/COUT0 my_vga\.SLICE_2/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_2/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_47/D0 (3106:3284:3463)
          (3106:3284:3463))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_48/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_54/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_59/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_72/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_75/C1 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_75/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_vga\.SLICE_77/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_82/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_84/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_89/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_107/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_110/A1 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT my_vga\.SLICE_2/Q1 my_pattern_gen\.SLICE_110/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT my_vga\.SLICE_3/COUT1 my_vga\.SLICE_2/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_3/COUT1 my_vga\.SLICE_2/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_2/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_51/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_3/F1 my_vga\.SLICE_3/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/F0 my_vga\.SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/COUT0 my_vga\.SLICE_3/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_3/COUT0 my_vga\.SLICE_3/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/Q1 my_vga\.SLICE_3/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_3/Q1 my_vga\.SLICE_51/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_4/COUT1 my_vga\.SLICE_3/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_4/COUT1 my_vga\.SLICE_3/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_3/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_51/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_4/F1 my_vga\.SLICE_4/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_4/COUT0 my_vga\.SLICE_4/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_4/COUT0 my_vga\.SLICE_4/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_4/Q1 my_vga\.SLICE_4/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_4/Q1 my_vga\.SLICE_51/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT rotate_out_pad\.SLICE_113/F0 my_vga\.SLICE_4/B1 (5155:5267:5380)
          (5155:5267:5380))
        (INTERCONNECT rotate_out_pad\.SLICE_113/F0 my_vga\.SLICE_10/B1 (5261:5360:5459)
          (5261:5360:5459))
        (INTERCONNECT rotate_out_pad\.SLICE_113/F0 clock_device\.SLICE_20/B1 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT rotate_out_pad\.SLICE_113/F0 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RCLKE (7164:7243:7323)
          (7164:7243:7323))
        (INTERCONNECT rotate_out_pad\.SLICE_113/F0 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RE (6014:6080:6146)
          (6014:6080:6146))
        (INTERCONNECT rotate_out_pad\.SLICE_113/F0 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/WCLKE (5433:5565:5697)
          (5433:5565:5697))
        (INTERCONNECT rotate_out_pad\.SLICE_113/F0 my_pll\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (6027:6113:6199)(6027:6113:6199))
        (INTERCONNECT my_vga\.SLICE_5/F0 my_vga\.SLICE_5/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/COUT0 my_vga\.SLICE_5/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_5/COUT0 my_vga\.SLICE_5/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/COUT1 my_vga\.SLICE_5/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_6/COUT1 my_vga\.SLICE_5/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_5/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_45/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_61/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_66/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_67/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_70/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_71/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_63/F1 my_vga\.SLICE_5/LSR (2882:3067:3252)
          (2882:3067:3252))
        (INTERCONNECT my_vga\.SLICE_63/F1 my_vga\.SLICE_6/LSR (2882:3067:3252)
          (2882:3067:3252))
        (INTERCONNECT my_vga\.SLICE_63/F1 my_vga\.SLICE_7/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_63/F1 my_vga\.SLICE_8/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_63/F1 my_vga\.SLICE_9/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_63/F1 my_vga\.SLICE_10/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT my_vga\.SLICE_6/F1 my_vga\.SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/F0 my_vga\.SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/COUT0 my_vga\.SLICE_6/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_6/COUT0 my_vga\.SLICE_6/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_vga\.SLICE_6/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_vga\.SLICE_57/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_vga\.SLICE_63/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_70/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_86/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_7/COUT1 my_vga\.SLICE_6/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT my_vga\.SLICE_7/COUT1 my_vga\.SLICE_6/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_6/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_57/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_66/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_71/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_pattern_gen\.SLICE_86/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_7/F1 my_vga\.SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/F0 my_vga\.SLICE_7/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/COUT0 my_vga\.SLICE_7/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_7/COUT0 my_vga\.SLICE_7/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_7/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_57/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_66/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_71/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_pattern_gen\.SLICE_86/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_8/COUT1 my_vga\.SLICE_7/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_8/COUT1 my_vga\.SLICE_7/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_vga\.SLICE_7/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_vga\.SLICE_57/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_vga\.SLICE_66/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_pattern_gen\.SLICE_76/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_pattern_gen\.SLICE_86/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_8/F1 my_vga\.SLICE_8/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_8/F0 my_vga\.SLICE_8/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_8/COUT0 my_vga\.SLICE_8/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_8/COUT0 my_vga\.SLICE_8/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_8/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_45/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_pattern_gen\.SLICE_64/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_pattern_gen\.SLICE_72/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_75/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_pattern_gen\.SLICE_76/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_pattern_gen\.SLICE_84/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_9/COUT1 my_vga\.SLICE_8/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_9/COUT1 my_vga\.SLICE_8/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_8/Q0 my_vga\.SLICE_8/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_8/Q0 my_vga\.SLICE_57/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_8/Q0 my_vga\.SLICE_63/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_8/Q0 my_pattern_gen\.SLICE_64/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_9/F1 my_vga\.SLICE_9/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/F0 my_vga\.SLICE_9/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/COUT0 my_vga\.SLICE_9/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_9/COUT0 my_vga\.SLICE_9/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_9/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_45/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_45/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_63/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_pattern_gen\.SLICE_64/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_10/COUT1 my_vga\.SLICE_9/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_10/COUT1 my_vga\.SLICE_9/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/Q0 my_vga\.SLICE_9/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_9/Q0 my_vga\.SLICE_45/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_9/Q0 my_pattern_gen\.SLICE_64/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_10/F1 my_vga\.SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/COUT0 my_vga\.SLICE_10/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT my_vga\.SLICE_10/COUT0 my_vga\.SLICE_10/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_10/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_63/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_pattern_gen\.SLICE_64/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_11/F0 my_vga\.SLICE_11/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_11/COUT0 my_vga\.SLICE_11/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT my_vga\.SLICE_11/COUT0 my_vga\.SLICE_11/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_11/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_51/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_52/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_55/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_67/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_77/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT clock_device\.SLICE_12/F1 clock_device\.SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_12/F0 clock_device\.SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_12/COUT0 clock_device\.SLICE_12/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_12/COUT0 clock_device\.SLICE_12/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_12/Q1 clock_device\.SLICE_12/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_12/Q1 my_nes_controller\.SLICE_49/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_device\.SLICE_12/Q1 clock_device\.SLICE_80/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT clock_device\.SLICE_13/COUT1 clock_device\.SLICE_12/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_13/COUT1 clock_device\.SLICE_12/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_12/Q0 clock_device\.SLICE_12/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_12/Q0 my_nes_controller\.SLICE_49/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_device\.SLICE_12/Q0 clock_device\.SLICE_80/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT clock_device\.SLICE_12/COUT1 clock_device\.SLICE_17/D0 
          (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_device\.SLICE_12/COUT1 clock_device\.SLICE_17/CIN0 
          (449:502:555)(449:502:555))
        (INTERCONNECT clock_device\.SLICE_13/F1 clock_device\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_13/F0 clock_device\.SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_13/COUT0 clock_device\.SLICE_13/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_13/COUT0 clock_device\.SLICE_13/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_13/Q1 clock_device\.SLICE_13/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_13/Q1 my_nes_controller\.SLICE_49/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_device\.SLICE_13/Q1 clock_device\.SLICE_79/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT clock_device\.SLICE_18/COUT1 clock_device\.SLICE_13/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_18/COUT1 clock_device\.SLICE_13/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_13/Q0 clock_device\.SLICE_13/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_13/Q0 clock_device\.SLICE_80/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT clock_device\.SLICE_13/Q0 my_nes_controller\.SLICE_95/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_13/Q0 my_nes_controller\.SLICE_95/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_device\.SLICE_14/F1 clock_device\.SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_14/F0 clock_device\.SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_14/COUT0 clock_device\.SLICE_14/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_14/COUT0 clock_device\.SLICE_14/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_14/Q1 clock_device\.SLICE_14/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_19/COUT1 clock_device\.SLICE_14/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_19/COUT1 clock_device\.SLICE_14/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_14/Q0 clock_device\.SLICE_14/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_14/COUT1 clock_device\.SLICE_15/D0 
          (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_device\.SLICE_14/COUT1 clock_device\.SLICE_15/CIN0 
          (449:502:555)(449:502:555))
        (INTERCONNECT clock_device\.SLICE_15/F1 clock_device\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_15/F0 clock_device\.SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_15/COUT0 clock_device\.SLICE_15/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_15/COUT0 clock_device\.SLICE_15/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_15/Q1 clock_device\.SLICE_15/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_15/Q1 clock_device\.SLICE_80/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT clock_device\.SLICE_15/Q1 my_nes_controller\.SLICE_95/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_device\.SLICE_15/Q0 clock_device\.SLICE_15/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_15/Q0 my_nes_controller\.SLICE_95/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_device\.SLICE_15/COUT1 clock_device\.SLICE_18/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_15/COUT1 clock_device\.SLICE_18/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_16/F1 clock_device\.SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_16/F0 clock_device\.SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_16/COUT0 clock_device\.SLICE_16/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_16/COUT0 clock_device\.SLICE_16/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_16/Q1 clock_device\.SLICE_16/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_20/COUT1 clock_device\.SLICE_16/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_20/COUT1 clock_device\.SLICE_16/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_16/Q0 clock_device\.SLICE_16/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_16/COUT1 clock_device\.SLICE_19/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_16/COUT1 clock_device\.SLICE_19/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_17/F0 clock_device\.SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_17/COUT0 clock_device\.SLICE_17/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_17/COUT0 clock_device\.SLICE_17/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_17/Q0 clock_device\.SLICE_17/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_17/Q0 my_nes_controller\.SLICE_49/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT clock_device\.SLICE_17/Q0 clock_device\.SLICE_79/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT clock_device\.SLICE_18/F1 clock_device\.SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_18/F0 clock_device\.SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_18/COUT0 clock_device\.SLICE_18/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_18/COUT0 clock_device\.SLICE_18/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_18/Q1 clock_device\.SLICE_18/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_18/Q1 clock_device\.SLICE_80/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT clock_device\.SLICE_18/Q1 my_nes_controller\.SLICE_95/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_device\.SLICE_18/Q0 clock_device\.SLICE_18/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_18/Q0 my_nes_controller\.SLICE_49/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_device\.SLICE_18/Q0 clock_device\.SLICE_80/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT clock_device\.SLICE_19/F1 clock_device\.SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_19/F0 clock_device\.SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_19/COUT0 clock_device\.SLICE_19/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_19/COUT0 clock_device\.SLICE_19/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_19/Q1 clock_device\.SLICE_19/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_19/Q0 clock_device\.SLICE_19/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT clock_device\.SLICE_20/F1 clock_device\.SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_device\.SLICE_20/COUT0 clock_device\.SLICE_20/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT clock_device\.SLICE_20/COUT0 clock_device\.SLICE_20/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT clock_device\.SLICE_20/Q1 clock_device\.SLICE_20/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_21/COUT0 my_pattern_gen\.SLICE_21/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.SLICE_21/COUT0 my_pattern_gen\.SLICE_21/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_30/Q0 my_pattern_gen\.SLICE_21/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_30/Q0 my_pattern_gen\.SLICE_27/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.SLICE_30/Q0 my_pattern_gen\.SLICE_28/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.SLICE_30/Q0 my_pattern_gen\.SLICE_30/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_30/Q0 my_vga\.SLICE_61/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_22/COUT1 my_pattern_gen\.SLICE_21/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.SLICE_22/COUT1 my_pattern_gen\.SLICE_21/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_29/Q1 my_pattern_gen\.SLICE_21/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_21/F0 my_pattern_gen\.SLICE_29/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_21/F1 my_pattern_gen\.SLICE_30/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT my_pattern_gen\.SLICE_22/COUT0 my_pattern_gen\.SLICE_22/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.SLICE_22/COUT0 my_pattern_gen\.SLICE_22/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_29/Q0 my_pattern_gen\.SLICE_22/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_61/F0 my_pattern_gen\.SLICE_22/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_61/F0 my_pattern_gen\.SLICE_27/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_61/F0 my_pattern_gen\.SLICE_28/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_61/F0 my_pattern_gen\.SLICE_30/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT my_vga\.SLICE_61/F0 my_vga\.SLICE_61/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_22/F1 my_pattern_gen\.SLICE_29/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_23/F1 my_nes_controller\.SLICE_23/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT my_nes_controller\.SLICE_23/F0 my_nes_controller\.SLICE_23/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT my_nes_controller\.SLICE_25/Q0 my_nes_controller\.SLICE_23/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_nes_controller\.SLICE_23/Q1 my_nes_controller\.SLICE_23/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_nes_controller\.SLICE_23/Q1 my_nes_controller\.SLICE_41/C0 
          (4058:4190:4322)(4058:4190:4322))
        (INTERCONNECT my_nes_controller\.SLICE_95/F1 my_nes_controller\.SLICE_23/CLK 
          (3926:4012:4098)(3926:4012:4098))
        (INTERCONNECT my_nes_controller\.SLICE_95/F1 my_nes_controller\.SLICE_25/CLK 
          (3926:4012:4098)(3926:4012:4098))
        (INTERCONNECT my_nes_controller\.SLICE_95/F1 ctrlr_clk_I/PADDO (4203:4388:4573)
          (4203:4388:4573))
        (INTERCONNECT my_nes_controller\.SLICE_23/Q0 my_nes_controller\.SLICE_43/C0 
          (4058:4190:4322)(4058:4190:4322))
        (INTERCONNECT my_nes_controller\.SLICE_25/F1 my_nes_controller\.SLICE_25/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT my_nes_controller\.SLICE_25/F0 my_nes_controller\.SLICE_25/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT ctrlr_data_I/PADDI my_nes_controller\.SLICE_25/D1 (4891:4990:5089)
          (4891:4990:5089))
        (INTERCONNECT my_nes_controller\.SLICE_25/Q1 my_nes_controller\.SLICE_25/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_27/F1 my_pattern_gen\.SLICE_27/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_27/F0 my_pattern_gen\.SLICE_27/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q1 my_pattern_gen\.SLICE_27/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q1 my_pattern_gen\.SLICE_27/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q1 my_pattern_gen\.SLICE_98/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q1 my_pattern_gen\.SLICE_98/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q0 my_pattern_gen\.SLICE_27/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q0 my_pattern_gen\.SLICE_27/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q0 my_nes_controller\.SLICE_43/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_27/Q0 my_pattern_gen\.SLICE_98/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_97/F0 my_pattern_gen\.SLICE_27/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_61/F1 my_pattern_gen\.SLICE_27/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_61/F1 my_pattern_gen\.SLICE_28/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT my_vga\.SLICE_61/F1 my_pattern_gen\.SLICE_29/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT my_vga\.SLICE_61/F1 my_nes_controller\.SLICE_41/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT my_vga\.SLICE_61/F1 my_nes_controller\.SLICE_43/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT my_vga\.SLICE_61/F1 my_pattern_gen\.SLICE_98/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_61/F1 my_pattern_gen\.SLICE_101/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_pattern_gen\.SLICE_28/F1 my_pattern_gen\.SLICE_28/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_28/F0 my_pattern_gen\.SLICE_28/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_28/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_28/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_101/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_101/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_28/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_28/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_nes_controller\.SLICE_41/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_101/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_106/F0 my_pattern_gen\.SLICE_28/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_29/F1 my_pattern_gen\.SLICE_29/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_29/F0 my_pattern_gen\.SLICE_29/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_30/F0 my_pattern_gen\.SLICE_30/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_37/F1 my_pattern_gen\.SLICE_37/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_37/F0 my_pattern_gen\.SLICE_37/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_nes_controller\.SLICE_41/F1 my_pattern_gen\.SLICE_37/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT my_nes_controller\.SLICE_41/F1 my_pattern_gen\.SLICE_37/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_41/F1 my_pattern_gen\.SLICE_93/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_nes_controller\.SLICE_41/F1 my_pattern_gen\.SLICE_93/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_41/F1 my_pattern_gen\.SLICE_102/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT my_nes_controller\.SLICE_41/F1 my_pattern_gen\.SLICE_102/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q1 my_pattern_gen\.SLICE_37/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q1 my_pattern_gen\.SLICE_37/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q1 my_pattern_gen\.SLICE_93/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q1 my_pattern_gen\.SLICE_93/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q1 my_pattern_gen\.SLICE_102/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q1 my_pattern_gen\.SLICE_102/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q0 my_pattern_gen\.SLICE_37/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q0 my_pattern_gen\.SLICE_93/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q0 my_pattern_gen\.SLICE_93/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_37/Q0 my_pattern_gen\.SLICE_102/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_39/F1 my_pattern_gen\.SLICE_39/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_39/F0 my_pattern_gen\.SLICE_39/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_nes_controller\.SLICE_43/F1 my_pattern_gen\.SLICE_39/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT my_nes_controller\.SLICE_43/F1 my_pattern_gen\.SLICE_39/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_43/F1 my_pattern_gen\.SLICE_99/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_nes_controller\.SLICE_43/F1 my_pattern_gen\.SLICE_99/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_39/Q1 my_pattern_gen\.SLICE_39/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_39/Q1 my_pattern_gen\.SLICE_39/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_39/Q1 my_pattern_gen\.SLICE_99/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_39/Q1 my_pattern_gen\.SLICE_99/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_39/Q0 my_pattern_gen\.SLICE_39/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_39/Q0 my_pattern_gen\.SLICE_99/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_101/F0 my_nes_controller\.SLICE_41/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_41/F0 my_nes_controller\.SLICE_41/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_nes_controller\.SLICE_41/F0 my_nes_controller\.SLICE_41/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_41/F0 my_pattern_gen\.SLICE_106/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT my_nes_controller\.SLICE_95/F0 my_nes_controller\.SLICE_41/B0 
          (4322:4428:4534)(4322:4428:4534))
        (INTERCONNECT my_nes_controller\.SLICE_95/F0 my_nes_controller\.SLICE_43/B0 
          (5129:5148:5168)(5129:5148:5168))
        (INTERCONNECT my_pattern_gen\.SLICE_98/F0 my_nes_controller\.SLICE_43/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_43/F0 my_nes_controller\.SLICE_43/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_nes_controller\.SLICE_43/F0 my_nes_controller\.SLICE_43/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_nes_controller\.SLICE_43/F0 my_pattern_gen\.SLICE_97/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_nes_controller\.SLICE_43/F0 rotate_out_I/PADDO (6160:6199:6239)
          (6160:6199:6239))
        (INTERCONNECT my_vga\.SLICE_57/F1 my_vga\.SLICE_45/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_45/F0 my_vga\.SLICE_45/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_45/F1 vsync_I/PADDO (5908:6040:6173)(5908:6040:6173))
        (INTERCONNECT my_pattern_gen\.SLICE_110/F1 my_pattern_gen\.SLICE_47/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_47/F0 my_pattern_gen\.SLICE_47/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_47/F0 my_pattern_gen\.SLICE_82/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT my_pattern_gen\.SLICE_47/F0 my_pattern_gen\.SLICE_89/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_107/F0 my_pattern_gen\.SLICE_47/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_75/F1 my_pattern_gen\.SLICE_47/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_75/F1 my_pattern_gen\.SLICE_48/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_pattern_gen\.SLICE_47/F1 my_pattern_gen\.SLICE_48/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_48/F0 my_pattern_gen\.SLICE_48/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_110/F0 my_pattern_gen\.SLICE_48/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA3 
          my_pattern_gen\.SLICE_48/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA2 
          my_pattern_gen\.SLICE_48/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT my_pattern_gen\.SLICE_48/F1 my_vga\.SLICE_71/B0 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT my_nes_controller\.SLICE_49/F0 my_nes_controller\.SLICE_49/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_nes_controller\.SLICE_49/F0 my_nes_controller\.SLICE_95/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_nes_controller\.SLICE_49/F1 my_nes_controller\.SLICE_95/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_51/F0 my_vga\.SLICE_51/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_51/F0 my_vga\.SLICE_52/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT my_vga\.SLICE_51/F1 my_vga\.SLICE_54/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_51/F1 my_vga\.SLICE_61/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_pattern_gen\.SLICE_86/F1 my_vga\.SLICE_52/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_86/F1 my_pattern_gen\.SLICE_83/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_71/F1 my_vga\.SLICE_52/C1 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT my_vga\.SLICE_71/F1 my_pattern_gen\.SLICE_83/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT my_vga\.SLICE_59/F0 my_vga\.SLICE_52/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_59/F0 my_vga\.SLICE_59/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_59/F0 my_vga\.SLICE_77/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_52/F0 my_vga\.SLICE_67/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_52/F1 rgb\[0\]_I/PADDO (4719:4884:5049)
          (4719:4884:5049))
        (INTERCONNECT my_vga\.SLICE_54/F0 my_vga\.SLICE_54/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_55/F0 my_vga\.SLICE_55/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_55/F1 my_pattern_gen\.SLICE_70/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT my_vga\.SLICE_55/F1 my_pattern_gen\.SLICE_83/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_57/F0 my_vga\.SLICE_57/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_57/F0 my_vga\.SLICE_59/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_57/F0 my_vga\.SLICE_67/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_59/F1 my_vga\.SLICE_61/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_64/F1 my_vga\.SLICE_61/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_64/F1 my_vga\.SLICE_67/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_64/F1 my_pattern_gen\.SLICE_86/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_66/F0 my_vga\.SLICE_63/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_63/F0 my_vga\.SLICE_63/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_64/F0 my_vga\.SLICE_63/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT my_pattern_gen\.SLICE_64/F0 my_pattern_gen\.SLICE_64/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_67/F0 my_vga\.SLICE_67/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_67/F1 my_pattern_gen\.SLICE_70/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_67/F1 my_pattern_gen\.SLICE_83/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT my_pattern_gen\.SLICE_83/F0 my_pattern_gen\.SLICE_70/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_83/F0 my_pattern_gen\.SLICE_83/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_70/F0 my_pattern_gen\.SLICE_70/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_70/F0 my_pattern_gen\.SLICE_83/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_84/F1 my_pattern_gen\.SLICE_70/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_84/F1 my_pattern_gen\.SLICE_83/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_70/F1 rgb\[1\]_I/PADDO (5261:5413:5565)
          (5261:5413:5565))
        (INTERCONNECT my_pattern_gen\.SLICE_70/F1 rgb\[4\]_I/PADDO (4719:4884:5049)
          (4719:4884:5049))
        (INTERCONNECT my_pattern_gen\.SLICE_70/F1 rgb\[5\]_I/PADDO (4071:4262:4454)
          (4071:4262:4454))
        (INTERCONNECT my_vga\.SLICE_71/F0 my_vga\.SLICE_71/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_72/F1 my_vga\.SLICE_71/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_76/F1 my_vga\.SLICE_71/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_82/F1 my_pattern_gen\.SLICE_72/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_72/F0 my_pattern_gen\.SLICE_72/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_72/F0 my_pattern_gen\.SLICE_86/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT my_pattern_gen\.SLICE_89/F1 my_pattern_gen\.SLICE_72/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_75/F0 my_pattern_gen\.SLICE_76/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_76/F0 my_pattern_gen\.SLICE_76/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_77/F0 my_vga\.SLICE_77/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_77/F1 hsync_I/PADDO (5803:5941:6080)(5803:5941:6080))
        (INTERCONNECT clock_device\.SLICE_79/F0 clock_device\.SLICE_80/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT clock_device\.SLICE_80/F0 clock_device\.SLICE_80/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT clock_device\.SLICE_80/F1 ctrlr_latch_I/PADDO (4309:4481:4653)
          (4309:4481:4653))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA12 
          my_pattern_gen\.SLICE_82/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.SLICE_82/F0 my_pattern_gen\.SLICE_82/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA13 
          my_pattern_gen\.SLICE_82/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA15 
          my_pattern_gen\.SLICE_82/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA14 
          my_pattern_gen\.SLICE_82/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT my_pattern_gen\.SLICE_83/F1 rgb\[2\]_I/PADDO (4719:4884:5049)
          (4719:4884:5049))
        (INTERCONNECT my_pattern_gen\.SLICE_83/F1 rgb\[3\]_I/PADDO (5261:5413:5565)
          (5261:5413:5565))
        (INTERCONNECT my_pattern_gen\.SLICE_84/F0 my_pattern_gen\.SLICE_84/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_86/F0 my_pattern_gen\.SLICE_84/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_86/F0 my_pattern_gen\.SLICE_86/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA8 
          my_pattern_gen\.SLICE_89/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_89/F0 my_pattern_gen\.SLICE_89/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA9 
          my_pattern_gen\.SLICE_89/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA11 
          my_pattern_gen\.SLICE_89/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA10 
          my_pattern_gen\.SLICE_89/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_102/Q1 my_pattern_gen\.SLICE_93/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_102/Q1 my_pattern_gen\.SLICE_102/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_93/F0 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RADDR4 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_pattern_gen\.SLICE_93/F1 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RADDR3 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_pattern_gen\.SLICE_98/Q1 my_pattern_gen\.SLICE_97/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_98/Q1 my_pattern_gen\.SLICE_98/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_98/Q1 my_pattern_gen\.SLICE_98/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_98/F1 my_pattern_gen\.SLICE_98/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_99/F0 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RADDR0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_pattern_gen\.SLICE_99/F1 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RADDR1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_pattern_gen\.SLICE_101/F1 my_pattern_gen\.SLICE_101/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_101/Q1 my_pattern_gen\.SLICE_101/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_101/Q1 my_pattern_gen\.SLICE_101/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_101/Q1 my_pattern_gen\.SLICE_106/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_102/F1 my_pattern_gen\.SLICE_102/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_102/F0 
          my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RADDR2 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA5 
          my_pattern_gen\.SLICE_107/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA4 
          my_pattern_gen\.SLICE_107/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA7 
          my_pattern_gen\.SLICE_110/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA6 
          my_pattern_gen\.SLICE_110/C1 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA0 
          my_pattern_gen\.SLICE_110/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.piece_device\.curr_piece_shape_15__I_0/RDATA1 
          my_pattern_gen\.SLICE_110/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT osc_I/PADDI my_pll\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          my_pll\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)(0:0:0))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTCORE clk_test_I/PADDO 
          (3423:3575:3727)(3423:3575:3727))
        (INTERCONNECT test_input_I/PADDI test_output_I/PADDO (3172:3383:3595)
          (3172:3383:3595))
      )
    )
  )
)
