{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686186189433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686186189443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:03:09 2023 " "Processing started: Wed Jun 07 21:03:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686186189443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186189443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186189443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686186189900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686186189900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_tb " "Found entity 1: skeleton_tb" {  } { { "skeleton_tb.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/skeleton_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 2 2 " "Found 2 design units, including 2 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199178 ""} { "Info" "ISGN_ENTITY_NAME" "2 dffe_imem " "Found entity 2: dffe_imem" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199178 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(43) " "Verilog HDL warning at regfile.v(43): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/regfile.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(44) " "Verilog HDL warning at regfile.v(44): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/regfile.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitCheck " "Found entity 1: bitCheck" {  } { { "bitCheck.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/bitCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 2 2 " "Found 2 design units, including 2 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2 " "Found entity 1: clk_div_2" {  } { { "freqdiv.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/freqdiv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199209 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_div_4 " "Found entity 2: clk_div_4" {  } { { "freqdiv.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/freqdiv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199209 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(180) " "Verilog HDL warning at processor.v(180): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(181) " "Verilog HDL warning at processor.v(181): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(183) " "Verilog HDL warning at processor.v(183): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(184) " "Verilog HDL warning at processor.v(184): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(186) " "Verilog HDL warning at processor.v(186): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(187) " "Verilog HDL warning at processor.v(187): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(189) " "Verilog HDL warning at processor.v(189): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(195) " "Verilog HDL warning at processor.v(195): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(199) " "Verilog HDL warning at processor.v(199): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(201) " "Verilog HDL warning at processor.v(201): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(237) " "Verilog HDL warning at processor.v(237): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(239) " "Verilog HDL warning at processor.v(239): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(241) " "Verilog HDL warning at processor.v(241): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(243) " "Verilog HDL warning at processor.v(243): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 243 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(244) " "Verilog HDL warning at processor.v(244): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(245) " "Verilog HDL warning at processor.v(245): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(247) " "Verilog HDL warning at processor.v(247): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(249) " "Verilog HDL warning at processor.v(249): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 249 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(251) " "Verilog HDL warning at processor.v(251): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operchecker.v 1 1 " "Found 1 design units, including 1 entities, in source file operchecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 operchecker " "Found entity 1: operchecker" {  } { { "operchecker.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/operchecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686186199226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186199226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686186199577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operchecker operchecker:checker " "Elaborating entity \"operchecker\" for hierarchy \"operchecker:checker\"" {  } { { "processor.v" "checker" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686186199598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALUOper " "Elaborating entity \"alu\" for hierarchy \"alu:ALUOper\"" {  } { { "processor.v" "ALUOper" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686186199618 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1686186199643 "|skeleton|processor:my_processor|alu:ALUOper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_imem dffe_imem:pc_reg " "Elaborating entity \"dffe_imem\" for hierarchy \"dffe_imem:pc_reg\"" {  } { { "processor.v" "pc_reg" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/processor.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686186199668 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[31\]\" " "Converted tri-state node \"npcRes\[31\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[30\]\" " "Converted tri-state node \"npcRes\[30\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[29\]\" " "Converted tri-state node \"npcRes\[29\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[28\]\" " "Converted tri-state node \"npcRes\[28\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[27\]\" " "Converted tri-state node \"npcRes\[27\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[26\]\" " "Converted tri-state node \"npcRes\[26\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[25\]\" " "Converted tri-state node \"npcRes\[25\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[24\]\" " "Converted tri-state node \"npcRes\[24\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[23\]\" " "Converted tri-state node \"npcRes\[23\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[22\]\" " "Converted tri-state node \"npcRes\[22\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[21\]\" " "Converted tri-state node \"npcRes\[21\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[20\]\" " "Converted tri-state node \"npcRes\[20\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[19\]\" " "Converted tri-state node \"npcRes\[19\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[18\]\" " "Converted tri-state node \"npcRes\[18\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[17\]\" " "Converted tri-state node \"npcRes\[17\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[16\]\" " "Converted tri-state node \"npcRes\[16\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[15\]\" " "Converted tri-state node \"npcRes\[15\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[14\]\" " "Converted tri-state node \"npcRes\[14\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[13\]\" " "Converted tri-state node \"npcRes\[13\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[12\]\" " "Converted tri-state node \"npcRes\[12\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[11\]\" " "Converted tri-state node \"npcRes\[11\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[10\]\" " "Converted tri-state node \"npcRes\[10\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[9\]\" " "Converted tri-state node \"npcRes\[9\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[8\]\" " "Converted tri-state node \"npcRes\[8\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[7\]\" " "Converted tri-state node \"npcRes\[7\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[6\]\" " "Converted tri-state node \"npcRes\[6\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[5\]\" " "Converted tri-state node \"npcRes\[5\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[4\]\" " "Converted tri-state node \"npcRes\[4\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[3\]\" " "Converted tri-state node \"npcRes\[3\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[2\]\" " "Converted tri-state node \"npcRes\[2\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[1\]\" " "Converted tri-state node \"npcRes\[1\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"npcRes\[0\]\" " "Converted tri-state node \"npcRes\[0\]\" into a selector" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/dffe.v" 64 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1686186199887 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1686186199887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686186204000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/output_files/processor.map.smsg " "Generated suppressed messages file D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186205033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686186205152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686186205152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1135 " "Implemented 1135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686186205272 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686186205272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "900 " "Implemented 900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686186205272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686186205272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686186205286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:03:25 2023 " "Processing ended: Wed Jun 07 21:03:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686186205286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686186205286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686186205286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686186205286 ""}
