This directory includes a total of 15 files.
1. Two testbench files (Simple and Random Testbench) provided for testing
2. Three hex files namely random_input_x, random_input_hex, expected_output_hex
3. The next set includes the SystemVerilog files:
   i.  conv_8_4.sv is the main top level code.
   ii. datapath.sv, accumulator.sv, memory.sv forms theentire datapath of the design
   iii.The remaining 6 files are the sv code files to implement the control logic
4. The last file is this readme file