<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91rm9200_emac.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91rm9200_emac.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91rm9200_emac.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Ivan Kokshaysky</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Ethernet MAC registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91RM9200_EMAC_H</span>
<span class="cp">#define AT91RM9200_EMAC_H</span>

<span class="cp">#define	AT91_EMAC_CTL		0x00	</span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_LB		(1 &lt;&lt;  0)	</span><span class="cm">/* Loopback */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_LBL		(1 &lt;&lt;  1)	</span><span class="cm">/* Loopback Local */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RE		(1 &lt;&lt;  2)	</span><span class="cm">/* Receive Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TE		(1 &lt;&lt;  3)	</span><span class="cm">/* Transmit Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_MPE		(1 &lt;&lt;  4)	</span><span class="cm">/* Management Port Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_CSR		(1 &lt;&lt;  5)	</span><span class="cm">/* Clear Statistics Registers */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_INCSTAT	(1 &lt;&lt;  6)	</span><span class="cm">/* Increment Statistics Registers */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_WES		(1 &lt;&lt;  7)	</span><span class="cm">/* Write Enable for Statistics Registers */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_BP		(1 &lt;&lt;  8)	</span><span class="cm">/* Back Pressure */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_CFG		0x04	</span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_SPD		(1 &lt;&lt;  0)	</span><span class="cm">/* Speed */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_FD		(1 &lt;&lt;  1)	</span><span class="cm">/* Full Duplex */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_BR		(1 &lt;&lt;  2)	</span><span class="cm">/* Bit Rate */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_CAF		(1 &lt;&lt;  4)	</span><span class="cm">/* Copy All Frames */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_NBC		(1 &lt;&lt;  5)	</span><span class="cm">/* No Broadcast */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_MTI		(1 &lt;&lt;  6)	</span><span class="cm">/* Multicast Hash Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_UNI		(1 &lt;&lt;  7)	</span><span class="cm">/* Unicast Hash Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_BIG		(1 &lt;&lt;  8)	</span><span class="cm">/* Receive 1522 Bytes */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_EAE		(1 &lt;&lt;  9)	</span><span class="cm">/* External Address Match Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_CLK		(3 &lt;&lt; 10)	</span><span class="cm">/* MDC Clock Divisor */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_CLK_DIV8		(0 &lt;&lt; 10)</span>
<span class="cp">#define		AT91_EMAC_CLK_DIV16		(1 &lt;&lt; 10)</span>
<span class="cp">#define		AT91_EMAC_CLK_DIV32		(2 &lt;&lt; 10)</span>
<span class="cp">#define		AT91_EMAC_CLK_DIV64		(3 &lt;&lt; 10)</span>
<span class="cp">#define		AT91_EMAC_RTY		(1 &lt;&lt; 12)	</span><span class="cm">/* Retry Test */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RMII		(1 &lt;&lt; 13)	</span><span class="cm">/* Reduce MII (RMII) */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_SR		0x08	</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_SR_LINK	(1 &lt;&lt;  0)	</span><span class="cm">/* Link */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_SR_MDIO	(1 &lt;&lt;  1)	</span><span class="cm">/* MDIO pin */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_SR_IDLE	(1 &lt;&lt;  2)	</span><span class="cm">/* PHY idle */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_TAR		0x0c	</span><span class="cm">/* Transmit Address Register */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_TCR		0x10	</span><span class="cm">/* Transmit Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_LEN		(0x7ff &lt;&lt; 0)	</span><span class="cm">/* Transmit Frame Length */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_NCRC		(1     &lt;&lt; 15)	</span><span class="cm">/* No CRC */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_TSR		0x14	</span><span class="cm">/* Transmit Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TSR_OVR	(1 &lt;&lt;  0)	</span><span class="cm">/* Transmit Buffer Overrun */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TSR_COL	(1 &lt;&lt;  1)	</span><span class="cm">/* Collision Occurred */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TSR_RLE	(1 &lt;&lt;  2)	</span><span class="cm">/* Retry Limit Exceeded */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TSR_IDLE	(1 &lt;&lt;  3)	</span><span class="cm">/* Transmitter Idle */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TSR_BNQ	(1 &lt;&lt;  4)	</span><span class="cm">/* Transmit Buffer not Queued */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TSR_COMP	(1 &lt;&lt;  5)	</span><span class="cm">/* Transmit Complete */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TSR_UND	(1 &lt;&lt;  6)	</span><span class="cm">/* Transmit Underrun */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_RBQP		0x18	</span><span class="cm">/* Receive Buffer Queue Pointer */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_RSR		0x20	</span><span class="cm">/* Receive Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RSR_BNA	(1 &lt;&lt;  0)	</span><span class="cm">/* Buffer Not Available */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RSR_REC	(1 &lt;&lt;  1)	</span><span class="cm">/* Frame Received */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RSR_OVR	(1 &lt;&lt;  2)	</span><span class="cm">/* RX Overrun */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_ISR		0x24	</span><span class="cm">/* Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_DONE		(1 &lt;&lt;  0)	</span><span class="cm">/* Management Done */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RCOM		(1 &lt;&lt;  1)	</span><span class="cm">/* Receive Complete */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RBNA		(1 &lt;&lt;  2)	</span><span class="cm">/* Receive Buffer Not Available */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TOVR		(1 &lt;&lt;  3)	</span><span class="cm">/* Transmit Buffer Overrun */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TUND		(1 &lt;&lt;  4)	</span><span class="cm">/* Transmit Buffer Underrun */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RTRY		(1 &lt;&lt;  5)	</span><span class="cm">/* Retry Limit */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TBRE		(1 &lt;&lt;  6)	</span><span class="cm">/* Transmit Buffer Register Empty */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TCOM		(1 &lt;&lt;  7)	</span><span class="cm">/* Transmit Complete */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_TIDLE		(1 &lt;&lt;  8)	</span><span class="cm">/* Transmit Idle */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_LINK		(1 &lt;&lt;  9)	</span><span class="cm">/* Link */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_ROVR		(1 &lt;&lt; 10)	</span><span class="cm">/* RX Overrun */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_ABT		(1 &lt;&lt; 11)	</span><span class="cm">/* Abort */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_IER		0x28	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define	AT91_EMAC_IDR		0x2c	</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define	AT91_EMAC_IMR		0x30	</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>

<span class="cp">#define	AT91_EMAC_MAN		0x34	</span><span class="cm">/* PHY Maintenance Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_DATA		(0xffff &lt;&lt; 0)	</span><span class="cm">/* MDIO Data */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_REGA		(0x1f	&lt;&lt; 18)	</span><span class="cm">/* MDIO Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_PHYA		(0x1f	&lt;&lt; 23)	</span><span class="cm">/* MDIO PHY Address */</span><span class="cp"></span>
<span class="cp">#define		AT91_EMAC_RW		(3	&lt;&lt; 28)	</span><span class="cm">/* Read/Write operation */</span><span class="cp"></span>
<span class="cp">#define			AT91_EMAC_RW_W		(1 &lt;&lt; 28)</span>
<span class="cp">#define			AT91_EMAC_RW_R		(2 &lt;&lt; 28)</span>
<span class="cp">#define		AT91_EMAC_MAN_802_3	0x40020000	</span><span class="cm">/* IEEE 802.3 value */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Statistics Registers.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91_EMAC_FRA		0x40	</span><span class="cm">/* Frames Transmitted OK */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SCOL		0x44	</span><span class="cm">/* Single Collision Frame */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_MCOL		0x48	</span><span class="cm">/* Multiple Collision Frame */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_OK		0x4c	</span><span class="cm">/* Frames Received OK */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SEQE		0x50	</span><span class="cm">/* Frame Check Sequence Error */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_ALE		0x54	</span><span class="cm">/* Alignmemt Error */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_DTE		0x58	</span><span class="cm">/* Deffered Transmission Frame */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_LCOL		0x5c	</span><span class="cm">/* Late Collision */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_ECOL		0x60	</span><span class="cm">/* Excessive Collision */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_TUE		0x64	</span><span class="cm">/* Transmit Underrun Error */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_CSE		0x68	</span><span class="cm">/* Carrier Sense Error */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_DRFC		0x6c	</span><span class="cm">/* Discard RX Frame */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_ROV		0x70	</span><span class="cm">/* Receive Overrun */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_CDE		0x74	</span><span class="cm">/* Code Error */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_ELR		0x78	</span><span class="cm">/* Excessive Length Error */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_RJB		0x7c	</span><span class="cm">/* Receive Jabber */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_USF		0x80	</span><span class="cm">/* Undersize Frame */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SQEE		0x84	</span><span class="cm">/* SQE Test Error */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Address Registers.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91_EMAC_HSL		0x90	</span><span class="cm">/* Hash Address Low [31:0] */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_HSH		0x94	</span><span class="cm">/* Hash Address High [63:32] */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA1L		0x98	</span><span class="cm">/* Specific Address 1 Low, bytes 0-3 */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA1H		0x9c	</span><span class="cm">/* Specific Address 1 High, bytes 4-5 */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA2L		0xa0	</span><span class="cm">/* Specific Address 2 Low, bytes 0-3 */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA2H		0xa4	</span><span class="cm">/* Specific Address 2 High, bytes 4-5 */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA3L		0xa8	</span><span class="cm">/* Specific Address 3 Low, bytes 0-3 */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA3H		0xac	</span><span class="cm">/* Specific Address 3 High, bytes 4-5 */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA4L		0xb0	</span><span class="cm">/* Specific Address 4 Low, bytes 0-3 */</span><span class="cp"></span>
<span class="cp">#define AT91_EMAC_SA4H		0xb4	</span><span class="cm">/* Specific Address 4 High, bytes 4-5 */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
