in 0 3_0 # in1[3]
in 1 2_0 # in1[2]
in 2 1_0 # in1[1]
in 3 0_0 # in1[0]
in 4 3_1 # in2[3]
in 5 2_1 # in2[2]
in 6 1_1 # in2[1]
in 7 0_1 # in2[0]
in 8 3_2 # in3[3]
in 9 2_2 # in3[2]
in 10 1_2 # in3[1]
in 11 0_2 # in3[0]
ref 12 # r[15]
ref 13 # r[14]
ref 14 # r[13]
ref 15 # r[12]
ref 16 # r[11]
ref 17 # r[10]
ref 18 # r[9]
ref 19 # r[8]
ref 20 # r[7]
ref 21 # r[6]
ref 22 # r[5]
ref 23 # r[4]
ref 24 # r[3]
ref 25 # r[2]
ref 26 # r[1]
ref 27 # r[0]
xor 8 11 # \Affine_in.U1
xor 4 7 # \Affine_in.U2
xnor 0 3 # \Affine_in.U3
xnor 25 24 # \F.U3
xnor 27 26 # \F.U5
xnor 23 22 # \F.U11
xnor 21 20 # \F.U15
xnor 17 16 # \G.U3
xnor 19 18 # \G.U5
reg 1 # \F_in1_reg_reg[2]
reg 3 # \F_in1_reg_reg[1]
reg 2 # \F_in1_reg_reg[0]
reg 5 # \F_in2_reg_reg[2]
reg 7 # \F_in2_reg_reg[1]
reg 6 # \F_in2_reg_reg[0]
reg 9 # \F_in3_reg_reg[2]
reg 11 # \F_in3_reg_reg[1]
reg 10 # \F_in3_reg_reg[0]
not 37 # \F.\Inst[3].CF_Inst.U1
not 43 # \F.\Inst[8].CF_Inst.U1
not 38 # \F.\Inst[14].CF_Inst.U1
xnor 34 43 # \F.U16
xor 20 40 # \F.U17
xor 21 37 # \F.U18
reg 30 # \F_in1_reg_reg[3]
reg 29 # \F_in2_reg_reg[3]
reg 28 # \F_in3_reg_reg[3]
not 52 # \F.\Inst[0].CF_Inst.U1
and 40 52 # \F.\Inst[1].CF_Inst.U1
nand 43 52 # \F.\Inst[2].CF_Inst.U1
nor 53 46 # \F.\Inst[3].CF_Inst.U2
and 40 53 # \F.\Inst[4].CF_Inst.U1
not 53 # \F.\Inst[5].CF_Inst.U1
nand 37 54 # \F.\Inst[6].CF_Inst.U1
and 40 54 # \F.\Inst[7].CF_Inst.U1
nor 54 47 # \F.\Inst[8].CF_Inst.U2
nor 52 38 # \F.\Inst[9].CF_Inst.U1
nand 41 52 # \F.\Inst[10].CF_Inst.U1
not 52 # \F.\Inst[11].CF_Inst.U1
or 38 53 # \F.\Inst[12].CF_Inst.U1
and 41 53 # \F.\Inst[13].CF_Inst.U1
nand 54 48 # \F.\Inst[14].CF_Inst.U2
nor 53 44 # \F.\Inst[15].CF_Inst.U1
and 41 54 # \F.\Inst[16].CF_Inst.U1
or 44 54 # \F.\Inst[17].CF_Inst.U1
reg 51 # \F.out1_reg[1]
reg 49 # \F.out3_reg[1]
reg 50 # \F.out2_reg[1]
xnor 33 54 # \F.U12
xor 22 53 # \F.U13
xor 23 52 # \F.U14
nand 37 55 # \F.\Inst[0].CF_Inst.U2
xnor 57 38 # \F.\Inst[2].CF_Inst.U2
nand 43 60 # \F.\Inst[5].CF_Inst.U2
xnor 61 44 # \F.\Inst[6].CF_Inst.U2
xnor 65 45 # \F.\Inst[10].CF_Inst.U2
nor 44 66 # \F.\Inst[11].CF_Inst.U2
xnor 39 69 # \F.\Inst[14].CF_Inst.U3
xnor 70 42 # \F.\Inst[15].CF_Inst.U2
reg 78 # \F.out1_reg[0]
reg 76 # \F.out3_reg[0]
reg 77 # \F.out2_reg[0]
reg 72 # \F.CF_Reg_reg[17]
reg 71 # \F.CF_Reg_reg[16]
reg 68 # \F.CF_Reg_reg[13]
reg 67 # \F.CF_Reg_reg[12]
reg 64 # \F.CF_Reg_reg[9]
reg 63 # \F.CF_Reg_reg[8]
reg 62 # \F.CF_Reg_reg[7]
reg 59 # \F.CF_Reg_reg[4]
reg 58 # \F.CF_Reg_reg[3]
reg 56 # \F.CF_Reg_reg[1]
reg 74 # \Rq3_reg[1]
reg 75 # \Rq2_reg[1]
reg 73 # \Rq1_reg[1]
xnor 41 81 # \F.\Inst[5].CF_Inst.U3
reg 86 # \F.CF_Reg_reg[15]
reg 85 # \F.CF_Reg_reg[14]
reg 84 # \F.CF_Reg_reg[11]
reg 83 # \F.CF_Reg_reg[10]
reg 82 # \F.CF_Reg_reg[6]
reg 80 # \F.CF_Reg_reg[2]
reg 79 # \F.CF_Reg_reg[0]
reg 88 # \Rq3_reg[0]
reg 89 # \Rq2_reg[0]
reg 87 # \Rq1_reg[0]
xnor 109 110 # \F.\InstXOR[0].Compression1.U1
xnor 95 108 # \F.\InstXOR[0].Compression3.U1
xnor 106 94 # \F.\InstXOR[1].Compression1.U1
xnor 105 93 # \F.\InstXOR[1].Compression2.U1
xnor 90 104 # \F.\InstXOR[1].Compression3.U1
reg 103 # \F.CF_Reg_reg[5]
xnor 114 99 # \F.\InstXOR[0].Compression1.U2
xnor 119 98 # \F.\InstXOR[0].Compression2.U1
xnor 115 96 # \F.\InstXOR[0].Compression3.U2
xnor 116 107 # \F.\InstXOR[1].Compression1.U2
xnor 117 92 # \F.\InstXOR[1].Compression2.U2
xnor 118 91 # \F.\InstXOR[1].Compression3.U2
xnor 121 97 # \F.\InstXOR[0].Compression2.U2
xnor 31 125 # \F.U4
xnor 32 122 # \F.U6
xor 24 124 # \F.U7
xor 25 123 # \F.U9
xor 27 120 # \F.U10
xor 26 126 # \F.U8
reg 128 # \Rq3_reg[2]
reg 127 # \Rq3_reg[3]
reg 129 # \Rq2_reg[3]
reg 131 # \Rq1_reg[2]
reg 130 # \Rq1_reg[3]
or 136 137 # \G.\Inst[0].CF_Inst.U1
nor 137 133 # \G.\Inst[2].CF_Inst.U1
not 136 # \G.\Inst[3].CF_Inst.U1
nand 133 135 # \G.\Inst[5].CF_Inst.U1
nand 136 134 # \G.\Inst[6].CF_Inst.U1
not 133 # \G.\Inst[8].CF_Inst.U1
xor 136 102 # \G.\Inst[9].CF_Inst.U1
nand 133 137 # \G.\Inst[11].CF_Inst.U1
not 137 # \G.\Inst[11].CF_Inst.U2
xnor 136 102 # \G.\Inst[12].CF_Inst.U1
nand 101 135 # \G.\Inst[13].CF_Inst.U1
not 135 # \G.\Inst[13].CF_Inst.U2
xor 133 100 # \G.\Inst[14].CF_Inst.U1
not 134 # \G.\Inst[15].CF_Inst.U1
nand 134 136 # \G.\Inst[15].CF_Inst.U3
xor 133 100 # \G.\Inst[17].CF_Inst.U1
xor 134 12 # \G.U11
xnor 133 13 # \G.U12
xnor 13 136 # \G.U16
xnor 133 15 # \G.U18
xor 136 15 # \G.U21
reg 132 # \Rq2_reg[2]
and 159 137 # \G.\Inst[1].CF_Inst.U1
xnor 139 100 # \G.\Inst[2].CF_Inst.U2
nor 135 140 # \G.\Inst[3].CF_Inst.U2
and 159 135 # \G.\Inst[4].CF_Inst.U1
xnor 141 101 # \G.\Inst[5].CF_Inst.U2
xnor 142 102 # \G.\Inst[6].CF_Inst.U2
and 159 134 # \G.\Inst[7].CF_Inst.U1
nor 134 143 # \G.\Inst[8].CF_Inst.U2
nand 144 137 # \G.\Inst[9].CF_Inst.U2
xnor 159 101 # \G.\Inst[10].CF_Inst.U1
nand 100 146 # \G.\Inst[11].CF_Inst.U3
nand 147 135 # \G.\Inst[12].CF_Inst.U2
nand 159 149 # \G.\Inst[13].CF_Inst.U3
or 135 150 # \G.\Inst[14].CF_Inst.U2
nand 102 151 # \G.\Inst[15].CF_Inst.U2
xnor 159 101 # \G.\Inst[16].CF_Inst.U1
or 134 153 # \G.\Inst[17].CF_Inst.U2
reg 138 # \G.CF_Reg_reg[0]
reg 158 # \G.out1_reg[0]
xnor 154 155 # \G.U13
xnor 12 159 # \G.U14
xnor 156 137 # \G.U17
xnor 157 14 # \G.U19
xor 159 14 # \G.U20
xnor 168 113 # \G.\Inst[9].CF_Inst.U3
nor 169 137 # \G.\Inst[10].CF_Inst.U2
nand 145 170 # \G.\Inst[11].CF_Inst.U4
xnor 171 112 # \G.\Inst[12].CF_Inst.U3
nand 148 172 # \G.\Inst[13].CF_Inst.U4
nand 174 152 # \G.\Inst[15].CF_Inst.U4
and 175 134 # \G.\Inst[16].CF_Inst.U2
reg 176 # \G.CF_Reg_reg[17]
reg 173 # \G.CF_Reg_reg[14]
reg 167 # \G.CF_Reg_reg[8]
reg 166 # \G.CF_Reg_reg[7]
reg 165 # \G.CF_Reg_reg[6]
reg 164 # \G.CF_Reg_reg[5]
reg 163 # \G.CF_Reg_reg[4]
reg 162 # \G.CF_Reg_reg[3]
reg 161 # \G.CF_Reg_reg[2]
reg 160 # \G.CF_Reg_reg[1]
reg 181 # \G.out1_reg[1]
reg 179 # \G.out3_reg[1]
reg 182 # \G.out3_reg[0]
reg 183 # \G.out2_reg[0]
xnor 180 135 # \G.U15
reg 178 # \G_out1_reg_reg[0]
xor 111 189 # \G.\Inst[15].CF_Inst.U5
xnor 199 177 # \G.\InstXOR[0].Compression1.U1
xnor 196 198 # \G.\InstXOR[0].Compression2.U1
xnor 193 195 # \G.\InstXOR[0].Compression3.U1
reg 190 # \G.CF_Reg_reg[16]
reg 188 # \G.CF_Reg_reg[13]
reg 187 # \G.CF_Reg_reg[12]
reg 186 # \G.CF_Reg_reg[11]
reg 185 # \G.CF_Reg_reg[10]
reg 184 # \G.CF_Reg_reg[9]
reg 205 # \G.out2_reg[1]
reg 201 # \G_out1_reg_reg[1]
reg 204 # \G_out2_reg_reg[0]
reg 202 # \G_out3_reg_reg[1]
reg 203 # \G_out3_reg_reg[0]
xnor 208 200 # \G.\InstXOR[0].Compression1.U2
xnor 209 197 # \G.\InstXOR[0].Compression2.U2
xnor 210 194 # \G.\InstXOR[0].Compression3.U2
xnor 214 216 # \G.\InstXOR[1].Compression1.U1
xnor 192 213 # \G.\InstXOR[1].Compression2.U1
reg 207 # \G.CF_Reg_reg[15]
not 220 # \H.\Inst[14].CF_Inst.U1
reg 217 # \G_out2_reg_reg[1]
xnor 225 215 # \G.\InstXOR[1].Compression1.U2
xnor 226 212 # \G.\InstXOR[1].Compression2.U2
xnor 191 227 # \G.\InstXOR[1].Compression3.U1
xnor 36 224 # \G.U6
xor 18 223 # \G.U8
xor 19 222 # \G.U10
not 229 # \H.\Inst[10].CF_Inst.U1
xnor 232 211 # \G.\InstXOR[1].Compression3.U2
xor 16 231 # \G.U7
xor 17 230 # \G.U9
reg 235 # \G_out1_reg_reg[2]
reg 234 # \G_out2_reg_reg[2]
reg 233 # \G_out3_reg_reg[2]
xnor 35 237 # \G.U4
xor 240 218 # \H.\Inst[0].CF_Inst.U1
xnor 242 220 # \H.\Inst[2].CF_Inst.U1
xor 241 229 # \H.\Inst[4].CF_Inst.U1
xnor 242 220 # \H.\Inst[5].CF_Inst.U1
xnor 240 218 # \H.\Inst[6].CF_Inst.U1
xnor 241 229 # \H.\Inst[7].CF_Inst.U1
xor 219 240 # \H.\Inst[12].CF_Inst.U1
not 240 # \H.\Inst[18].CF_Inst.U1
reg 240 # \H.out1_reg[3]
reg 241 # \H.out2_reg[3]
reg 242 # \H.out3_reg[3]
reg 239 # \G_out1_reg_reg[3]
reg 238 # \G_out2_reg_reg[3]
nand 244 255 # \H.\Inst[0].CF_Inst.U2
nand 229 255 # \H.\Inst[1].CF_Inst.U1
not 255 # \H.\Inst[1].CF_Inst.U2
nor 245 255 # \H.\Inst[2].CF_Inst.U2
not 256 # \H.\Inst[3].CF_Inst.U1
nand 256 240 # \H.\Inst[3].CF_Inst.U3
and 256 246 # \H.\Inst[4].CF_Inst.U2
nor 247 256 # \H.\Inst[5].CF_Inst.U2
nor 255 218 # \H.\Inst[9].CF_Inst.U1
nand 255 236 # \H.\Inst[10].CF_Inst.U2
and 220 255 # \H.\Inst[11].CF_Inst.U1
nand 218 256 # \H.\Inst[12].CF_Inst.U2
and 229 256 # \H.\Inst[13].CF_Inst.U1
nor 256 228 # \H.\Inst[14].CF_Inst.U2
nor 255 251 # \H.\Inst[18].CF_Inst.U2
and 241 255 # \H.\Inst[19].CF_Inst.U1
nor 255 242 # \H.\Inst[20].CF_Inst.U1
and 240 256 # \H.\Inst[21].CF_Inst.U1
not 256 # \H.\Inst[22].CF_Inst.U1
or 242 256 # \H.\Inst[23].CF_Inst.U1
reg 243 # \G_out3_reg_reg[3]
reg 252 # \out1_reg[3]
reg 253 # \out2_reg[3]
reg 254 # \out3_reg[3]
xnor 257 206 # \H.\Inst[0].CF_Inst.U3
nand 241 259 # \H.\Inst[1].CF_Inst.U3
nand 218 261 # \H.\Inst[3].CF_Inst.U2
nand 248 277 # \H.\Inst[6].CF_Inst.U2
nor 249 277 # \H.\Inst[7].CF_Inst.U2
not 277 # \H.\Inst[8].CF_Inst.U1
xor 206 265 # \H.\Inst[9].CF_Inst.U2
xnor 241 266 # \H.\Inst[10].CF_Inst.U3
xnor 250 268 # \H.\Inst[12].CF_Inst.U3
not 277 # \H.\Inst[15].CF_Inst.U1
and 229 277 # \H.\Inst[16].CF_Inst.U1
not 277 # \H.\Inst[17].CF_Inst.U1
xnor 273 220 # \H.\Inst[20].CF_Inst.U2
nand 241 275 # \H.\Inst[22].CF_Inst.U2
nor 277 240 # \H.\Inst[24].CF_Inst.U1
or 241 277 # \H.\Inst[25].CF_Inst.U1
not 277 # \H.\Inst[26].CF_Inst.U1
reg 276 # \H.CF_Reg_reg[23]
reg 274 # \H.CF_Reg_reg[21]
reg 272 # \H.CF_Reg_reg[19]
reg 271 # \H.CF_Reg_reg[18]
reg 270 # \H.CF_Reg_reg[14]
reg 269 # \H.CF_Reg_reg[13]
reg 267 # \H.CF_Reg_reg[11]
reg 264 # \H.CF_Reg_reg[5]
reg 263 # \H.CF_Reg_reg[4]
reg 260 # \H.CF_Reg_reg[2]
nand 258 282 # \H.\Inst[1].CF_Inst.U4
nand 283 262 # \H.\Inst[3].CF_Inst.U4
xnor 284 221 # \H.\Inst[6].CF_Inst.U3
or 286 242 # \H.\Inst[8].CF_Inst.U2
nand 220 286 # \H.\Inst[8].CF_Inst.U3
nand 218 290 # \H.\Inst[15].CF_Inst.U2
nand 220 292 # \H.\Inst[17].CF_Inst.U2
xnor 229 294 # \H.\Inst[22].CF_Inst.U3
xnor 295 218 # \H.\Inst[24].CF_Inst.U2
nor 242 297 # \H.\Inst[26].CF_Inst.U2
xnor 298 299 # \H.\InstXOR[2].Compression2.U1
reg 296 # \H.CF_Reg_reg[25]
reg 293 # \H.CF_Reg_reg[20]
reg 291 # \H.CF_Reg_reg[16]
reg 289 # \H.CF_Reg_reg[12]
reg 288 # \H.CF_Reg_reg[10]
reg 287 # \H.CF_Reg_reg[9]
reg 285 # \H.CF_Reg_reg[7]
reg 281 # \H.CF_Reg_reg[0]
xor 219 309 # \H.\Inst[3].CF_Inst.U5
nand 311 312 # \H.\Inst[8].CF_Inst.U4
xnor 221 313 # \H.\Inst[15].CF_Inst.U3
xnor 242 314 # \H.\Inst[17].CF_Inst.U3
xnor 307 326 # \H.\InstXOR[0].Compression1.U1
xnor 304 324 # \H.\InstXOR[1].Compression1.U1
xnor 302 322 # \H.\InstXOR[1].Compression2.U1
xnor 320 301 # \H.\InstXOR[2].Compression1.U1
reg 317 # \H.CF_Reg_reg[26]
reg 316 # \H.CF_Reg_reg[24]
reg 315 # \H.CF_Reg_reg[22]
reg 310 # \H.CF_Reg_reg[6]
reg 308 # \H.CF_Reg_reg[1]
xnor 331 339 # \H.\InstXOR[0].Compression1.U2
xnor 332 323 # \H.\InstXOR[1].Compression1.U2
xnor 333 303 # \H.\InstXOR[1].Compression2.U2
xnor 334 300 # \H.\InstXOR[2].Compression1.U2
xnor 318 337 # \H.\InstXOR[2].Compression2.U2
xnor 335 336 # \H.\InstXOR[2].Compression3.U1
reg 330 # \H.CF_Reg_reg[17]
reg 329 # \H.CF_Reg_reg[15]
reg 328 # \H.CF_Reg_reg[8]
reg 327 # \H.CF_Reg_reg[3]
xnor 305 349 # \H.\InstXOR[0].Compression2.U1
xnor 348 338 # \H.\InstXOR[0].Compression3.U1
xnor 346 347 # \H.\InstXOR[1].Compression3.U1
xnor 345 319 # \H.\InstXOR[2].Compression3.U2
reg 343 # \out1_reg[2]
reg 341 # \out1_reg[1]
reg 340 # \out1_reg[0]
reg 344 # \out2_reg[2]
reg 342 # \out2_reg[1]
xnor 350 306 # \H.\InstXOR[0].Compression2.U2
xnor 351 325 # \H.\InstXOR[0].Compression3.U2
xnor 352 321 # \H.\InstXOR[1].Compression3.U2
reg 353 # \out3_reg[2]
reg 359 # \out2_reg[0]
reg 361 # \out3_reg[1]
reg 360 # \out3_reg[0]
out 278 3_0 # out1[3]
out 354 2_0 # out1[2]
out 355 1_0 # out1[1]
out 356 0_0 # out1[0]
out 279 3_1 # out2[3]
out 357 2_1 # out2[2]
out 358 1_1 # out2[1]
out 363 0_1 # out2[0]
out 280 3_2 # out3[3]
out 362 2_2 # out3[2]
out 364 1_2 # out3[1]
out 365 0_2 # out3[0]
