Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Dec  6 20:59:06 2015
| Host         : ares.andrew.local.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_timing_summary_routed.rpt -rpx system_timing_summary_routed.rpx
| Design       : system
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.183        0.000                      0                55238        0.066        0.000                      0                55238        1.100        0.000                       0                 27189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
brd_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
brd_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       18.183        0.000                      0                55238        0.066        0.000                      0                55238       24.232        0.000                       0                 27185  
  clkfbout_clk_wiz_0                                                                                                                                                   48.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  brd_clk_p
  To Clock:  brd_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         brd_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { brd_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.183ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.409ns  (logic 2.046ns (6.514%)  route 29.363ns (93.486%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 51.119 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.586    26.652    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.043    26.695 r  u_amber/u_dispatch/u_reservation/alu_station[26][rs][7]_i_3/O
                         net (fo=188, routed)         3.198    29.893    u_amber/u_dispatch/u_reservation/alu_station_reg[26][status_bits_flags_valid]_0
    SLICE_X75Y27         LUT3 (Prop_lut3_I0_O)        0.043    29.936 r  u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1/O
                         net (fo=84, routed)          2.282    32.218    u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1_n_0
    SLICE_X24Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.804    51.119    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X24Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][4]/C
                         clock pessimism             -0.352    50.767    
                         clock uncertainty           -0.189    50.578    
    SLICE_X24Y26         FDCE (Setup_fdce_C_CE)      -0.178    50.400    u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][4]
  -------------------------------------------------------------------
                         required time                         50.400    
                         arrival time                         -32.218    
  -------------------------------------------------------------------
                         slack                                 18.183    

Slack (MET) :             18.270ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.299ns  (logic 2.046ns (6.537%)  route 29.253ns (93.463%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 51.119 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.586    26.652    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.043    26.695 r  u_amber/u_dispatch/u_reservation/alu_station[26][rs][7]_i_3/O
                         net (fo=188, routed)         3.198    29.893    u_amber/u_dispatch/u_reservation/alu_station_reg[26][status_bits_flags_valid]_0
    SLICE_X75Y27         LUT3 (Prop_lut3_I0_O)        0.043    29.936 r  u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1/O
                         net (fo=84, routed)          2.172    32.107    u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1_n_0
    SLICE_X25Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.804    51.119    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X25Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][1]/C
                         clock pessimism             -0.352    50.767    
                         clock uncertainty           -0.189    50.578    
    SLICE_X25Y26         FDCE (Setup_fdce_C_CE)      -0.201    50.377    u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][1]
  -------------------------------------------------------------------
                         required time                         50.377    
                         arrival time                         -32.107    
  -------------------------------------------------------------------
                         slack                                 18.270    

Slack (MET) :             18.270ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.299ns  (logic 2.046ns (6.537%)  route 29.253ns (93.463%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 51.119 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.586    26.652    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.043    26.695 r  u_amber/u_dispatch/u_reservation/alu_station[26][rs][7]_i_3/O
                         net (fo=188, routed)         3.198    29.893    u_amber/u_dispatch/u_reservation/alu_station_reg[26][status_bits_flags_valid]_0
    SLICE_X75Y27         LUT3 (Prop_lut3_I0_O)        0.043    29.936 r  u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1/O
                         net (fo=84, routed)          2.172    32.107    u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1_n_0
    SLICE_X25Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.804    51.119    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X25Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][2]/C
                         clock pessimism             -0.352    50.767    
                         clock uncertainty           -0.189    50.578    
    SLICE_X25Y26         FDCE (Setup_fdce_C_CE)      -0.201    50.377    u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][2]
  -------------------------------------------------------------------
                         required time                         50.377    
                         arrival time                         -32.107    
  -------------------------------------------------------------------
                         slack                                 18.270    

Slack (MET) :             18.270ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.299ns  (logic 2.046ns (6.537%)  route 29.253ns (93.463%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 51.119 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.586    26.652    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.043    26.695 r  u_amber/u_dispatch/u_reservation/alu_station[26][rs][7]_i_3/O
                         net (fo=188, routed)         3.198    29.893    u_amber/u_dispatch/u_reservation/alu_station_reg[26][status_bits_flags_valid]_0
    SLICE_X75Y27         LUT3 (Prop_lut3_I0_O)        0.043    29.936 r  u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1/O
                         net (fo=84, routed)          2.172    32.107    u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1_n_0
    SLICE_X25Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.804    51.119    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X25Y26         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][3]/C
                         clock pessimism             -0.352    50.767    
                         clock uncertainty           -0.189    50.578    
    SLICE_X25Y26         FDCE (Setup_fdce_C_CE)      -0.201    50.377    u_amber/u_dispatch/u_reservation/alu_station_reg[26][rs_tag][3]
  -------------------------------------------------------------------
                         required time                         50.377    
                         arrival time                         -32.107    
  -------------------------------------------------------------------
                         slack                                 18.270    

Slack (MET) :             18.277ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[26][rn_tag][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.314ns  (logic 2.046ns (6.534%)  route 29.268ns (93.466%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 51.118 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.586    26.652    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.043    26.695 r  u_amber/u_dispatch/u_reservation/alu_station[26][rs][7]_i_3/O
                         net (fo=188, routed)         3.198    29.893    u_amber/u_dispatch/u_reservation/alu_station_reg[26][status_bits_flags_valid]_0
    SLICE_X75Y27         LUT3 (Prop_lut3_I0_O)        0.043    29.936 r  u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1/O
                         net (fo=84, routed)          2.187    32.123    u_amber/u_dispatch/u_reservation/alu_station[26][barrel_shift_data_sel][1]_i_1_n_0
    SLICE_X26Y25         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rn_tag][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.803    51.118    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X26Y25         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][rn_tag][5]/C
                         clock pessimism             -0.352    50.766    
                         clock uncertainty           -0.189    50.577    
    SLICE_X26Y25         FDCE (Setup_fdce_C_CE)      -0.178    50.399    u_amber/u_dispatch/u_reservation/alu_station_reg[26][rn_tag][5]
  -------------------------------------------------------------------
                         required time                         50.399    
                         arrival time                         -32.123    
  -------------------------------------------------------------------
                         slack                                 18.277    

Slack (MET) :             18.303ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[18][rm][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.826ns  (logic 2.046ns (6.637%)  route 28.780ns (93.363%))
  Logic Levels:           30  (LUT2=1 LUT3=4 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 50.754 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.628    26.694    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.043    26.737 r  u_amber/u_dispatch/u_reservation/alu_station[18][rs][7]_i_3/O
                         net (fo=108, routed)         1.529    28.265    u_amber/u_dispatch/u_reservation/alu_station[18][rs][7]_i_3_n_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.043    28.308 r  u_amber/u_dispatch/u_reservation/alu_station[18][rs][7]_i_1/O
                         net (fo=72, routed)          3.326    31.635    u_amber/u_dispatch/u_reservation/alu_station[18][rs][7]_i_1_n_0
    SLICE_X77Y73         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[18][rm][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.439    50.754    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X77Y73         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[18][rm][17]/C
                         clock pessimism             -0.427    50.327    
                         clock uncertainty           -0.189    50.138    
    SLICE_X77Y73         FDCE (Setup_fdce_C_CE)      -0.201    49.937    u_amber/u_dispatch/u_reservation/alu_station_reg[18][rm][17]
  -------------------------------------------------------------------
                         required time                         49.937    
                         arrival time                         -31.635    
  -------------------------------------------------------------------
                         slack                                 18.303    

Slack (MET) :             18.306ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.284ns  (logic 2.046ns (6.540%)  route 29.238ns (93.460%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 51.118 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.470    26.536    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.043    26.579 r  u_amber/u_dispatch/u_reservation/alu_station[28][rs][7]_i_3/O
                         net (fo=188, routed)         2.955    29.534    u_amber/u_dispatch/u_reservation/alu_station_reg[28][status_bits_flags_valid]_0
    SLICE_X74Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.577 r  u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1/O
                         net (fo=84, routed)          2.516    32.093    u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1_n_0
    SLICE_X22Y24         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.803    51.118    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X22Y24         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][1]/C
                         clock pessimism             -0.352    50.766    
                         clock uncertainty           -0.189    50.577    
    SLICE_X22Y24         FDCE (Setup_fdce_C_CE)      -0.178    50.399    u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][1]
  -------------------------------------------------------------------
                         required time                         50.399    
                         arrival time                         -32.093    
  -------------------------------------------------------------------
                         slack                                 18.306    

Slack (MET) :             18.306ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.284ns  (logic 2.046ns (6.540%)  route 29.238ns (93.460%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 51.118 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.470    26.536    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.043    26.579 r  u_amber/u_dispatch/u_reservation/alu_station[28][rs][7]_i_3/O
                         net (fo=188, routed)         2.955    29.534    u_amber/u_dispatch/u_reservation/alu_station_reg[28][status_bits_flags_valid]_0
    SLICE_X74Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.577 r  u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1/O
                         net (fo=84, routed)          2.516    32.093    u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1_n_0
    SLICE_X22Y24         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.803    51.118    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X22Y24         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][2]/C
                         clock pessimism             -0.352    50.766    
                         clock uncertainty           -0.189    50.577    
    SLICE_X22Y24         FDCE (Setup_fdce_C_CE)      -0.178    50.399    u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][2]
  -------------------------------------------------------------------
                         required time                         50.399    
                         arrival time                         -32.093    
  -------------------------------------------------------------------
                         slack                                 18.306    

Slack (MET) :             18.306ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.284ns  (logic 2.046ns (6.540%)  route 29.238ns (93.460%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 51.118 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.470    26.536    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.043    26.579 r  u_amber/u_dispatch/u_reservation/alu_station[28][rs][7]_i_3/O
                         net (fo=188, routed)         2.955    29.534    u_amber/u_dispatch/u_reservation/alu_station_reg[28][status_bits_flags_valid]_0
    SLICE_X74Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.577 r  u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1/O
                         net (fo=84, routed)          2.516    32.093    u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1_n_0
    SLICE_X22Y24         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.803    51.118    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X22Y24         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][3]/C
                         clock pessimism             -0.352    50.766    
                         clock uncertainty           -0.189    50.577    
    SLICE_X22Y24         FDCE (Setup_fdce_C_CE)      -0.178    50.399    u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][3]
  -------------------------------------------------------------------
                         required time                         50.399    
                         arrival time                         -32.093    
  -------------------------------------------------------------------
                         slack                                 18.306    

Slack (MET) :             18.326ns  (required time - arrival time)
  Source:                 u_amber/u_wishbone/o_wb_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.241ns  (logic 2.046ns (6.549%)  route 29.195ns (93.451%))
  Logic Levels:           30  (LUT3=5 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 51.118 - 50.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.938     0.809    u_amber/u_wishbone/sys_clk_BUFG
    SLICE_X42Y18         FDRE                                         r  u_amber/u_wishbone/o_wb_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.259     1.068 r  u_amber/u_wishbone/o_wb_adr_reg[8]/Q
                         net (fo=127, routed)         2.255     3.322    u_amber/u_wishbone/Q[8]
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.051     3.373 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_10/O
                         net (fo=1, routed)           0.603     3.977    u_amber/u_wishbone/s_wb_ack_1_reg_i_10_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.138     4.115 r  u_amber/u_wishbone/s_wb_ack_1_reg_i_3/O
                         net (fo=64, routed)          0.479     4.594    u_amber/u_wishbone/s_wb_ack_1_reg_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     4.637 r  u_amber/u_wishbone/mem_reg_0_i_84/O
                         net (fo=181, routed)         0.625     5.261    u_amber/u_wishbone/u_a25_wishbone_buf_p0/o_wb_adr_reg[18]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.043     5.304 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6/O
                         net (fo=1, routed)           0.240     5.545    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.043     5.588 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4/O
                         net (fo=1, routed)           0.000     5.588    u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_4_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.108     5.696 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_reg_i_2/O
                         net (fo=9, routed)           0.593     6.289    u_amber/u_wishbone/u_a25_wishbone_buf_p0/m_wb_ack[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.413 r  u_amber/u_wishbone/u_a25_wishbone_buf_p0/wait_rdata_valid_r_i_2__0/O
                         net (fo=4, routed)           0.341     6.754    u_amber/u_dispatch/u_reservation/o_wb_we_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.797 r  u_amber/u_dispatch/u_reservation/op_in_progress_i_3/O
                         net (fo=5, routed)           0.489     7.286    u_amber/u_execute_mem/dcache_wb_uncached_ready
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.043     7.329 r  u_amber/u_execute_mem/mem_tag_available[14]_i_4/O
                         net (fo=207, routed)         1.941     9.270    u_amber/u_dispatch/u_register_bank/mem_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.043     9.313 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_7/O
                         net (fo=1, routed)           0.099     9.412    u_amber/u_dispatch/u_register_bank/r15[valid]_i_7_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.043     9.455 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_2/O
                         net (fo=75, routed)          1.174    10.629    u_amber/u_dispatch/u_register_bank/tag_match_mem1124_out
    SLICE_X52Y75         LUT5 (Prop_lut5_I1_O)        0.043    10.672 r  u_amber/u_dispatch/u_register_bank/r15[valid]_i_1/O
                         net (fo=6, routed)           0.546    11.219    u_amber/u_dispatch/u_reservation/r15_reg[valid]
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.043    11.262 f  u_amber/u_dispatch/u_reservation/o_iaddress[25]_i_3/O
                         net (fo=82, routed)          0.571    11.832    u_amber/u_decode/exec_stall
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.052    11.884 r  u_amber/u_decode/wb_address[25]_i_9/O
                         net (fo=37, routed)          2.097    13.981    u_amber/u_fetch/u_cache/execute_iaddress_valid
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.136    14.117 r  u_amber/u_fetch/u_cache/wb_address[25]_i_4/O
                         net (fo=5, routed)           0.338    14.456    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_1
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.043    14.499 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_wb_stb_i_4/O
                         net (fo=14, routed)          0.791    15.290    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r_reg[0]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.043    15.333 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/address_r[25]_i_8/O
                         net (fo=129, routed)         1.453    16.786    u_amber/u_fetch/u_cache/o_wb_we_reg
    SLICE_X70Y6          LUT5 (Prop_lut5_I4_O)        0.043    16.829 r  u_amber/u_fetch/u_cache/address_r[25]_i_6/O
                         net (fo=131, routed)         0.759    17.588    u_amber/u_fetch/u_cache/rams[3].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.043    17.631 f  u_amber/u_fetch/u_cache/rams[3].u_tag/o_iaddress[25]_i_6/O
                         net (fo=1, routed)           0.329    17.960    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[2]_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.043    18.003 r  u_amber/u_fetch/u_cache/rams[2].u_tag/o_iaddress[25]_i_2/O
                         net (fo=118, routed)         2.466    20.469    u_amber/u_decode/core_stall
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.043    20.512 r  u_amber/u_decode/r5[tag][5]_i_2/O
                         net (fo=2, routed)           1.289    21.801    u_amber/u_dispatch/u_register_bank/r_valid_nxt134_out
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.043    21.844 f  u_amber/u_dispatch/u_register_bank/r5[valid]_i_1/O
                         net (fo=5, routed)           0.599    22.443    u_amber/u_dispatch/u_register_bank/r5[valid]_i_1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.043    22.486 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11/O
                         net (fo=1, routed)           0.000    22.486    u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_11_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.108    22.594 f  u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4/O
                         net (fo=1, routed)           0.441    23.035    u_amber/u_dispatch/u_register_bank/alu_station_reg[31][rm_valid]_i_4_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.159 f  u_amber/u_dispatch/u_register_bank/alu_station[31][rm_valid]_i_2/O
                         net (fo=37, routed)          1.557    24.716    u_amber/u_dispatch/u_register_bank/alu_station_reg[1][rm_valid]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    24.759 r  u_amber/u_dispatch/u_register_bank/alu_station[30][rs][7]_i_37/O
                         net (fo=1, routed)           0.255    25.014    u_amber/u_dispatch/u_reservation/alu_occupied_reg[31]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.043    25.057 r  u_amber/u_dispatch/u_reservation/alu_station[30][rs][7]_i_14/O
                         net (fo=1098, routed)        0.965    26.022    u_amber/u_dispatch/u_reservation/alu_station_reg[22][rn][0]_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.043    26.065 r  u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3/O
                         net (fo=54, routed)          0.470    26.536    u_amber/u_dispatch/u_reservation/alu_station[31][status_bits_flags][1]_i_3_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.043    26.579 r  u_amber/u_dispatch/u_reservation/alu_station[28][rs][7]_i_3/O
                         net (fo=188, routed)         2.955    29.534    u_amber/u_dispatch/u_reservation/alu_station_reg[28][status_bits_flags_valid]_0
    SLICE_X74Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.577 r  u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1/O
                         net (fo=84, routed)          2.474    32.050    u_amber/u_dispatch/u_reservation/alu_station[28][use_carry_in]_i_1_n_0
    SLICE_X23Y25         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.803    51.118    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X23Y25         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][5]/C
                         clock pessimism             -0.352    50.766    
                         clock uncertainty           -0.189    50.577    
    SLICE_X23Y25         FDCE (Setup_fdce_C_CE)      -0.201    50.376    u_amber/u_dispatch/u_reservation/alu_station_reg[28][rs_tag][5]
  -------------------------------------------------------------------
                         required time                         50.376    
                         arrival time                         -32.050    
  -------------------------------------------------------------------
                         slack                                 18.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/mult_station_reg[7][rn_tag][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[6][rn_tag][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.442%)  route 0.292ns (69.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.733     0.689    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X21Y101        FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[7][rn_tag][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDCE (Prop_fdce_C_Q)         0.100     0.789 r  u_amber/u_dispatch/u_reservation/mult_station_reg[7][rn_tag][3]/Q
                         net (fo=4, routed)           0.292     1.082    u_amber/u_dispatch/u_reservation/mult_station_reg[7][rn_tag]__0[3]
    SLICE_X18Y98         LUT5 (Prop_lut5_I4_O)        0.028     1.110 r  u_amber/u_dispatch/u_reservation/mult_station[6][rn_tag][3]_i_1/O
                         net (fo=1, routed)           0.000     1.110    u_amber/u_dispatch/u_reservation/mult_station[6][rn_tag][3]_i_1_n_0
    SLICE_X18Y98         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[6][rn_tag][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.028     1.048    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X18Y98         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[6][rn_tag][3]/C
                         clock pessimism             -0.092     0.956    
    SLICE_X18Y98         FDCE (Hold_fdce_C_D)         0.087     1.043    u_amber/u_dispatch/u_reservation/mult_station_reg[6][rn_tag][3]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][29]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.772     0.728    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X25Y78         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDCE (Prop_fdce_C_Q)         0.100     0.828 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[29]/Q
                         net (fo=1, routed)           0.134     0.962    u_amber/u_execute_multiply/o_rn_mult_reg[31][29]
    SLICE_X26Y76         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][29]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.010     1.030    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X26Y76         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][29]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.293     0.737    
    SLICE_X26Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.891    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][29]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][31]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.776     0.732    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X19Y80         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDCE (Prop_fdce_C_Q)         0.100     0.832 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[31]/Q
                         net (fo=1, routed)           0.137     0.969    u_amber/u_execute_multiply/o_rn_mult_reg[31][31]
    SLICE_X20Y79         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][31]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.016     1.036    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X20Y79         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][31]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.293     0.743    
    SLICE_X20Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.897    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][31]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][2]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.210%)  route 0.103ns (50.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.772     0.728    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X25Y78         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDCE (Prop_fdce_C_Q)         0.100     0.828 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[2]/Q
                         net (fo=1, routed)           0.103     0.931    u_amber/u_execute_multiply/o_rn_mult_reg[31][2]
    SLICE_X22Y78         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][2]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.014     1.034    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X22Y78         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][2]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.272     0.762    
    SLICE_X22Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.856    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][2]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][26]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.027%)  route 0.144ns (54.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.777     0.733    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X26Y83         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDCE (Prop_fdce_C_Q)         0.118     0.851 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[26]/Q
                         net (fo=1, routed)           0.144     0.995    u_amber/u_execute_multiply/o_rn_mult_reg[31][26]
    SLICE_X22Y81         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][26]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.017     1.037    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X22Y81         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][26]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.272     0.765    
    SLICE_X22Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.919    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][26]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][7]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.517%)  route 0.147ns (55.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.774     0.730    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X24Y80         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDCE (Prop_fdce_C_Q)         0.118     0.848 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[7]/Q
                         net (fo=1, routed)           0.147     0.995    u_amber/u_execute_multiply/o_rn_mult_reg[31][7]
    SLICE_X22Y78         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][7]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.014     1.034    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X22Y78         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][7]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.272     0.762    
    SLICE_X22Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.916    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][7]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][12]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.779     0.735    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X21Y83         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDCE (Prop_fdce_C_Q)         0.100     0.835 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[12]/Q
                         net (fo=1, routed)           0.095     0.930    u_amber/u_execute_multiply/o_rn_mult_reg[31][12]
    SLICE_X20Y82         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][12]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.019     1.039    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X20Y82         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][12]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.293     0.746    
    SLICE_X20Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.848    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][12]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][15]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.779     0.735    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X21Y83         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDCE (Prop_fdce_C_Q)         0.100     0.835 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[15]/Q
                         net (fo=1, routed)           0.095     0.930    u_amber/u_execute_multiply/o_rn_mult_reg[31][15]
    SLICE_X20Y82         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][15]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.019     1.039    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X20Y82         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][15]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.293     0.746    
    SLICE_X20Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.845    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][15]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][10]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.776     0.732    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X21Y80         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDCE (Prop_fdce_C_Q)         0.100     0.832 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[10]/Q
                         net (fo=1, routed)           0.095     0.927    u_amber/u_execute_multiply/o_rn_mult_reg[31][10]
    SLICE_X20Y79         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][10]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       1.016     1.036    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X20Y79         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][10]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.293     0.743    
    SLICE_X20Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.842    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][10]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/alu_station_reg[26][imm32][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[25][imm32][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.983%)  route 0.184ns (59.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.714     0.670    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X77Y49         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][imm32][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.100     0.770 r  u_amber/u_dispatch/u_reservation/alu_station_reg[26][imm32][14]/Q
                         net (fo=2, routed)           0.184     0.955    u_amber/u_decode/alu_station_reg[26][imm32][31]_0[14]
    SLICE_X78Y50         LUT4 (Prop_lut4_I2_O)        0.028     0.983 r  u_amber/u_decode/alu_station[25][imm32][14]_i_1/O
                         net (fo=1, routed)           0.000     0.983    u_amber/u_dispatch/u_reservation/o_imm32_reg[31]_24[14]
    SLICE_X78Y50         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[25][imm32][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27182, routed)       0.902     0.922    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X78Y50         FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[25][imm32][14]/C
                         clock pessimism             -0.112     0.810    
    SLICE_X78Y50         FDCE (Hold_fdce_C_D)         0.087     0.897    u_amber/u_dispatch/u_reservation/alu_station_reg[25][imm32][14]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { merlin/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y4      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y4      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y3      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y3      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y5      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y5      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y6      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y6      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y1      u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y1      u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X38Y16     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X38Y16     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X40Y14     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X42Y16     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X42Y16     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { merlin/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         50.000      48.592     BUFGCTRL_X0Y16   merlin/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBOUT



