[[section-pll-pix-1-configuration-register]]
=== `PLL_PIX_1` Configuration Register

Refer to Section 2.5 PLL Configuration Methods for the specific usage of the PLL.
This register is used to set PLL_PIX_1, where output clock 0 is used to generate the PIX1 clock.

Address Offset: `04C0`-`04C3h`

Attribute: R/W

Default value: `0000_0000h`

Size: `32` bits

[[pll-pix-1-configuration-register-1]]
.PLL_PIX_1 Configuration Register 1
[%header,cols="^1m,^2m,^1,3"]
|===
d|Bit Field
d|Name
d|Read/Write
|Description

|31:30
|Reserved
|R/W
|Reserved

|29:21
|pll_loopc
|R/W
|PLL Multiplier

|20:7
|Reserved
|R/W
|Reserved

|6:0
|pll_div_out0
|R/W
|PLL Output Clock 0 Divider
|===

Address Offset: `04C4`-`04C7h`

Attribute: R/W

Default value: 0000_0000h

Size: `32` bits

[[pll-pix-1-configuration-register-2]]
.PLL_PIX_1 Configuration Register 2
[%header,cols="^1m,^2m,^1,3"]
|===
d|Bit Field
d|Name
d|Read/Write
|Description

|31:14
|Reserved
|R/W
|Reserved

|13
|pll_pd
|R/W
|PLL powerdown

|12
|pll_bypass
|R/W
|PLL internal bypass

|11
|set_pll_param
|R/W
|Set PLL configuration parameters

|10:9
|Reserved
|R/W
|Reserved

|8
|sel_pll_out0
|R/W
|Select PLL output clock `0`

|7
|pll_locked
|RO
|PLL lockout

|6:0
|pll_div_ref
|R/W
|Number of PLL input divisions
|===
