blk_mem_Q1.v,verilog,xil_defaultlib,../../../../Acq_Track_AC701.srcs/sources_1/ip/blk_mem_Q1/sim/blk_mem_Q1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
