<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="temp_sensor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Rs232Txd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bcd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/top_level_temp_sensor_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/top_level_temp_sensor_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Rs232Txd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bcd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bcd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_bcd_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bcd_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_temp_sensor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_level_temp_sensor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_level_temp_sensor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level_temp_sensor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_level_temp_sensor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level_temp_sensor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_temp_sensor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_level_temp_sensor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_level_temp_sensor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_level_temp_sensor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_level_temp_sensor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_level_temp_sensor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_level_temp_sensor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level_temp_sensor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_level_temp_sensor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_level_temp_sensor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level_temp_sensor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_level_temp_sensor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_level_temp_sensor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_level_temp_sensor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_temp_sensor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_level_temp_sensor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level_temp_sensor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_temp_sensor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_temp_sensor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_temp_sensor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_temp_sensor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_temp_sensor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_level_temp_sensor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_temp_sensor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_temp_sensor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_level_temp_sensor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_level_temp_sensor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_temp_sensor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_temp_sensor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_level_temp_sensor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_level_temp_sensor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level_temp_sensor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_temp_sensor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1585058345" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1585058345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585058422" xil_pn:in_ck="2394887967039786949" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1585058422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D4to7.vhd"/>
      <outfile xil_pn:name="Rs232Txd.vhd"/>
      <outfile xil_pn:name="SPI.vhd"/>
      <outfile xil_pn:name="bcd.vhd"/>
      <outfile xil_pn:name="scan4digit.vhd"/>
      <outfile xil_pn:name="tb_Rs232Txd.vhd"/>
      <outfile xil_pn:name="tb_SPI.vhd"/>
      <outfile xil_pn:name="tb_bcd.vhd"/>
      <outfile xil_pn:name="top_level_temp_sensor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1585058404" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5995751594891347252" xil_pn:start_ts="1585058404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585058404" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8277527277623982134" xil_pn:start_ts="1585058404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585058345" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8836093947758705180" xil_pn:start_ts="1585058345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585058422" xil_pn:in_ck="2394887967039786949" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1585058422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D4to7.vhd"/>
      <outfile xil_pn:name="Rs232Txd.vhd"/>
      <outfile xil_pn:name="SPI.vhd"/>
      <outfile xil_pn:name="bcd.vhd"/>
      <outfile xil_pn:name="scan4digit.vhd"/>
      <outfile xil_pn:name="tb_Rs232Txd.vhd"/>
      <outfile xil_pn:name="tb_SPI.vhd"/>
      <outfile xil_pn:name="tb_bcd.vhd"/>
      <outfile xil_pn:name="top_level_temp_sensor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1585058425" xil_pn:in_ck="2394887967039786949" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4727251523205775158" xil_pn:start_ts="1585058422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_bcd_beh.prj"/>
      <outfile xil_pn:name="tb_bcd_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1585058425" xil_pn:in_ck="-8590959479387507995" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3042102715610961047" xil_pn:start_ts="1585058425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_bcd_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1583729907" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1583729907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583729907" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1367306402236532291" xil_pn:start_ts="1583729907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583729907" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8836093947758705180" xil_pn:start_ts="1583729907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583729907" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1583729907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583729907" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-165182273215747141" xil_pn:start_ts="1583729907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583729907" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1583729907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583729907" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7421927852769344686" xil_pn:start_ts="1583729907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585058626" xil_pn:in_ck="156629818466700213" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2961224514331720811" xil_pn:start_ts="1585058618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level_temp_sensor.lso"/>
      <outfile xil_pn:name="top_level_temp_sensor.ngc"/>
      <outfile xil_pn:name="top_level_temp_sensor.ngr"/>
      <outfile xil_pn:name="top_level_temp_sensor.prj"/>
      <outfile xil_pn:name="top_level_temp_sensor.stx"/>
      <outfile xil_pn:name="top_level_temp_sensor.syr"/>
      <outfile xil_pn:name="top_level_temp_sensor.xst"/>
      <outfile xil_pn:name="top_level_temp_sensor_vhdl.prj"/>
      <outfile xil_pn:name="top_level_temp_sensor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1584416696" xil_pn:in_ck="-2670508407969270684" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8604514236706017168" xil_pn:start_ts="1584416696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585058646" xil_pn:in_ck="-622310127667435198" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2417340965047170703" xil_pn:start_ts="1585058642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_level_temp_sensor.bld"/>
      <outfile xil_pn:name="top_level_temp_sensor.ngd"/>
      <outfile xil_pn:name="top_level_temp_sensor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1585058649" xil_pn:in_ck="866168535387462755" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1585058646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_level_temp_sensor.pcf"/>
      <outfile xil_pn:name="top_level_temp_sensor_map.map"/>
      <outfile xil_pn:name="top_level_temp_sensor_map.mrp"/>
      <outfile xil_pn:name="top_level_temp_sensor_map.ncd"/>
      <outfile xil_pn:name="top_level_temp_sensor_map.ngm"/>
      <outfile xil_pn:name="top_level_temp_sensor_map.xrpt"/>
      <outfile xil_pn:name="top_level_temp_sensor_summary.xml"/>
      <outfile xil_pn:name="top_level_temp_sensor_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1585058662" xil_pn:in_ck="6049627401394445468" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1585058649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_level_temp_sensor.ncd"/>
      <outfile xil_pn:name="top_level_temp_sensor.pad"/>
      <outfile xil_pn:name="top_level_temp_sensor.par"/>
      <outfile xil_pn:name="top_level_temp_sensor.ptwx"/>
      <outfile xil_pn:name="top_level_temp_sensor.unroutes"/>
      <outfile xil_pn:name="top_level_temp_sensor.xpi"/>
      <outfile xil_pn:name="top_level_temp_sensor_pad.csv"/>
      <outfile xil_pn:name="top_level_temp_sensor_pad.txt"/>
      <outfile xil_pn:name="top_level_temp_sensor_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1585058667" xil_pn:in_ck="-2670508407969278309" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1585058662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_level_temp_sensor.bgn"/>
      <outfile xil_pn:name="top_level_temp_sensor.bit"/>
      <outfile xil_pn:name="top_level_temp_sensor.drc"/>
      <outfile xil_pn:name="top_level_temp_sensor.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1585058662" xil_pn:in_ck="7301169822946000735" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1585058659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_level_temp_sensor.twr"/>
      <outfile xil_pn:name="top_level_temp_sensor.twx"/>
    </transform>
    <transform xil_pn:end_ts="1585058112" xil_pn:in_ck="-2670508407969278178" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="158379424955599468" xil_pn:start_ts="1585058106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/top_level_temp_sensor_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/top_level_temp_sensor_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
