<div id="pf162" class="pf w0 h0" data-page-no="162"><div class="pc pc162 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg162.png"/><div class="t m0 x21 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">DMA_SAR<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1a7 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x12c h7 y1a8 ff2 fs4 fc0 sc0 ls0">SAR</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Each SAR contains the byte address used by the DMA controller to read data. The SARn is typically</div><div class="t m0 x83 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">aligned on a 0-modulo-ssize boundary—that is, on the natural alignment of the source data.</div><div class="t m0 x83 h10 y1f31 ff1 fs4 fc0 sc0 ls0 ws311">Restriction: <span class="ff2 ws0">Bits 31-20 of this register must be written with one of only four allowed values. Each of</span></div><div class="t m0 x48 h7 y1f32 ff2 fs4 fc0 sc0 ls0 ws0">these four allowed values corresponds to a valid region of the device&apos;s memory map. The</div><div class="t m0 x48 h7 y1f33 ff2 fs4 fc0 sc0 ls0 ws0">allowed values are:</div><div class="t m0 x4a h7 y1f34 ff2 fs4 fc0 sc0 ls0 ws312">• 0x000x_xxxx</div><div class="t m0 x4a h7 y17d2 ff2 fs4 fc0 sc0 ls0 ws312">• 0x1FFx_xxxx</div><div class="t m0 x4a h7 y17d3 ff2 fs4 fc0 sc0 ls0 ws312">• 0x200x_xxxx</div><div class="t m0 x4a h7 y1f35 ff2 fs4 fc0 sc0 ls0 ws312">• 0x400x_xxxx</div><div class="t m0 x48 h7 y1b0 ff2 fs4 fc0 sc0 ls0 ws0">After being written with one of the allowed values, bits 31-20 read back as the written value.</div><div class="t m0 x48 h7 y1b1 ff2 fs4 fc0 sc0 ls0 ws0">After being written with any other value, bits 31-20 read back as an indeterminate value.</div><div class="t m0 x9 h1b y1f36 ff1 fsc fc0 sc0 ls0 ws0">23.3.2<span class="_ _b"> </span>Destination Address Register (DMA_DAR<span class="ff7 ls142">n</span>)</div><div class="t m0 xf h8 y1f37 ff1 fs5 fc0 sc0 ls0">Restriction</div><div class="t m0 x3e hf y1f38 ff3 fs5 fc0 sc0 ls0 ws0">For this register:</div><div class="t m0 xd4 hf y1f39 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Only 32-bit writes are allowed. 16-bit and 8-bit writes</div><div class="t m0 xd7 hf y1f3a ff3 fs5 fc0 sc0 ls0 ws0">result in a bus error.</div><div class="t m0 xd4 hf y1f3b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Only four values are allowed to be written to bits 31-20 of</div><div class="t m0 xd7 hf y1f3c ff3 fs5 fc0 sc0 ls0 ws0">this register. A write of any other value to these bits causes</div><div class="t m0 xd7 hf y1f3d ff3 fs5 fc0 sc0 ls0 ws0">a configuration error when the channel starts to execute.</div><div class="t m0 xd7 hf y1f3e ff3 fs5 fc0 sc0 ls0 ws0">For more information about the configuration error, see the</div><div class="t m0 xd7 hf y1f3f ff3 fs5 fc0 sc0 ls0 ws0">description of the <span class="fc1 ws1a6">CE</span> field of DSR.</div><div class="t m0 x9 h7 y1f40 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4000_8000h base + 104h offset + (16d × i), where i=0d to 3d</div><div class="t m0 x2c h1d y1f41 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y1f42 ff2 fsd fc0 sc0 ls1f0">R<span class="fs4 ls0 v17">DAR</span></div><div class="t m0 x89 h1d y1f43 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y1f44 ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x86 h9 y1f45 ff1 fs2 fc0 sc0 ls0 ws20b">DMA_DAR<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y1f46 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1f47 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x12c h7 y1f48 ff2 fs4 fc0 sc0 ls0">DAR</div><div class="t m0 x83 h7 y1f47 ff2 fs4 fc0 sc0 ls0 ws0">Each DAR contains the byte address used by the DMA controller to write data. The DARn is typically</div><div class="t m0 x83 h7 y1f48 ff2 fs4 fc0 sc0 ls0 ws0">aligned on a 0-modulo-dsize boundary—that is, on the natural alignment of the destination data.</div><div class="t m0 x83 h10 y1f49 ff1 fs4 fc0 sc0 ls0 ws311">Restriction: <span class="ff2 ws0">Bits 31-20 of this register must be written with one of only four allowed values. Each of</span></div><div class="t m0 x48 h7 y1f4a ff2 fs4 fc0 sc0 ls0 ws0">these four allowed values corresponds to a valid region of the device&apos;s memory map. The</div><div class="t m0 x48 h7 y1f4b ff2 fs4 fc0 sc0 ls0 ws0">allowed values are:</div><div class="t m0 x4a h7 y1623 ff2 fs4 fc0 sc0 ls0 ws312">• 0x000x_xxxx</div><div class="t m0 x4a h7 y1f4c ff2 fs4 fc0 sc0 ls0 ws312">• 0x1FFx_xxxx</div><div class="t m0 x4a h7 y1f4d ff2 fs4 fc0 sc0 ls0 ws312">• 0x200x_xxxx</div><div class="t m0 x4a h7 y1f4e ff2 fs4 fc0 sc0 ls0 ws312">• 0x400x_xxxx</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Registers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">354<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,659.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:251.486000px;bottom:306.300000px;width:17.892000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,188.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:304.137000px;bottom:253.550000px;width:18.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
