;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/15/2016 5:17:29 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x1A590000  	6745
0x0008	0x1A510000  	6737
0x000C	0x1A510000  	6737
0x0010	0x1A510000  	6737
0x0014	0x1A510000  	6737
0x0018	0x1A510000  	6737
0x001C	0x1A510000  	6737
0x0020	0x1A510000  	6737
0x0024	0x1A510000  	6737
0x0028	0x1A510000  	6737
0x002C	0x1A510000  	6737
0x0030	0x1A510000  	6737
0x0034	0x1A510000  	6737
0x0038	0x1A510000  	6737
0x003C	0x1A510000  	6737
0x0040	0x1A510000  	6737
0x0044	0x1A510000  	6737
0x0048	0x1A510000  	6737
0x004C	0x1A510000  	6737
0x0050	0x1A510000  	6737
0x0054	0x1A510000  	6737
0x0058	0x1A510000  	6737
0x005C	0x1A510000  	6737
0x0060	0x1A510000  	6737
0x0064	0x1A510000  	6737
0x0068	0x1A510000  	6737
0x006C	0x1A510000  	6737
0x0070	0x1A510000  	6737
0x0074	0x1A510000  	6737
0x0078	0x1A510000  	6737
0x007C	0x1A510000  	6737
0x0080	0x1A510000  	6737
0x0084	0x1A510000  	6737
0x0088	0x1A510000  	6737
0x008C	0x1A510000  	6737
0x0090	0x1A510000  	6737
0x0094	0x1A510000  	6737
0x0098	0x1A510000  	6737
0x009C	0x1A510000  	6737
0x00A0	0x1A510000  	6737
0x00A4	0x1A510000  	6737
0x00A8	0x1A510000  	6737
0x00AC	0x1A510000  	6737
0x00B0	0x1A510000  	6737
0x00B4	0x1A510000  	6737
0x00B8	0x1A510000  	6737
0x00BC	0x1A510000  	6737
0x00C0	0x1A510000  	6737
0x00C4	0x1A510000  	6737
0x00C8	0x1A510000  	6737
0x00CC	0x1A1D0000  	6685
0x00D0	0x1A510000  	6737
0x00D4	0x1A510000  	6737
0x00D8	0x1A510000  	6737
0x00DC	0x1A510000  	6737
0x00E0	0x1A510000  	6737
0x00E4	0x1A510000  	6737
0x00E8	0x1A510000  	6737
0x00EC	0x1A510000  	6737
0x00F0	0x1A510000  	6737
0x00F4	0x1A510000  	6737
0x00F8	0x1A510000  	6737
0x00FC	0x1A510000  	6737
0x0100	0x1A510000  	6737
0x0104	0x1A510000  	6737
0x0108	0x1A510000  	6737
0x010C	0x1A510000  	6737
0x0110	0x1A510000  	6737
0x0114	0x1A510000  	6737
0x0118	0x1A510000  	6737
0x011C	0x1A510000  	6737
0x0120	0x1A510000  	6737
0x0124	0x1A510000  	6737
0x0128	0x1A510000  	6737
0x012C	0x1A510000  	6737
0x0130	0x1A510000  	6737
0x0134	0x1A510000  	6737
0x0138	0x1A510000  	6737
0x013C	0x1A510000  	6737
0x0140	0x1A510000  	6737
0x0144	0x1A510000  	6737
0x0148	0x1A510000  	6737
0x014C	0x1A510000  	6737
0x0150	0x1A510000  	6737
0x0154	0x1A510000  	6737
0x0158	0x1A510000  	6737
0x015C	0x1A510000  	6737
0x0160	0x1A510000  	6737
0x0164	0x1A510000  	6737
0x0168	0x1A510000  	6737
0x016C	0x1A510000  	6737
0x0170	0x1A510000  	6737
0x0174	0x1A510000  	6737
0x0178	0x1A510000  	6737
0x017C	0x1A510000  	6737
0x0180	0x1A510000  	6737
0x0184	0x1A510000  	6737
0x0188	0x1A510000  	6737
0x018C	0x1A510000  	6737
0x0190	0x1A510000  	6737
0x0194	0x1A510000  	6737
; end of ____SysVT
_main:
;GSM4_HEXI.c, 37 :: 		void main() {
0x1A58	0xB081    SUB	SP, SP, #4
0x1A5A	0xF000F823  BL	6820
0x1A5E	0xF7FFFFD1  BL	6660
0x1A62	0xF000FBAF  BL	8644
0x1A66	0xF000FAC1  BL	8172
0x1A6A	0xF000FB6B  BL	8516
;GSM4_HEXI.c, 39 :: 		system_init();
0x1A6E	0xF7FFFF13  BL	_system_init+0
;GSM4_HEXI.c, 40 :: 		gsm4_init();
0x1A72	0xF7FFFF7D  BL	_gsm4_init+0
;GSM4_HEXI.c, 42 :: 		LED3 = 1;
0x1A76	0x2101    MOVS	R1, #1
0x1A78	0xB249    SXTB	R1, R1
0x1A7A	0x4808    LDR	R0, [PC, #32]
0x1A7C	0x6001    STR	R1, [R0, #0]
;GSM4_HEXI.c, 44 :: 		while( 1 ) {
L_main2:
;GSM4_HEXI.c, 46 :: 		at_process();
0x1A7E	0xF7FFF967  BL	_at_process+0
;GSM4_HEXI.c, 48 :: 		if( ring_f ) {
0x1A82	0x4807    LDR	R0, [PC, #28]
0x1A84	0x7800    LDRB	R0, [R0, #0]
0x1A86	0xB138    CBZ	R0, L_main4
;GSM4_HEXI.c, 50 :: 		LED3 = ~LED3;
0x1A88	0x4904    LDR	R1, [PC, #16]
0x1A8A	0x6808    LDR	R0, [R1, #0]
0x1A8C	0xF0800001  EOR	R0, R0, #1
0x1A90	0x6008    STR	R0, [R1, #0]
;GSM4_HEXI.c, 51 :: 		ring_f = false;
0x1A92	0x2100    MOVS	R1, #0
0x1A94	0x4802    LDR	R0, [PC, #8]
0x1A96	0x7001    STRB	R1, [R0, #0]
;GSM4_HEXI.c, 52 :: 		}
L_main4:
;GSM4_HEXI.c, 53 :: 		}
0x1A98	0xE7F1    B	L_main2
;GSM4_HEXI.c, 54 :: 		}
L_end_main:
L__main_end_loop:
0x1A9A	0xE7FE    B	L__main_end_loop
0x1A9C	0x003843FE  	PTA_PDOR+0
0x1AA0	0x0D2E1FFF  	_ring_f+0
; end of _main
___CC2DW:
;__Lib_System.c, 272 :: 		
0x1660	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 274 :: 		
L_loopDW:
;__Lib_System.c, 275 :: 		
0x1662	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 276 :: 		
0x1666	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 277 :: 		
0x166A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 278 :: 		
0x166E	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 280 :: 		
L_end___CC2DW:
0x1670	0xB001    ADD	SP, SP, #4
0x1672	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 314 :: 		
0x19C8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 316 :: 		
0x19CA	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 317 :: 		
0x19CE	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 318 :: 		
0x19D2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 319 :: 		
0x19D6	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 320 :: 		
0x19D8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 321 :: 		
0x19DC	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 322 :: 		
0x19DE	0x46D4    MOV	R12, R10
;__Lib_System.c, 323 :: 		
0x19E0	0x46EA    MOV	R10, SP
;__Lib_System.c, 324 :: 		
L_loopFZs:
;__Lib_System.c, 325 :: 		
0x19E2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 326 :: 		
0x19E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 327 :: 		
0x19EA	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 328 :: 		
0x19EC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 329 :: 		
0x19F0	0xDD05    BLE	L_norep
;__Lib_System.c, 330 :: 		
0x19F2	0x46E2    MOV	R10, R12
;__Lib_System.c, 331 :: 		
0x19F4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 332 :: 		
0x19F8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 333 :: 		
0x19FC	0xE7F1    B	L_loopFZs
;__Lib_System.c, 334 :: 		
L_norep:
;__Lib_System.c, 336 :: 		
L_end___FillZeros:
0x19FE	0xB001    ADD	SP, SP, #4
0x1A00	0x4770    BX	LR
; end of ___FillZeros
_system_init:
;GSM4_HEXI.c, 14 :: 		void system_init()
0x1898	0xB081    SUB	SP, SP, #4
0x189A	0xF8CDE000  STR	LR, [SP, #0]
;GSM4_HEXI.c, 16 :: 		GPIO_Digital_Output( &PTA_PDOR, _GPIO_PINMASK_14 );
0x189E	0xF44F4180  MOV	R1, #16384
0x18A2	0x482A    LDR	R0, [PC, #168]
0x18A4	0xF7FFFE0E  BL	_GPIO_Digital_Output+0
;GSM4_HEXI.c, 17 :: 		GPIO_Digital_Output( &PTB_PDOR, _GPIO_PINMASK_11 );
0x18A8	0xF44F6100  MOV	R1, #2048
0x18AC	0x4828    LDR	R0, [PC, #160]
0x18AE	0xF7FFFE09  BL	_GPIO_Digital_Output+0
;GSM4_HEXI.c, 18 :: 		GPIO_Digital_Output( &PTC_PDOR, _GPIO_PINMASK_4 );
0x18B2	0xF04F0110  MOV	R1, #16
0x18B6	0x4827    LDR	R0, [PC, #156]
0x18B8	0xF7FFFE04  BL	_GPIO_Digital_Output+0
;GSM4_HEXI.c, 19 :: 		GPIO_Digital_Input( &PTB_PDIR, _GPIO_PINMASK_13 );
0x18BC	0xF44F5100  MOV	R1, #8192
0x18C0	0x4825    LDR	R0, [PC, #148]
0x18C2	0xF7FFFE0B  BL	_GPIO_Digital_Input+0
;GSM4_HEXI.c, 20 :: 		GPIO_Digital_Input( &PTA_PDIR, _GPIO_PINMASK_10 );
0x18C6	0xF44F6180  MOV	R1, #1024
0x18CA	0x4824    LDR	R0, [PC, #144]
0x18CC	0xF7FFFE06  BL	_GPIO_Digital_Input+0
;GSM4_HEXI.c, 21 :: 		GPIO_Digital_Input( &PTB_PDIR, _GPIO_PINMASK_2 );
0x18D0	0xF04F0104  MOV	R1, #4
0x18D4	0x4820    LDR	R0, [PC, #128]
0x18D6	0xF7FFFE01  BL	_GPIO_Digital_Input+0
;GSM4_HEXI.c, 24 :: 		_UART_ONE_STOPBIT, &_GPIO_Module_UART3_PC16_17 );
0x18DA	0x4821    LDR	R0, [PC, #132]
0x18DC	0xB401    PUSH	(R0)
0x18DE	0xF2400300  MOVW	R3, #0
;GSM4_HEXI.c, 23 :: 		UART3_Init_Advanced( 115200, _UART_8_BIT_DATA, _UART_NOPARITY,
0x18E2	0xF2400200  MOVW	R2, #0
0x18E6	0xF2400100  MOVW	R1, #0
0x18EA	0xF44F30E1  MOV	R0, #115200
;GSM4_HEXI.c, 24 :: 		_UART_ONE_STOPBIT, &_GPIO_Module_UART3_PC16_17 );
0x18EE	0xF7FFFE63  BL	_UART3_Init_Advanced+0
0x18F2	0xB001    ADD	SP, SP, #4
;GSM4_HEXI.c, 27 :: 		_UART_ONE_STOPBIT, &_GPIO_Module_UART2_PD3_2 );
0x18F4	0x481B    LDR	R0, [PC, #108]
0x18F6	0xB401    PUSH	(R0)
0x18F8	0xF2400300  MOVW	R3, #0
;GSM4_HEXI.c, 26 :: 		UART2_Init_Advanced( 9600, _UART_8_BIT_DATA, _UART_NOPARITY,
0x18FC	0xF2400200  MOVW	R2, #0
0x1900	0xF2400100  MOVW	R1, #0
0x1904	0xF2425080  MOVW	R0, #9600
;GSM4_HEXI.c, 27 :: 		_UART_ONE_STOPBIT, &_GPIO_Module_UART2_PD3_2 );
0x1908	0xF7FFFE3A  BL	_UART2_Init_Advanced+0
0x190C	0xB001    ADD	SP, SP, #4
;GSM4_HEXI.c, 29 :: 		EnableInterrupts();
0x190E	0xF7FFFDD1  BL	_EnableInterrupts+0
;GSM4_HEXI.c, 30 :: 		NVIC_IntEnable( IVT_INT_UART2_RX_TX );
0x1912	0xF2400033  MOVW	R0, #51
0x1916	0xF7FFFD91  BL	_NVIC_IntEnable+0
;GSM4_HEXI.c, 31 :: 		UART2_C2 |= 1 << 5;
0x191A	0x4813    LDR	R0, [PC, #76]
0x191C	0x7800    LDRB	R0, [R0, #0]
0x191E	0xF0400120  ORR	R1, R0, #32
0x1922	0x4811    LDR	R0, [PC, #68]
0x1924	0x7001    STRB	R1, [R0, #0]
;GSM4_HEXI.c, 33 :: 		Delay_ms( 500 );
0x1926	0xF64247FE  MOVW	R7, #11518
0x192A	0xF2C01731  MOVT	R7, #305
0x192E	0xBF00    NOP
0x1930	0xBF00    NOP
L_system_init0:
0x1932	0x1E7F    SUBS	R7, R7, #1
0x1934	0xD1FD    BNE	L_system_init0
0x1936	0xBF00    NOP
0x1938	0xBF00    NOP
0x193A	0xBF00    NOP
;GSM4_HEXI.c, 34 :: 		UART3_Write_Text( "INITIALIZED\r\n" );
0x193C	0x480B    LDR	R0, [PC, #44]
0x193E	0xF7FFFE11  BL	_UART3_Write_Text+0
;GSM4_HEXI.c, 35 :: 		}
L_end_system_init:
0x1942	0xF8DDE000  LDR	LR, [SP, #0]
0x1946	0xB001    ADD	SP, SP, #4
0x1948	0x4770    BX	LR
0x194A	0xBF00    NOP
0x194C	0xF000400F  	PTA_PDOR+0
0x1950	0xF040400F  	PTB_PDOR+0
0x1954	0xF080400F  	PTC_PDOR+0
0x1958	0xF050400F  	PTB_PDIR+0
0x195C	0xF010400F  	PTA_PDIR+0
0x1960	0x206C0000  	__GPIO_Module_UART3_PC16_17+0
0x1964	0x20000000  	__GPIO_Module_UART2_PD3_2+0
0x1968	0xC0034006  	UART2_C2+0
0x196C	0x003C1FFF  	?lstr1_GSM4_HEXI+0
; end of _system_init
_EnableInterrupts:
;__Lib_System.c, 351 :: 		
0x14B4	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 354 :: 		
0x14B6	0xF3EF8C10  MRS	R12, #16
0x14BA	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System.c, 355 :: 		
0x14BC	0xB662    CPSIE	i
;__Lib_System.c, 357 :: 		
; result end address is: 0 (R0)
;__Lib_System.c, 358 :: 		
L_end_EnableInterrupts:
0x14BE	0xB001    ADD	SP, SP, #4
0x14C0	0x4770    BX	LR
; end of _EnableInterrupts
_NVIC_IntEnable:
;__Lib_System.c, 400 :: 		
; ivt start address is: 0 (R0)
0x143C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System.c, 412 :: 		
0x143E	0x2804    CMP	R0, #4
0x1440	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System.c, 417 :: 		
0x1442	0x4919    LDR	R1, [PC, #100]
0x1444	0x6809    LDR	R1, [R1, #0]
0x1446	0xF4413280  ORR	R2, R1, #65536
0x144A	0x4917    LDR	R1, [PC, #92]
0x144C	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 418 :: 		
0x144E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System.c, 419 :: 		
; ivt start address is: 0 (R0)
0x1450	0x2805    CMP	R0, #5
0x1452	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System.c, 424 :: 		
0x1454	0x4914    LDR	R1, [PC, #80]
0x1456	0x6809    LDR	R1, [R1, #0]
0x1458	0xF4413200  ORR	R2, R1, #131072
0x145C	0x4912    LDR	R1, [PC, #72]
0x145E	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 425 :: 		
0x1460	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System.c, 426 :: 		
; ivt start address is: 0 (R0)
0x1462	0x2806    CMP	R0, #6
0x1464	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System.c, 431 :: 		
0x1466	0x4910    LDR	R1, [PC, #64]
0x1468	0x6809    LDR	R1, [R1, #0]
0x146A	0xF4412280  ORR	R2, R1, #262144
0x146E	0x490E    LDR	R1, [PC, #56]
0x1470	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 432 :: 		
0x1472	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System.c, 433 :: 		
; ivt start address is: 0 (R0)
0x1474	0x280F    CMP	R0, #15
0x1476	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System.c, 438 :: 		
0x1478	0x490C    LDR	R1, [PC, #48]
0x147A	0x6809    LDR	R1, [R1, #0]
0x147C	0xF0410202  ORR	R2, R1, #2
0x1480	0x490A    LDR	R1, [PC, #40]
0x1482	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 439 :: 		
0x1484	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System.c, 440 :: 		
; ivt start address is: 0 (R0)
0x1486	0x2810    CMP	R0, #16
0x1488	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System.c, 445 :: 		
0x148A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x148E	0x0961    LSRS	R1, R4, #5
0x1490	0x008A    LSLS	R2, R1, #2
0x1492	0x4907    LDR	R1, [PC, #28]
0x1494	0x188B    ADDS	R3, R1, R2
;__Lib_System.c, 446 :: 		
0x1496	0xF004021F  AND	R2, R4, #31
0x149A	0xF04F0101  MOV	R1, #1
0x149E	0x4091    LSLS	R1, R2
0x14A0	0x6019    STR	R1, [R3, #0]
;__Lib_System.c, 447 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System.c, 449 :: 		
L_end_NVIC_IntEnable:
0x14A2	0xB001    ADD	SP, SP, #4
0x14A4	0x4770    BX	LR
0x14A6	0xBF00    NOP
0x14A8	0xED24E000  	SCB_SHCRS+0
0x14AC	0xE010E000  	STK_CTRL+0
0x14B0	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_GPIO_Digital_Output:
;__Lib_GPIO.c, 270 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x14C4	0xB081    SUB	SP, SP, #4
0x14C6	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 271 :: 		
0x14CA	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x14CC	0xF7FFFD76  BL	_GPIO_Config+0
;__Lib_GPIO.c, 272 :: 		
L_end_GPIO_Digital_Output:
0x14D0	0xF8DDE000  LDR	LR, [SP, #0]
0x14D4	0xB001    ADD	SP, SP, #4
0x14D6	0x4770    BX	LR
0x14D8	0x01040004  	#262404
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0FBC	0xB081    SUB	SP, SP, #4
0x0FBE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0FC2	0xF7FFFDCF  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x0FC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FCA	0xB001    ADD	SP, SP, #4
0x0FCC	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0B64	0xB083    SUB	SP, SP, #12
0x0B66	0xF8CDE000  STR	LR, [SP, #0]
0x0B6A	0x4606    MOV	R6, R0
0x0B6C	0x460C    MOV	R4, R1
0x0B6E	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x0B70	0x4630    MOV	R0, R6
0x0B72	0xF7FFFD43  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x0B76	0xF24013FF  MOVW	R3, #511
0x0B7A	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x0B7E	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x0B80	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x0B82	0x4622    MOV	R2, R4
0x0B84	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x0B86	0x2E20    CMP	R6, #32
0x0B88	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x0B8A	0xF04F0301  MOV	R3, #1
0x0B8E	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x0B92	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x0B96	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x0B98	0x42A3    CMP	R3, R4
0x0B9A	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0B9C	0x0304    LSLS	R4, R0, #12
0x0B9E	0x4B1A    LDR	R3, [PC, #104]
0x0BA0	0x191C    ADDS	R4, R3, R4
0x0BA2	0x00B3    LSLS	R3, R6, #2
0x0BA4	0x18E5    ADDS	R5, R4, R3
0x0BA6	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x0BA8	0x682C    LDR	R4, [R5, #0]
0x0BAA	0x4B18    LDR	R3, [PC, #96]
0x0BAC	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BB0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x0BB2	0x4B17    LDR	R3, [PC, #92]
0x0BB4	0xEA010403  AND	R4, R1, R3, LSL #0
0x0BB8	0x9B01    LDR	R3, [SP, #4]
0x0BBA	0x681B    LDR	R3, [R3, #0]
0x0BBC	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0BC0	0x9B01    LDR	R3, [SP, #4]
0x0BC2	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x0BC4	0xF4013380  AND	R3, R1, #65536
0x0BC8	0xF5B33F80  CMP	R3, #65536
0x0BCC	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x0BCE	0x0184    LSLS	R4, R0, #6
0x0BD0	0x4B10    LDR	R3, [PC, #64]
0x0BD2	0x191B    ADDS	R3, R3, R4
0x0BD4	0x3314    ADDS	R3, #20
0x0BD6	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x0BD8	0xF4013300  AND	R3, R1, #131072
0x0BDC	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x0BDE	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x0BE0	0x9B02    LDR	R3, [SP, #8]
0x0BE2	0x681B    LDR	R3, [R3, #0]
0x0BE4	0xEA030404  AND	R4, R3, R4, LSL #0
0x0BE8	0x9B02    LDR	R3, [SP, #8]
0x0BEA	0x601C    STR	R4, [R3, #0]
0x0BEC	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x0BEE	0x9B02    LDR	R3, [SP, #8]
0x0BF0	0x681B    LDR	R3, [R3, #0]
0x0BF2	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x0BF6	0x9B02    LDR	R3, [SP, #8]
0x0BF8	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x0BFA	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x0BFC	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x0BFE	0xF8DDE000  LDR	LR, [SP, #0]
0x0C02	0xB003    ADD	SP, SP, #12
0x0C04	0x4770    BX	LR
0x0C06	0xBF00    NOP
0x0C08	0x90004004  	#1074040832
0x0C0C	0x0000FFFF  	#-65536
0x0C10	0xFFFF0000  	#65535
0x0C14	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x05FC	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x05FE	0xF24011FF  MOVW	R1, #511
0x0602	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x0606	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x0608	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x060A	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x060E	0xF04F0101  MOV	R1, #1
0x0612	0xFA01F202  LSL	R2, R1, R2
0x0616	0x4904    LDR	R1, [PC, #16]
0x0618	0x6809    LDR	R1, [R1, #0]
0x061A	0xEA410202  ORR	R2, R1, R2, LSL #0
0x061E	0x4902    LDR	R1, [PC, #8]
0x0620	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0622	0xB001    ADD	SP, SP, #4
0x0624	0x4770    BX	LR
0x0626	0xBF00    NOP
0x0628	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO.c, 280 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x14DC	0xB081    SUB	SP, SP, #4
0x14DE	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 281 :: 		
0x14E2	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x14E4	0xF7FFFD6A  BL	_GPIO_Config+0
;__Lib_GPIO.c, 282 :: 		
L_end_GPIO_Digital_Input:
0x14E8	0xF8DDE000  LDR	LR, [SP, #0]
0x14EC	0xB001    ADD	SP, SP, #4
0x14EE	0x4770    BX	LR
0x14F0	0x01040002  	#131332
; end of _GPIO_Digital_Input
_UART3_Init_Advanced:
;__Lib_UART_012345.c, 321 :: 		
; stopBits start address is: 12 (R3)
; parity start address is: 8 (R2)
; dataBits start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x15B8	0xB081    SUB	SP, SP, #4
0x15BA	0xF8CDE000  STR	LR, [SP, #0]
0x15BE	0xB29F    UXTH	R7, R3
0x15C0	0x4603    MOV	R3, R0
0x15C2	0xB28D    UXTH	R5, R1
0x15C4	0xB296    UXTH	R6, R2
; stopBits end address is: 12 (R3)
; parity end address is: 8 (R2)
; dataBits end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
; dataBits start address is: 20 (R5)
; parity start address is: 24 (R6)
; stopBits start address is: 28 (R7)
; module start address is: 32 (R8)
0x15C6	0xF8DD8004  LDR	R8, [SP, #4]
;__Lib_UART_012345.c, 322 :: 		
0x15CA	0x4808    LDR	R0, [PC, #32]
0x15CC	0xF7FFFD30  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 323 :: 		
0x15D0	0x4644    MOV	R4, R8
; module end address is: 32 (R8)
0x15D2	0xB2AA    UXTH	R2, R5
; parity end address is: 24 (R6)
0x15D4	0x4619    MOV	R1, R3
; dataBits end address is: 20 (R5)
0x15D6	0xB2B3    UXTH	R3, R6
; baudRate end address is: 12 (R3)
0x15D8	0x4804    LDR	R0, [PC, #16]
0x15DA	0xB410    PUSH	(R4)
0x15DC	0xB480    PUSH	(R7)
; stopBits end address is: 28 (R7)
0x15DE	0xF7FFFCF7  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x15E2	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 324 :: 		
L_end_UART3_Init_Advanced:
0x15E4	0xF8DDE000  LDR	LR, [SP, #0]
0x15E8	0xB001    ADD	SP, SP, #4
0x15EA	0x4770    BX	LR
0x15EC	0xD0004006  	UART3_BDH+0
; end of _UART3_Init_Advanced
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x1030	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x1032	0x4930    LDR	R1, [PC, #192]
0x1034	0x4288    CMP	R0, R1
0x1036	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x1038	0x4A2F    LDR	R2, [PC, #188]
0x103A	0x4930    LDR	R1, [PC, #192]
0x103C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x103E	0x4A30    LDR	R2, [PC, #192]
0x1040	0x4930    LDR	R1, [PC, #192]
0x1042	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x1044	0x4A30    LDR	R2, [PC, #192]
0x1046	0x4931    LDR	R1, [PC, #196]
0x1048	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x104A	0x4A31    LDR	R2, [PC, #196]
0x104C	0x4931    LDR	R1, [PC, #196]
0x104E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x1050	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x1052	0x4931    LDR	R1, [PC, #196]
0x1054	0x4288    CMP	R0, R1
0x1056	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x1058	0x4A30    LDR	R2, [PC, #192]
0x105A	0x4928    LDR	R1, [PC, #160]
0x105C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x105E	0x4A30    LDR	R2, [PC, #192]
0x1060	0x4928    LDR	R1, [PC, #160]
0x1062	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x1064	0x4A2F    LDR	R2, [PC, #188]
0x1066	0x4929    LDR	R1, [PC, #164]
0x1068	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x106A	0x4A2F    LDR	R2, [PC, #188]
0x106C	0x4929    LDR	R1, [PC, #164]
0x106E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x1070	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x1072	0x492E    LDR	R1, [PC, #184]
0x1074	0x4288    CMP	R0, R1
0x1076	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x1078	0x4A2D    LDR	R2, [PC, #180]
0x107A	0x4920    LDR	R1, [PC, #128]
0x107C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x107E	0x4A2D    LDR	R2, [PC, #180]
0x1080	0x4920    LDR	R1, [PC, #128]
0x1082	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x1084	0x4A2C    LDR	R2, [PC, #176]
0x1086	0x4921    LDR	R1, [PC, #132]
0x1088	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x108A	0x4A2C    LDR	R2, [PC, #176]
0x108C	0x4921    LDR	R1, [PC, #132]
0x108E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x1090	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x1092	0x492B    LDR	R1, [PC, #172]
0x1094	0x4288    CMP	R0, R1
0x1096	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x1098	0x4A2A    LDR	R2, [PC, #168]
0x109A	0x4918    LDR	R1, [PC, #96]
0x109C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x109E	0x4A2A    LDR	R2, [PC, #168]
0x10A0	0x4918    LDR	R1, [PC, #96]
0x10A2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x10A4	0x4A29    LDR	R2, [PC, #164]
0x10A6	0x4919    LDR	R1, [PC, #100]
0x10A8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x10AA	0x4A29    LDR	R2, [PC, #164]
0x10AC	0x4919    LDR	R1, [PC, #100]
0x10AE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x10B0	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x10B2	0x4928    LDR	R1, [PC, #160]
0x10B4	0x4288    CMP	R0, R1
0x10B6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x10B8	0x4A27    LDR	R2, [PC, #156]
0x10BA	0x4910    LDR	R1, [PC, #64]
0x10BC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x10BE	0x4A27    LDR	R2, [PC, #156]
0x10C0	0x4910    LDR	R1, [PC, #64]
0x10C2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x10C4	0x4A26    LDR	R2, [PC, #152]
0x10C6	0x4911    LDR	R1, [PC, #68]
0x10C8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x10CA	0x4A26    LDR	R2, [PC, #152]
0x10CC	0x4911    LDR	R1, [PC, #68]
0x10CE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x10D0	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x10D2	0x4925    LDR	R1, [PC, #148]
0x10D4	0x4288    CMP	R0, R1
0x10D6	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x10D8	0x4A24    LDR	R2, [PC, #144]
0x10DA	0x4908    LDR	R1, [PC, #32]
0x10DC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x10DE	0x4A24    LDR	R2, [PC, #144]
0x10E0	0x4908    LDR	R1, [PC, #32]
0x10E2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x10E4	0x4A23    LDR	R2, [PC, #140]
0x10E6	0x4909    LDR	R1, [PC, #36]
0x10E8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x10EA	0x4A23    LDR	R2, [PC, #140]
0x10EC	0x4909    LDR	R1, [PC, #36]
0x10EE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x10F0	0xB001    ADD	SP, SP, #4
0x10F2	0x4770    BX	LR
0x10F4	0xA0004006  	UART0_BDH+0
0x10F8	0x06F90000  	_UART0_Write+0
0x10FC	0x0D341FFF  	_UART_Wr_Ptr+0
0x1100	0xFFFFFFFF  	_UART0_Read+0
0x1104	0x0D441FFF  	_UART_Rd_Ptr+0
0x1108	0xFFFFFFFF  	_UART0_Data_Ready+0
0x110C	0x0D481FFF  	_UART_Rdy_Ptr+0
0x1110	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x1114	0x0D4C1FFF  	_UART_Tx_Idle_Ptr+0
0x1118	0xB0004006  	UART1_BDH+0
0x111C	0x069D0000  	_UART1_Write+0
0x1120	0xFFFFFFFF  	_UART1_Read+0
0x1124	0xFFFFFFFF  	_UART1_Data_Ready+0
0x1128	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x112C	0xC0004006  	UART2_BDH+0
0x1130	0x06490000  	_UART2_Write+0
0x1134	0xFFFFFFFF  	_UART2_Read+0
0x1138	0xFFFFFFFF  	_UART2_Data_Ready+0
0x113C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1140	0xD0004006  	UART3_BDH+0
0x1144	0x062D0000  	_UART3_Write+0
0x1148	0xFFFFFFFF  	_UART3_Read+0
0x114C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x1150	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1154	0xA000400E  	UART4_BDH+0
0x1158	0x06810000  	_UART4_Write+0
0x115C	0xFFFFFFFF  	_UART4_Read+0
0x1160	0xFFFFFFFF  	_UART4_Data_Ready+0
0x1164	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x1168	0xB000400E  	UART5_BDH+0
0x116C	0x06650000  	_UART5_Write+0
0x1170	0xFFFFFFFF  	_UART5_Read+0
0x1174	0xFFFFFFFF  	_UART5_Data_Ready+0
0x1178	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x0FD0	0xB085    SUB	SP, SP, #20
0x0FD2	0xF8CDE000  STR	LR, [SP, #0]
0x0FD6	0x9001    STR	R0, [SP, #4]
0x0FD8	0x9102    STR	R1, [SP, #8]
0x0FDA	0xF8AD200C  STRH	R2, [SP, #12]
0x0FDE	0xF8AD3010  STRH	R3, [SP, #16]
0x0FE2	0xF8BD4014  LDRH	R4, [SP, #20]
0x0FE6	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x0FEA	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x0FEC	0xF7FFFD94  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x0FF0	0x9801    LDR	R0, [SP, #4]
0x0FF2	0xF7FFFE4B  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x0FF6	0x9902    LDR	R1, [SP, #8]
0x0FF8	0x9801    LDR	R0, [SP, #4]
0x0FFA	0xF7FFFE0D  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x0FFE	0xF8BD100C  LDRH	R1, [SP, #12]
0x1002	0x9801    LDR	R0, [SP, #4]
0x1004	0xF7FFFD6A  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x1008	0xF8BD1010  LDRH	R1, [SP, #16]
0x100C	0x9801    LDR	R0, [SP, #4]
0x100E	0xF7FFFD49  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x1012	0xF8BD1014  LDRH	R1, [SP, #20]
0x1016	0x9801    LDR	R0, [SP, #4]
0x1018	0xF7FFFD78  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x101C	0x9801    LDR	R0, [SP, #4]
0x101E	0xF7FFFD6D  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x1022	0x9801    LDR	R0, [SP, #4]
0x1024	0xF7FFFE7C  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x1028	0xF8DDE000  LDR	LR, [SP, #0]
0x102C	0xB005    ADD	SP, SP, #20
0x102E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x0B18	0xB081    SUB	SP, SP, #4
0x0B1A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x0B1E	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x0B22	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x0B24	0xEA4F018C  LSL	R1, R12, #2
0x0B28	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x0B2C	0x6809    LDR	R1, [R1, #0]
0x0B2E	0xF1B13FFF  CMP	R1, #-1
0x0B32	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x0B34	0xF10B0134  ADD	R1, R11, #52
0x0B38	0xEA4F038C  LSL	R3, R12, #2
0x0B3C	0x18C9    ADDS	R1, R1, R3
0x0B3E	0x6809    LDR	R1, [R1, #0]
0x0B40	0x460A    MOV	R2, R1
0x0B42	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x0B46	0x6809    LDR	R1, [R1, #0]
0x0B48	0x4608    MOV	R0, R1
0x0B4A	0x4611    MOV	R1, R2
0x0B4C	0xF7FFFD2A  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x0B50	0xF10C0C01  ADD	R12, R12, #1
0x0B54	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x0B58	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0B5A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B5E	0xB001    ADD	SP, SP, #4
0x0B60	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x05A4	0xB082    SUB	SP, SP, #8
0x05A6	0xF8CDE000  STR	LR, [SP, #0]
0x05AA	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x05AC	0xEA4F1258  LSR	R2, R8, #5
0x05B0	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x05B4	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x05B6	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x05BA	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x05BC	0x0193    LSLS	R3, R2, #6
0x05BE	0x4A0D    LDR	R2, [PC, #52]
0x05C0	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x05C2	0xF04F0201  MOV	R2, #1
0x05C6	0x40A2    LSLS	R2, R4
0x05C8	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x05CA	0x4618    MOV	R0, R3
0x05CC	0x460A    MOV	R2, R1
0x05CE	0x9901    LDR	R1, [SP, #4]
0x05D0	0xF000FCF4  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x05D4	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x05D8	0x4A07    LDR	R2, [PC, #28]
0x05DA	0x18D3    ADDS	R3, R2, R3
0x05DC	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x05E0	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x05E2	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x05E6	0x6822    LDR	R2, [R4, #0]
0x05E8	0x431A    ORRS	R2, R3
0x05EA	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x05EC	0xF8DDE000  LDR	LR, [SP, #0]
0x05F0	0xB002    ADD	SP, SP, #8
0x05F2	0x4770    BX	LR
0x05F4	0xF000400F  	#1074786304
0x05F8	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x0C8C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x0C8E	0x4918    LDR	R1, [PC, #96]
0x0C90	0x4288    CMP	R0, R1
0x0C92	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x0C94	0x2201    MOVS	R2, #1
0x0C96	0xB252    SXTB	R2, R2
0x0C98	0x4916    LDR	R1, [PC, #88]
0x0C9A	0x600A    STR	R2, [R1, #0]
0x0C9C	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x0C9E	0x4916    LDR	R1, [PC, #88]
0x0CA0	0x4288    CMP	R0, R1
0x0CA2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x0CA4	0x2201    MOVS	R2, #1
0x0CA6	0xB252    SXTB	R2, R2
0x0CA8	0x4914    LDR	R1, [PC, #80]
0x0CAA	0x600A    STR	R2, [R1, #0]
0x0CAC	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x0CAE	0x4914    LDR	R1, [PC, #80]
0x0CB0	0x4288    CMP	R0, R1
0x0CB2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x0CB4	0x2201    MOVS	R2, #1
0x0CB6	0xB252    SXTB	R2, R2
0x0CB8	0x4912    LDR	R1, [PC, #72]
0x0CBA	0x600A    STR	R2, [R1, #0]
0x0CBC	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x0CBE	0x4912    LDR	R1, [PC, #72]
0x0CC0	0x4288    CMP	R0, R1
0x0CC2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x0CC4	0x2201    MOVS	R2, #1
0x0CC6	0xB252    SXTB	R2, R2
0x0CC8	0x4910    LDR	R1, [PC, #64]
0x0CCA	0x600A    STR	R2, [R1, #0]
0x0CCC	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x0CCE	0x4910    LDR	R1, [PC, #64]
0x0CD0	0x4288    CMP	R0, R1
0x0CD2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x0CD4	0x2201    MOVS	R2, #1
0x0CD6	0xB252    SXTB	R2, R2
0x0CD8	0x490E    LDR	R1, [PC, #56]
0x0CDA	0x600A    STR	R2, [R1, #0]
0x0CDC	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x0CDE	0x490E    LDR	R1, [PC, #56]
0x0CE0	0x4288    CMP	R0, R1
0x0CE2	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x0CE4	0x2201    MOVS	R2, #1
0x0CE6	0xB252    SXTB	R2, R2
0x0CE8	0x490C    LDR	R1, [PC, #48]
0x0CEA	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x0CEC	0xB001    ADD	SP, SP, #4
0x0CEE	0x4770    BX	LR
0x0CF0	0xA0004006  	UART0_BDH+0
0x0CF4	0x06A84290  	SIM_SCGC4+0
0x0CF8	0xB0004006  	UART1_BDH+0
0x0CFC	0x06AC4290  	SIM_SCGC4+0
0x0D00	0xC0004006  	UART2_BDH+0
0x0D04	0x06B04290  	SIM_SCGC4+0
0x0D08	0xD0004006  	UART3_BDH+0
0x0D0C	0x06B44290  	SIM_SCGC4+0
0x0D10	0xA000400E  	UART4_BDH+0
0x0D14	0x05284290  	SIM_SCGC1+0
0x0D18	0xB000400E  	UART5_BDH+0
0x0D1C	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0C18	0xB085    SUB	SP, SP, #20
0x0C1A	0xF8CDE000  STR	LR, [SP, #0]
0x0C1E	0x4680    MOV	R8, R0
0x0C20	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x0C22	0xAA01    ADD	R2, SP, #4
0x0C24	0x4610    MOV	R0, R2
0x0C26	0xF7FFFC65  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x0C2A	0x4A16    LDR	R2, [PC, #88]
0x0C2C	0x4590    CMP	R8, R2
0x0C2E	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x0C30	0x4A15    LDR	R2, [PC, #84]
0x0C32	0x4590    CMP	R8, R2
0x0C34	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x0C36	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0C38	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x0C3A	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0C3C	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0C3E	0xEA4F1209  LSL	R2, R9, #4
0x0C42	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x0C46	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x0C48	0xB292    UXTH	R2, R2
0x0C4A	0x0A13    LSRS	R3, R2, #8
0x0C4C	0xB29B    UXTH	R3, R3
0x0C4E	0xF8982000  LDRB	R2, [R8, #0]
0x0C52	0x431A    ORRS	R2, R3
0x0C54	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x0C58	0xF1080301  ADD	R3, R8, #1
0x0C5C	0xB2CA    UXTB	R2, R1
0x0C5E	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x0C60	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x0C62	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x0C66	0xFBB3F3F2  UDIV	R3, R3, R2
0x0C6A	0x014A    LSLS	R2, R1, #5
0x0C6C	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x0C6E	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x0C70	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x0C72	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x0C76	0x781A    LDRB	R2, [R3, #0]
0x0C78	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x0C7A	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x0C7C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C80	0xB005    ADD	SP, SP, #20
0x0C82	0x4770    BX	LR
0x0C84	0xA0004006  	UART0_BDH+0
0x0C88	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 958 :: 		
; SIM_Clocks start address is: 0 (R0)
0x04F4	0xB081    SUB	SP, SP, #4
0x04F6	0xF8CDE000  STR	LR, [SP, #0]
0x04FA	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 965 :: 		
0x04FC	0xF7FFFF88  BL	_Get_Fosc_kHz+0
0x0500	0xF24031E8  MOVW	R1, #1000
0x0504	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 967 :: 		
0x0508	0x4915    LDR	R1, [PC, #84]
0x050A	0x6809    LDR	R1, [R1, #0]
0x050C	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 968 :: 		
0x050E	0x4914    LDR	R1, [PC, #80]
0x0510	0x6809    LDR	R1, [R1, #0]
0x0512	0xF0016170  AND	R1, R1, #251658240
0x0516	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0518	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 969 :: 		
0x051A	0x4911    LDR	R1, [PC, #68]
0x051C	0x6809    LDR	R1, [R1, #0]
0x051E	0xF4010170  AND	R1, R1, #15728640
0x0522	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x0524	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 970 :: 		
0x0526	0x490E    LDR	R1, [PC, #56]
0x0528	0x6809    LDR	R1, [R1, #0]
0x052A	0xF4012170  AND	R1, R1, #983040
0x052E	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x0530	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 972 :: 		
0x0532	0xB2D1    UXTB	R1, R2
0x0534	0xFA03F101  LSL	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x0538	0x460F    MOV	R7, R1
;__Lib_System.c, 974 :: 		
0x053A	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 975 :: 		
0x053C	0x1D22    ADDS	R2, R4, #4
0x053E	0xFA27F100  LSR	R1, R7, R0
; clockDiv2 end address is: 0 (R0)
0x0542	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 976 :: 		
0x0544	0xF2040208  ADDW	R2, R4, #8
0x0548	0xFA27F105  LSR	R1, R7, R5
; clockDiv3 end address is: 20 (R5)
0x054C	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 977 :: 		
0x054E	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x0552	0xFA27F106  LSR	R1, R7, R6
; clockDiv4 end address is: 24 (R6)
; mcgOutClockFrequency end address is: 28 (R7)
0x0556	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 978 :: 		
L_end_SIM_GetClocksFrequency:
0x0558	0xF8DDE000  LDR	LR, [SP, #0]
0x055C	0xB001    ADD	SP, SP, #4
0x055E	0x4770    BX	LR
0x0560	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x0410	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0412	0x4802    LDR	R0, [PC, #8]
0x0414	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0416	0xB001    ADD	SP, SP, #4
0x0418	0x4770    BX	LR
0x041A	0xBF00    NOP
0x041C	0x0D401FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0ADC	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x0ADE	0x1C84    ADDS	R4, R0, #2
0x0AE0	0x7823    LDRB	R3, [R4, #0]
0x0AE2	0xF64F72EF  MOVW	R2, #65519
0x0AE6	0xB212    SXTH	R2, R2
0x0AE8	0xEA030202  AND	R2, R3, R2, LSL #0
0x0AEC	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x0AEE	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0AF0	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x0AF2	0x7822    LDRB	R2, [R4, #0]
0x0AF4	0x431A    ORRS	R2, R3
0x0AF6	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x0AF8	0xB001    ADD	SP, SP, #4
0x0AFA	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0AA4	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x0AA6	0xF0010202  AND	R2, R1, #2
0x0AAA	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x0AAC	0x1C84    ADDS	R4, R0, #2
0x0AAE	0xF0010302  AND	R3, R1, #2
0x0AB2	0x7822    LDRB	R2, [R4, #0]
0x0AB4	0x431A    ORRS	R2, R3
0x0AB6	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x0AB8	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0ABA	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x0ABE	0x7822    LDRB	R2, [R4, #0]
0x0AC0	0x431A    ORRS	R2, R3
0x0AC2	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x0AC4	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x0AC6	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0AC8	0x7823    LDRB	R3, [R4, #0]
0x0ACA	0xF64F72FD  MOVW	R2, #65533
0x0ACE	0xB212    SXTH	R2, R2
0x0AD0	0xEA030202  AND	R2, R3, R2, LSL #0
0x0AD4	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x0AD6	0xB001    ADD	SP, SP, #4
0x0AD8	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0B0C	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x0B0E	0x7802    LDRB	R2, [R0, #0]
0x0B10	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x0B12	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x0B14	0xB001    ADD	SP, SP, #4
0x0B16	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0AFC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x0AFE	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0B00	0x7811    LDRB	R1, [R2, #0]
0x0B02	0xF0410104  ORR	R1, R1, #4
0x0B06	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x0B08	0xB001    ADD	SP, SP, #4
0x0B0A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x0D20	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x0D22	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0D24	0x7811    LDRB	R1, [R2, #0]
0x0D26	0xF0410108  ORR	R1, R1, #8
0x0D2A	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x0D2C	0xB001    ADD	SP, SP, #4
0x0D2E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
_UART2_Init_Advanced:
;__Lib_UART_012345.c, 306 :: 		
; stopBits start address is: 12 (R3)
; parity start address is: 8 (R2)
; dataBits start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x1580	0xB081    SUB	SP, SP, #4
0x1582	0xF8CDE000  STR	LR, [SP, #0]
0x1586	0xB29F    UXTH	R7, R3
0x1588	0x4603    MOV	R3, R0
0x158A	0xB28D    UXTH	R5, R1
0x158C	0xB296    UXTH	R6, R2
; stopBits end address is: 12 (R3)
; parity end address is: 8 (R2)
; dataBits end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
; dataBits start address is: 20 (R5)
; parity start address is: 24 (R6)
; stopBits start address is: 28 (R7)
; module start address is: 32 (R8)
0x158E	0xF8DD8004  LDR	R8, [SP, #4]
;__Lib_UART_012345.c, 307 :: 		
0x1592	0x4808    LDR	R0, [PC, #32]
0x1594	0xF7FFFD4C  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 308 :: 		
0x1598	0x4644    MOV	R4, R8
; module end address is: 32 (R8)
0x159A	0xB2AA    UXTH	R2, R5
; parity end address is: 24 (R6)
0x159C	0x4619    MOV	R1, R3
; dataBits end address is: 20 (R5)
0x159E	0xB2B3    UXTH	R3, R6
; baudRate end address is: 12 (R3)
0x15A0	0x4804    LDR	R0, [PC, #16]
0x15A2	0xB410    PUSH	(R4)
0x15A4	0xB480    PUSH	(R7)
; stopBits end address is: 28 (R7)
0x15A6	0xF7FFFD13  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x15AA	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 309 :: 		
L_end_UART2_Init_Advanced:
0x15AC	0xF8DDE000  LDR	LR, [SP, #0]
0x15B0	0xB001    ADD	SP, SP, #4
0x15B2	0x4770    BX	LR
0x15B4	0xC0004006  	UART2_BDH+0
; end of _UART2_Init_Advanced
_UART3_Write_Text:
;__Lib_UART_012345.c, 489 :: 		
; uartText start address is: 0 (R0)
0x1564	0xB081    SUB	SP, SP, #4
0x1566	0xF8CDE000  STR	LR, [SP, #0]
; uartText end address is: 0 (R0)
; uartText start address is: 0 (R0)
;__Lib_UART_012345.c, 490 :: 		
0x156A	0x4601    MOV	R1, R0
; uartText end address is: 0 (R0)
0x156C	0x4803    LDR	R0, [PC, #12]
0x156E	0xF7FFFF3D  BL	__Lib_UART_012345_UART_Hal_WriteText+0
;__Lib_UART_012345.c, 491 :: 		
L_end_UART3_Write_Text:
0x1572	0xF8DDE000  LDR	LR, [SP, #0]
0x1576	0xB001    ADD	SP, SP, #4
0x1578	0x4770    BX	LR
0x157A	0xBF00    NOP
0x157C	0xD0004006  	UART3_BDH+0
; end of _UART3_Write_Text
__Lib_UART_012345_UART_Hal_WriteText:
;__Lib_UART_012345.c, 439 :: 		
; uartText start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x13EC	0xB082    SUB	SP, SP, #8
0x13EE	0xF8CDE000  STR	LR, [SP, #0]
0x13F2	0x460B    MOV	R3, R1
; uartText end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartText start address is: 12 (R3)
;__Lib_UART_012345.c, 440 :: 		
; counter start address is: 4 (R1)
0x13F4	0x2100    MOVS	R1, #0
;__Lib_UART_012345.c, 442 :: 		
0x13F6	0x781A    LDRB	R2, [R3, #0]
; data_ start address is: 16 (R4)
0x13F8	0xB2D4    UXTB	R4, R2
; uartBase end address is: 0 (R0)
; uartText end address is: 12 (R3)
; data_ end address is: 16 (R4)
; counter end address is: 4 (R1)
0x13FA	0xF88D4004  STRB	R4, [SP, #4]
0x13FE	0x4604    MOV	R4, R0
0x1400	0x461D    MOV	R5, R3
0x1402	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_UART_012345.c, 443 :: 		
L___Lib_UART_012345_UART_Hal_WriteText19:
; data_ start address is: 0 (R0)
; counter start address is: 4 (R1)
; uartText start address is: 20 (R5)
; uartBase start address is: 16 (R4)
0x1406	0xB1A0    CBZ	R0, L___Lib_UART_012345_UART_Hal_WriteText20
; uartBase end address is: 16 (R4)
; uartText end address is: 20 (R5)
; counter end address is: 4 (R1)
; data_ end address is: 0 (R0)
0x1408	0xB2CE    UXTB	R6, R1
;__Lib_UART_012345.c, 445 :: 		
L___Lib_UART_012345_UART_Hal_WriteText21:
; uartBase start address is: 16 (R4)
; uartText start address is: 20 (R5)
; counter start address is: 24 (R6)
; data_ start address is: 0 (R0)
0x140A	0x1D22    ADDS	R2, R4, #4
0x140C	0x7812    LDRB	R2, [R2, #0]
0x140E	0xF0020280  AND	R2, R2, #128
0x1412	0xB2D2    UXTB	R2, R2
0x1414	0x09D2    LSRS	R2, R2, #7
0x1416	0xB2D2    UXTB	R2, R2
0x1418	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteText22
;__Lib_UART_012345.c, 446 :: 		
0x141A	0xE7F6    B	L___Lib_UART_012345_UART_Hal_WriteText21
L___Lib_UART_012345_UART_Hal_WriteText22:
;__Lib_UART_012345.c, 448 :: 		
0x141C	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x141E	0x4620    MOV	R0, R4
0x1420	0xF7FFFC86  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 449 :: 		
0x1424	0x1C72    ADDS	R2, R6, #1
0x1426	0xB2D2    UXTB	R2, R2
; counter end address is: 24 (R6)
; counter start address is: 4 (R1)
0x1428	0xB2D1    UXTB	R1, R2
;__Lib_UART_012345.c, 450 :: 		
0x142A	0x18AA    ADDS	R2, R5, R2
0x142C	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x142E	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 451 :: 		
; uartBase end address is: 16 (R4)
; uartText end address is: 20 (R5)
; counter end address is: 4 (R1)
; data_ end address is: 0 (R0)
0x1430	0xE7E9    B	L___Lib_UART_012345_UART_Hal_WriteText19
L___Lib_UART_012345_UART_Hal_WriteText20:
;__Lib_UART_012345.c, 452 :: 		
L_end_UART_Hal_WriteText:
0x1432	0xF8DDE000  LDR	LR, [SP, #0]
0x1436	0xB002    ADD	SP, SP, #8
0x1438	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteText
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0D30	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0D32	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0D36	0x4601    MOV	R1, R0
0x0D38	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x0D3C	0x1D0A    ADDS	R2, R1, #4
0x0D3E	0x7813    LDRB	R3, [R2, #0]
0x0D40	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0D44	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x0D46	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x0D48	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x0D4A	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x0D4C	0xB001    ADD	SP, SP, #4
0x0D4E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_gsm4_init:
;gsm4.c, 8 :: 		void gsm4_init( void )
0x1970	0xB081    SUB	SP, SP, #4
0x1972	0xF8CDE000  STR	LR, [SP, #0]
;gsm4.c, 10 :: 		engine_init( gsm4_evn_default );
0x1976	0x480E    LDR	R0, [PC, #56]
0x1978	0xF7FFFE3A  BL	_engine_init+0
;gsm4.c, 16 :: 		at_cmd_save( "RING", 1000, NULL, NULL, NULL, gsm4_ev_ring );
0x197C	0x4A0D    LDR	R2, [PC, #52]
0x197E	0x2100    MOVS	R1, #0
0x1980	0x480D    LDR	R0, [PC, #52]
0x1982	0xB404    PUSH	(R2)
0x1984	0xB402    PUSH	(R1)
0x1986	0x2300    MOVS	R3, #0
0x1988	0x2200    MOVS	R2, #0
0x198A	0xF24031E8  MOVW	R1, #1000
0x198E	0xF7FFFC45  BL	_at_cmd_save+0
0x1992	0xB002    ADD	SP, SP, #8
;gsm4.c, 18 :: 		at_cmd( "AT" );
0x1994	0x4809    LDR	R0, [PC, #36]
0x1996	0xF7FFFDAD  BL	_at_cmd+0
;gsm4.c, 19 :: 		at_cmd( "AT+CSCS=\"GSM\"" );
0x199A	0x4809    LDR	R0, [PC, #36]
0x199C	0xF7FFFDAA  BL	_at_cmd+0
;gsm4.c, 20 :: 		at_cmd( "AT+CMGF=1" );
0x19A0	0x4808    LDR	R0, [PC, #32]
0x19A2	0xF7FFFDA7  BL	_at_cmd+0
;gsm4.c, 21 :: 		}
L_end_gsm4_init:
0x19A6	0xF8DDE000  LDR	LR, [SP, #0]
0x19AA	0xB001    ADD	SP, SP, #4
0x19AC	0x4770    BX	LR
0x19AE	0xBF00    NOP
0x19B0	0x0A910000  	_gsm4_evn_default+0
0x19B4	0x08010000  	_gsm4_ev_ring+0
0x19B8	0x001C1FFF  	?lstr1_gsm4+0
0x19BC	0x00211FFF  	?lstr2_gsm4+0
0x19C0	0x00241FFF  	?lstr3_gsm4+0
0x19C4	0x00321FFF  	?lstr4_gsm4+0
; end of _gsm4_init
_engine_init:
;at_engine.c, 42 :: 		void engine_init( at_cmd_cb default_callback )
; default_callback start address is: 0 (R0)
0x15F0	0xB082    SUB	SP, SP, #8
0x15F2	0xF8CDE000  STR	LR, [SP, #0]
; default_callback end address is: 0 (R0)
; default_callback start address is: 0 (R0)
;at_engine.c, 44 :: 		cb_default = default_callback;
0x15F6	0x4914    LDR	R1, [PC, #80]
0x15F8	0x6008    STR	R0, [R1, #0]
;at_engine.c, 46 :: 		dev_adapter_init();
0x15FA	0x9001    STR	R0, [SP, #4]
0x15FC	0xF7FFFC04  BL	_dev_adapter_init+0
;at_engine.c, 47 :: 		dev_timer_init();
0x1600	0xF7FFFEDC  BL	_dev_timer_init+0
;at_engine.c, 48 :: 		at_parser_init();
0x1604	0xF7FFFDBA  BL	_at_parser_init+0
0x1608	0x9801    LDR	R0, [SP, #4]
;at_engine.c, 50 :: 		at_cmd_save( "+CMS ERROR :", AT_DEFAULT_TIMEOUT, default_callback,
0x160A	0x4910    LDR	R1, [PC, #64]
;at_engine.c, 53 :: 		default_callback );
0x160C	0xB401    PUSH	(R0)
;at_engine.c, 52 :: 		default_callback,
0x160E	0xB401    PUSH	(R0)
;at_engine.c, 51 :: 		default_callback,
0x1610	0x4603    MOV	R3, R0
;at_engine.c, 50 :: 		at_cmd_save( "+CMS ERROR :", AT_DEFAULT_TIMEOUT, default_callback,
0x1612	0x461A    MOV	R2, R3
0x1614	0x4608    MOV	R0, R1
0x1616	0xF24011F4  MOVW	R1, #500
;at_engine.c, 53 :: 		default_callback );
;at_engine.c, 52 :: 		default_callback,
; default_callback end address is: 0 (R0)
;at_engine.c, 53 :: 		default_callback );
0x161A	0xF7FFFDFF  BL	_at_cmd_save+0
0x161E	0xB002    ADD	SP, SP, #8
;at_engine.c, 55 :: 		exception_f   = false;
0x1620	0x2200    MOVS	R2, #0
0x1622	0x490B    LDR	R1, [PC, #44]
0x1624	0x700A    STRB	R2, [R1, #0]
;at_engine.c, 56 :: 		response_f    = false;
0x1626	0x2200    MOVS	R2, #0
0x1628	0x490A    LDR	R1, [PC, #40]
0x162A	0x700A    STRB	R2, [R1, #0]
;at_engine.c, 57 :: 		cue_f         = false;
0x162C	0x2200    MOVS	R2, #0
0x162E	0x490A    LDR	R1, [PC, #40]
0x1630	0x700A    STRB	R2, [R1, #0]
;at_engine.c, 59 :: 		memset( ( void* )tx_buffer, 0, AT_TRANSFER_SIZE );
0x1632	0xF2404200  MOVW	R2, #1024
0x1636	0xB212    SXTH	R2, R2
0x1638	0x2100    MOVS	R1, #0
0x163A	0x4808    LDR	R0, [PC, #32]
0x163C	0xF7FFF8BC  BL	_memset+0
;at_engine.c, 60 :: 		}
L_end_engine_init:
0x1640	0xF8DDE000  LDR	LR, [SP, #0]
0x1644	0xB002    ADD	SP, SP, #8
0x1646	0x4770    BX	LR
0x1648	0x004C1FFF  	at_engine_cb_default+0
0x164C	0x00001FFF  	?lstr1_at_engine+0
0x1650	0x045D1FFF  	_exception_f+0
0x1654	0x004B1FFF  	_response_f+0
0x1658	0x004A1FFF  	_cue_f+0
0x165C	0x045E1FFF  	_tx_buffer+0
; end of _engine_init
_dev_adapter_init:
;dev_adapter.c, 79 :: 		)
0x0E08	0xB081    SUB	SP, SP, #4
0x0E0A	0xF8CDE000  STR	LR, [SP, #0]
;dev_adapter.c, 81 :: 		dev_hal_init();
0x0E0E	0xF7FFFCC7  BL	_dev_hal_init+0
;dev_adapter.c, 91 :: 		dev_adapter_reset();
0x0E12	0xF7FFFC8D  BL	_dev_adapter_reset+0
;dev_adapter.c, 93 :: 		err_c       = 0;
0x0E16	0x2100    MOVS	R1, #0
0x0E18	0x480D    LDR	R0, [PC, #52]
0x0E1A	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 94 :: 		err_f       = false;
0x0E1C	0x2100    MOVS	R1, #0
0x0E1E	0x480D    LDR	R0, [PC, #52]
0x0E20	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 96 :: 		strcpy( error, ( char* )AT_CMS_ERROR );
0x0E22	0x490D    LDR	R1, [PC, #52]
0x0E24	0x480D    LDR	R0, [PC, #52]
0x0E26	0xF7FFFCD7  BL	_strcpy+0
;dev_adapter.c, 98 :: 		memset( ( void* )tx_buffer, 0, AT_TRANSFER_SIZE );
0x0E2A	0xF2404200  MOVW	R2, #1024
0x0E2E	0xB212    SXTH	R2, R2
0x0E30	0x2100    MOVS	R1, #0
0x0E32	0x480B    LDR	R0, [PC, #44]
0x0E34	0xF7FFFCC0  BL	_memset+0
;dev_adapter.c, 99 :: 		memset( ( void* )rx_buffer, 0, AT_TRANSFER_SIZE );
0x0E38	0xF2404200  MOVW	R2, #1024
0x0E3C	0xB212    SXTH	R2, R2
0x0E3E	0x2100    MOVS	R1, #0
0x0E40	0x4808    LDR	R0, [PC, #32]
0x0E42	0xF7FFFCB9  BL	_memset+0
;dev_adapter.c, 100 :: 		}
L_end_dev_adapter_init:
0x0E46	0xF8DDE000  LDR	LR, [SP, #0]
0x0E4A	0xB001    ADD	SP, SP, #4
0x0E4C	0x4770    BX	LR
0x0E4E	0xBF00    NOP
0x0E50	0x0D1A1FFF  	dev_adapter_err_c+0
0x0E54	0x0D1B1FFF  	dev_adapter_err_f+0
0x0E58	0x00101FFF  	?lstr1_dev_adapter+0
0x0E5C	0x0D1C1FFF  	dev_adapter_error+0
0x0E60	0x045E1FFF  	_tx_buffer+0
0x0E64	0x00581FFF  	_rx_buffer+0
; end of _dev_adapter_init
_dev_hal_init:
;dev_hal.c, 103 :: 		void dev_hal_init()
0x07A0	0xB081    SUB	SP, SP, #4
;dev_hal.c, 105 :: 		write_uart_p = UART_Wr_Ptr;
0x07A2	0x4803    LDR	R0, [PC, #12]
0x07A4	0x6801    LDR	R1, [R0, #0]
0x07A6	0x4803    LDR	R0, [PC, #12]
0x07A8	0x6001    STR	R1, [R0, #0]
;dev_hal.c, 106 :: 		}
L_end_dev_hal_init:
0x07AA	0xB001    ADD	SP, SP, #4
0x07AC	0x4770    BX	LR
0x07AE	0xBF00    NOP
0x07B0	0x0D341FFF  	_UART_Wr_Ptr+0
0x07B4	0x0D301FFF  	dev_hal_write_uart_p+0
; end of _dev_hal_init
_dev_adapter_reset:
;dev_adapter.c, 105 :: 		)
0x0730	0xB081    SUB	SP, SP, #4
0x0732	0xF8CDE000  STR	LR, [SP, #0]
;dev_adapter.c, 107 :: 		rx_idx      = 0;
0x0736	0x2100    MOVS	R1, #0
0x0738	0x4810    LDR	R0, [PC, #64]
0x073A	0x8001    STRH	R1, [R0, #0]
;dev_adapter.c, 109 :: 		term_f      = false;
0x073C	0x2100    MOVS	R1, #0
0x073E	0x4810    LDR	R0, [PC, #64]
0x0740	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 110 :: 		frag_f      = false;
0x0742	0x2100    MOVS	R1, #0
0x0744	0x480F    LDR	R0, [PC, #60]
0x0746	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 112 :: 		head_f      = false;
0x0748	0x2100    MOVS	R1, #0
0x074A	0x480F    LDR	R0, [PC, #60]
0x074C	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 113 :: 		data_f      = false;
0x074E	0x2100    MOVS	R1, #0
0x0750	0x480E    LDR	R0, [PC, #56]
0x0752	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 114 :: 		summ_f      = false;
0x0754	0x2100    MOVS	R1, #0
0x0756	0x480E    LDR	R0, [PC, #56]
0x0758	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 116 :: 		head_t      = false;
0x075A	0x2100    MOVS	R1, #0
0x075C	0x480D    LDR	R0, [PC, #52]
0x075E	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 117 :: 		data_t      = false;
0x0760	0x2100    MOVS	R1, #0
0x0762	0x480D    LDR	R0, [PC, #52]
0x0764	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 118 :: 		summ_t      = false;
0x0766	0x2100    MOVS	R1, #0
0x0768	0x480C    LDR	R0, [PC, #48]
0x076A	0x7001    STRB	R1, [R0, #0]
;dev_adapter.c, 120 :: 		dev_hal_cts_ctl( true );
0x076C	0x2001    MOVS	R0, #1
0x076E	0xF7FFFE6D  BL	_dev_hal_cts_ctl+0
;dev_adapter.c, 121 :: 		}
L_end_dev_adapter_reset:
0x0772	0xF8DDE000  LDR	LR, [SP, #0]
0x0776	0xB001    ADD	SP, SP, #4
0x0778	0x4770    BX	LR
0x077A	0xBF00    NOP
0x077C	0x0D101FFF  	dev_adapter_rx_idx+0
0x0780	0x0D121FFF  	dev_adapter_term_f+0
0x0784	0x0D131FFF  	dev_adapter_frag_f+0
0x0788	0x0D141FFF  	dev_adapter_head_f+0
0x078C	0x0D151FFF  	dev_adapter_data_f+0
0x0790	0x0D161FFF  	dev_adapter_summ_f+0
0x0794	0x0D171FFF  	dev_adapter_head_t+0
0x0798	0x0D181FFF  	dev_adapter_data_t+0
0x079C	0x0D191FFF  	dev_adapter_summ_t+0
; end of _dev_adapter_reset
_dev_hal_cts_ctl:
;dev_hal.c, 87 :: 		void dev_hal_cts_ctl( bool state )
; state start address is: 0 (R0)
0x044C	0xB081    SUB	SP, SP, #4
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;dev_hal.c, 96 :: 		if( state )
0x044E	0xB120    CBZ	R0, L_dev_hal_cts_ctl4
; state end address is: 0 (R0)
;dev_hal.c, 97 :: 		GSM_RTS = 0;
0x0450	0x2200    MOVS	R2, #0
0x0452	0xB252    SXTB	R2, R2
0x0454	0x4904    LDR	R1, [PC, #16]
0x0456	0x600A    STR	R2, [R1, #0]
0x0458	0xE003    B	L_dev_hal_cts_ctl5
L_dev_hal_cts_ctl4:
;dev_hal.c, 99 :: 		GSM_RTS = 1;
0x045A	0x2201    MOVS	R2, #1
0x045C	0xB252    SXTB	R2, R2
0x045E	0x4902    LDR	R1, [PC, #8]
0x0460	0x600A    STR	R2, [R1, #0]
L_dev_hal_cts_ctl5:
;dev_hal.c, 101 :: 		}
L_end_dev_hal_cts_ctl:
0x0462	0xB001    ADD	SP, SP, #4
0x0464	0x4770    BX	LR
0x0466	0xBF00    NOP
0x0468	0x101043FE  	GSM_RTS+0
; end of _dev_hal_cts_ctl
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x07D8	0xB081    SUB	SP, SP, #4
0x07DA	0x9100    STR	R1, [SP, #0]
0x07DC	0x4601    MOV	R1, R0
0x07DE	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x07E0	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x07E2	0x461C    MOV	R4, R3
0x07E4	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x07E6	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x07E8	0x4603    MOV	R3, R0
0x07EA	0x1C42    ADDS	R2, R0, #1
0x07EC	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x07EE	0x781A    LDRB	R2, [R3, #0]
0x07F0	0x7022    STRB	R2, [R4, #0]
0x07F2	0x7822    LDRB	R2, [R4, #0]
0x07F4	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x07F6	0x462B    MOV	R3, R5
0x07F8	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x07FA	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x07FC	0xB001    ADD	SP, SP, #4
0x07FE	0x4770    BX	LR
; end of _strcpy
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x07B8	0xB081    SUB	SP, SP, #4
0x07BA	0xB213    SXTH	R3, R2
0x07BC	0x4602    MOV	R2, R0
0x07BE	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x07C0	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x07C2	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x07C4	0xB22C    SXTH	R4, R5
0x07C6	0x1E6B    SUBS	R3, R5, #1
0x07C8	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x07CA	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x07CC	0x7008    STRB	R0, [R1, #0]
0x07CE	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x07D0	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x07D2	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x07D4	0xB001    ADD	SP, SP, #4
0x07D6	0x4770    BX	LR
; end of _memset
_dev_timer_init:
;dev_timer.c, 31 :: 		)
0x13BC	0xB081    SUB	SP, SP, #4
;dev_timer.c, 35 :: 		timer       = 0;
0x13BE	0x2100    MOVS	R1, #0
0x13C0	0x4806    LDR	R0, [PC, #24]
0x13C2	0x6001    STR	R1, [R0, #0]
;dev_timer.c, 36 :: 		timer_c     = 0;
0x13C4	0x2100    MOVS	R1, #0
0x13C6	0x4806    LDR	R0, [PC, #24]
0x13C8	0x6001    STR	R1, [R0, #0]
;dev_timer.c, 37 :: 		timeout_f   = false;
0x13CA	0x2100    MOVS	R1, #0
0x13CC	0x4805    LDR	R0, [PC, #20]
0x13CE	0x7001    STRB	R1, [R0, #0]
;dev_timer.c, 38 :: 		timer_f     = false;
0x13D0	0x2100    MOVS	R1, #0
0x13D2	0x4805    LDR	R0, [PC, #20]
0x13D4	0x7001    STRB	R1, [R0, #0]
;dev_timer.c, 39 :: 		}
L_end_dev_timer_init:
0x13D6	0xB001    ADD	SP, SP, #4
0x13D8	0x4770    BX	LR
0x13DA	0xBF00    NOP
0x13DC	0x0D3C1FFF  	dev_timer_timer+0
0x13E0	0x0D381FFF  	dev_timer_timer_c+0
0x13E4	0x045C1FFF  	_timeout_f+0
0x13E8	0x0D2B1FFF  	dev_timer_timer_f+0
; end of _dev_timer_init
_at_parser_init:
;at_parser.c, 151 :: 		)
0x117C	0xB081    SUB	SP, SP, #4
0x117E	0xF8CDE000  STR	LR, [SP, #0]
;at_parser.c, 155 :: 		header_size         = strlen( ( char* )AT_HEAD );
0x1182	0x4822    LDR	R0, [PC, #136]
0x1184	0xF7FFFAC6  BL	_strlen+0
0x1188	0x4921    LDR	R1, [PC, #132]
0x118A	0x7008    STRB	R0, [R1, #0]
;at_parser.c, 156 :: 		at_cmd_storage_used = 0;
0x118C	0x2100    MOVS	R1, #0
0x118E	0x4821    LDR	R0, [PC, #132]
0x1190	0x7001    STRB	R1, [R0, #0]
;at_parser.c, 158 :: 		for( c = 0; c < AT_STORAGE_SIZE; c++ )
; c start address is: 8 (R2)
0x1192	0x2200    MOVS	R2, #0
; c end address is: 8 (R2)
L_at_parser_init39:
; c start address is: 8 (R2)
0x1194	0x2A32    CMP	R2, #50
0x1196	0xD235    BCS	L_at_parser_init40
;at_parser.c, 160 :: 		at_cmd_storage[ c ].hash     = 0;
0x1198	0x2018    MOVS	R0, #24
0x119A	0xFB00F102  MUL	R1, R0, R2
0x119E	0x481E    LDR	R0, [PC, #120]
0x11A0	0x1841    ADDS	R1, R0, R1
0x11A2	0x2000    MOVS	R0, #0
0x11A4	0x6008    STR	R0, [R1, #0]
;at_parser.c, 161 :: 		at_cmd_storage[ c ].timeout  = 0;
0x11A6	0x2018    MOVS	R0, #24
0x11A8	0xFB00F102  MUL	R1, R0, R2
0x11AC	0x481A    LDR	R0, [PC, #104]
0x11AE	0x1840    ADDS	R0, R0, R1
0x11B0	0x1D01    ADDS	R1, R0, #4
0x11B2	0x2000    MOVS	R0, #0
0x11B4	0x6008    STR	R0, [R1, #0]
;at_parser.c, 162 :: 		at_cmd_storage[ c ].getter   = NULL;
0x11B6	0x2018    MOVS	R0, #24
0x11B8	0xFB00F102  MUL	R1, R0, R2
0x11BC	0x4816    LDR	R0, [PC, #88]
0x11BE	0x1840    ADDS	R0, R0, R1
0x11C0	0xF2000108  ADDW	R1, R0, #8
0x11C4	0x2000    MOVS	R0, #0
0x11C6	0x6008    STR	R0, [R1, #0]
;at_parser.c, 163 :: 		at_cmd_storage[ c ].setter   = NULL;
0x11C8	0x2018    MOVS	R0, #24
0x11CA	0xFB00F102  MUL	R1, R0, R2
0x11CE	0x4812    LDR	R0, [PC, #72]
0x11D0	0x1840    ADDS	R0, R0, R1
0x11D2	0xF200010C  ADDW	R1, R0, #12
0x11D6	0x2000    MOVS	R0, #0
0x11D8	0x6008    STR	R0, [R1, #0]
;at_parser.c, 164 :: 		at_cmd_storage[ c ].tester   = NULL;
0x11DA	0x2018    MOVS	R0, #24
0x11DC	0xFB00F102  MUL	R1, R0, R2
0x11E0	0x480D    LDR	R0, [PC, #52]
0x11E2	0x1840    ADDS	R0, R0, R1
0x11E4	0xF2000110  ADDW	R1, R0, #16
0x11E8	0x2000    MOVS	R0, #0
0x11EA	0x6008    STR	R0, [R1, #0]
;at_parser.c, 165 :: 		at_cmd_storage[ c ].executer = NULL;
0x11EC	0x2018    MOVS	R0, #24
0x11EE	0xFB00F102  MUL	R1, R0, R2
0x11F2	0x4809    LDR	R0, [PC, #36]
0x11F4	0x1840    ADDS	R0, R0, R1
0x11F6	0xF2000114  ADDW	R1, R0, #20
0x11FA	0x2000    MOVS	R0, #0
0x11FC	0x6008    STR	R0, [R1, #0]
;at_parser.c, 158 :: 		for( c = 0; c < AT_STORAGE_SIZE; c++ )
0x11FE	0x1C52    ADDS	R2, R2, #1
0x1200	0xB2D2    UXTB	R2, R2
;at_parser.c, 166 :: 		}
; c end address is: 8 (R2)
0x1202	0xE7C7    B	L_at_parser_init39
L_at_parser_init40:
;at_parser.c, 167 :: 		}
L_end_at_parser_init:
0x1204	0xF8DDE000  LDR	LR, [SP, #0]
0x1208	0xB001    ADD	SP, SP, #4
0x120A	0x4770    BX	LR
0x120C	0x000D1FFF  	?lstr1_at_parser+0
0x1210	0x085E1FFF  	at_parser_header_size+0
0x1214	0x085F1FFF  	at_parser_at_cmd_storage_used+0
0x1218	0x08601FFF  	at_parser_at_cmd_storage+0
; end of _at_parser_init
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x0714	0xB081    SUB	SP, SP, #4
0x0716	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x0718	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x071A	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x071C	0x4602    MOV	R2, R0
0x071E	0x1C40    ADDS	R0, R0, #1
0x0720	0x7811    LDRB	R1, [R2, #0]
0x0722	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x0724	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x0726	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x0728	0x1E49    SUBS	R1, R1, #1
0x072A	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x072C	0xB001    ADD	SP, SP, #4
0x072E	0x4770    BX	LR
; end of _strlen
_at_cmd_save:
;at_engine.c, 102 :: 		)
; setter start address is: 12 (R3)
; getter start address is: 8 (R2)
; timeout start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x121C	0xB082    SUB	SP, SP, #8
0x121E	0xF8CDE000  STR	LR, [SP, #0]
0x1222	0x9301    STR	R3, [SP, #4]
0x1224	0x4613    MOV	R3, R2
0x1226	0x460A    MOV	R2, R1
0x1228	0x9901    LDR	R1, [SP, #4]
; setter end address is: 12 (R3)
; getter end address is: 8 (R2)
; timeout end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
; timeout start address is: 8 (R2)
; getter start address is: 12 (R3)
; setter start address is: 4 (R1)
; tester start address is: 24 (R6)
0x122A	0x9E02    LDR	R6, [SP, #8]
; executer start address is: 20 (R5)
0x122C	0x9D03    LDR	R5, [SP, #12]
;at_engine.c, 104 :: 		if ( !setter )
0x122E	0xB911    CBNZ	R1, L__at_cmd_save17
; setter end address is: 4 (R1)
;at_engine.c, 105 :: 		setter = cb_default;
0x1230	0x4C11    LDR	R4, [PC, #68]
; setter start address is: 4 (R1)
0x1232	0x6821    LDR	R1, [R4, #0]
; setter end address is: 4 (R1)
0x1234	0xE7FF    B	L_at_cmd_save10
L__at_cmd_save17:
;at_engine.c, 104 :: 		if ( !setter )
;at_engine.c, 105 :: 		setter = cb_default;
L_at_cmd_save10:
;at_engine.c, 107 :: 		if( !getter )
; setter start address is: 4 (R1)
0x1236	0xB913    CBNZ	R3, L__at_cmd_save18
; getter end address is: 12 (R3)
;at_engine.c, 108 :: 		getter = cb_default;
0x1238	0x4C0F    LDR	R4, [PC, #60]
; getter start address is: 12 (R3)
0x123A	0x6823    LDR	R3, [R4, #0]
; getter end address is: 12 (R3)
0x123C	0xE7FF    B	L_at_cmd_save11
L__at_cmd_save18:
;at_engine.c, 107 :: 		if( !getter )
;at_engine.c, 108 :: 		getter = cb_default;
L_at_cmd_save11:
;at_engine.c, 110 :: 		if( !tester )
; getter start address is: 12 (R3)
0x123E	0xB916    CBNZ	R6, L__at_cmd_save19
; tester end address is: 24 (R6)
;at_engine.c, 111 :: 		tester = cb_default;
0x1240	0x4C0D    LDR	R4, [PC, #52]
; tester start address is: 24 (R6)
0x1242	0x6826    LDR	R6, [R4, #0]
; tester end address is: 24 (R6)
0x1244	0xE7FF    B	L_at_cmd_save12
L__at_cmd_save19:
;at_engine.c, 110 :: 		if( !tester )
;at_engine.c, 111 :: 		tester = cb_default;
L_at_cmd_save12:
;at_engine.c, 113 :: 		if( !executer )
; tester start address is: 24 (R6)
0x1246	0xB91D    CBNZ	R5, L__at_cmd_save20
; executer end address is: 20 (R5)
;at_engine.c, 114 :: 		executer = cb_default;
0x1248	0x4C0B    LDR	R4, [PC, #44]
; executer start address is: 20 (R5)
0x124A	0x6825    LDR	R5, [R4, #0]
; executer end address is: 20 (R5)
0x124C	0x462C    MOV	R4, R5
0x124E	0xE000    B	L_at_cmd_save13
L__at_cmd_save20:
;at_engine.c, 113 :: 		if( !executer )
0x1250	0x462C    MOV	R4, R5
;at_engine.c, 114 :: 		executer = cb_default;
L_at_cmd_save13:
;at_engine.c, 116 :: 		if( !timeout )
; executer start address is: 16 (R4)
0x1252	0xB912    CBNZ	R2, L__at_cmd_save21
;at_engine.c, 117 :: 		timeout = AT_DEFAULT_TIMEOUT;
0x1254	0xF24012F4  MOVW	R2, #500
; timeout end address is: 8 (R2)
0x1258	0xE7FF    B	L_at_cmd_save14
L__at_cmd_save21:
;at_engine.c, 116 :: 		if( !timeout )
;at_engine.c, 117 :: 		timeout = AT_DEFAULT_TIMEOUT;
L_at_cmd_save14:
;at_engine.c, 119 :: 		at_parser_store( cmd, timeout, getter, setter, tester, executer );
; timeout start address is: 8 (R2)
0x125A	0x4625    MOV	R5, R4
; executer end address is: 16 (R4)
0x125C	0x4634    MOV	R4, R6
; tester end address is: 24 (R6)
0x125E	0x9201    STR	R2, [SP, #4]
; setter end address is: 4 (R1)
0x1260	0x461A    MOV	R2, R3
; getter end address is: 12 (R3)
0x1262	0x460B    MOV	R3, R1
; timeout end address is: 8 (R2)
0x1264	0x9901    LDR	R1, [SP, #4]
; cmd end address is: 0 (R0)
0x1266	0xB420    PUSH	(R5)
0x1268	0xB410    PUSH	(R4)
0x126A	0xF7FFFAEB  BL	_at_parser_store+0
0x126E	0xB002    ADD	SP, SP, #8
;at_engine.c, 120 :: 		}
L_end_at_cmd_save:
0x1270	0xF8DDE000  LDR	LR, [SP, #0]
0x1274	0xB002    ADD	SP, SP, #8
0x1276	0x4770    BX	LR
0x1278	0x004C1FFF  	at_engine_cb_default+0
; end of _at_cmd_save
_at_parser_store:
;at_parser.c, 177 :: 		)
; setter start address is: 12 (R3)
; getter start address is: 8 (R2)
; timeout start address is: 4 (R1)
; command start address is: 0 (R0)
0x0844	0xB087    SUB	SP, SP, #28
0x0846	0xF8CDE000  STR	LR, [SP, #0]
0x084A	0x4605    MOV	R5, R0
0x084C	0x460C    MOV	R4, R1
0x084E	0x4616    MOV	R6, R2
0x0850	0x461F    MOV	R7, R3
; setter end address is: 12 (R3)
; getter end address is: 8 (R2)
; timeout end address is: 4 (R1)
; command end address is: 0 (R0)
; command start address is: 20 (R5)
; timeout start address is: 16 (R4)
; getter start address is: 24 (R6)
; setter start address is: 28 (R7)
; tester start address is: 32 (R8)
0x0852	0xF8DD801C  LDR	R8, [SP, #28]
; executer start address is: 36 (R9)
0x0856	0xF8DD9020  LDR	R9, [SP, #32]
;at_parser.c, 181 :: 		cmd.hash        = _at_hash( command );
0x085A	0x4628    MOV	R0, R5
0x085C	0xF7FFFE06  BL	at_parser__at_hash+0
0x0860	0x9001    STR	R0, [SP, #4]
;at_parser.c, 182 :: 		cmd.timeout     = timeout;
0x0862	0x9402    STR	R4, [SP, #8]
; timeout end address is: 16 (R4)
;at_parser.c, 183 :: 		cmd.getter      = getter;
0x0864	0x9603    STR	R6, [SP, #12]
; getter end address is: 24 (R6)
;at_parser.c, 184 :: 		cmd.setter      = setter;
0x0866	0x9704    STR	R7, [SP, #16]
; setter end address is: 28 (R7)
;at_parser.c, 185 :: 		cmd.tester      = tester;
0x0868	0xF8CD8014  STR	R8, [SP, #20]
; tester end address is: 32 (R8)
;at_parser.c, 186 :: 		cmd.executer    = executer;
0x086C	0xF8CD9018  STR	R9, [SP, #24]
; executer end address is: 36 (R9)
;at_parser.c, 188 :: 		if( strlen( command ) >= AT_HEADER_SIZE + header_size )
0x0870	0x4628    MOV	R0, R5
0x0872	0xF7FFFF4F  BL	_strlen+0
0x0876	0x4C15    LDR	R4, [PC, #84]
0x0878	0x7824    LDRB	R4, [R4, #0]
0x087A	0x340F    ADDS	R4, #15
0x087C	0xB224    SXTH	R4, R4
0x087E	0x42A0    CMP	R0, R4
0x0880	0xDB00    BLT	L_at_parser_store42
; command end address is: 20 (R5)
;at_parser.c, 189 :: 		return;
0x0882	0xE01E    B	L_end_at_parser_store
L_at_parser_store42:
;at_parser.c, 191 :: 		if( at_cmd_storage_used == AT_STORAGE_SIZE )
; command start address is: 20 (R5)
0x0884	0x4C12    LDR	R4, [PC, #72]
0x0886	0x7824    LDRB	R4, [R4, #0]
0x0888	0x2C32    CMP	R4, #50
0x088A	0xD100    BNE	L_at_parser_store43
; command end address is: 20 (R5)
;at_parser.c, 192 :: 		return;
0x088C	0xE019    B	L_end_at_parser_store
L_at_parser_store43:
;at_parser.c, 194 :: 		if( _at_search( command ) )
; command start address is: 20 (R5)
0x088E	0x4628    MOV	R0, R5
; command end address is: 20 (R5)
0x0890	0xF7FFFE68  BL	at_parser__at_search+0
0x0894	0xB100    CBZ	R0, L_at_parser_store44
;at_parser.c, 195 :: 		return;
0x0896	0xE014    B	L_end_at_parser_store
L_at_parser_store44:
;at_parser.c, 197 :: 		at_cmd_storage[ at_cmd_storage_used ] = cmd;
0x0898	0x4C0D    LDR	R4, [PC, #52]
0x089A	0x7825    LDRB	R5, [R4, #0]
0x089C	0x2418    MOVS	R4, #24
0x089E	0x4365    MULS	R5, R4, R5
0x08A0	0x4C0C    LDR	R4, [PC, #48]
0x08A2	0x1964    ADDS	R4, R4, R5
0x08A4	0xF04F0718  MOV	R7, #24
0x08A8	0x4626    MOV	R6, R4
0x08AA	0xAD01    ADD	R5, SP, #4
L_at_parser_store45:
0x08AC	0x782C    LDRB	R4, [R5, #0]
0x08AE	0x7034    STRB	R4, [R6, #0]
0x08B0	0x1E7F    SUBS	R7, R7, #1
0x08B2	0x1C6D    ADDS	R5, R5, #1
0x08B4	0x1C76    ADDS	R6, R6, #1
0x08B6	0x2F00    CMP	R7, #0
0x08B8	0xD1F8    BNE	L_at_parser_store45
;at_parser.c, 198 :: 		at_cmd_storage_used++;
0x08BA	0x4D05    LDR	R5, [PC, #20]
0x08BC	0x782C    LDRB	R4, [R5, #0]
0x08BE	0x1C64    ADDS	R4, R4, #1
0x08C0	0x702C    STRB	R4, [R5, #0]
;at_parser.c, 199 :: 		}
L_end_at_parser_store:
0x08C2	0xF8DDE000  LDR	LR, [SP, #0]
0x08C6	0xB007    ADD	SP, SP, #28
0x08C8	0x4770    BX	LR
0x08CA	0xBF00    NOP
0x08CC	0x085E1FFF  	at_parser_header_size+0
0x08D0	0x085F1FFF  	at_parser_at_cmd_storage_used+0
0x08D4	0x08601FFF  	at_parser_at_cmd_storage+0
; end of _at_parser_store
at_parser__at_hash:
;at_parser.c, 52 :: 		)
; cmd start address is: 0 (R0)
0x046C	0xB081    SUB	SP, SP, #4
0x046E	0x4601    MOV	R1, R0
; cmd end address is: 0 (R0)
; cmd start address is: 4 (R1)
;at_parser.c, 54 :: 		uint16_t ch     = 0;
;at_parser.c, 55 :: 		uint32_t hash   = 4321;
; hash start address is: 0 (R0)
0x0470	0x4807    LDR	R0, [PC, #28]
; cmd end address is: 4 (R1)
; hash end address is: 0 (R0)
0x0472	0x460B    MOV	R3, R1
;at_parser.c, 57 :: 		while( ( ch = *( cmd++ ) ) )
L_at_parser__at_hash0:
; hash start address is: 0 (R0)
; cmd start address is: 12 (R3)
; cmd start address is: 12 (R3)
0x0474	0x461A    MOV	R2, R3
0x0476	0x1C59    ADDS	R1, R3, #1
0x0478	0x460B    MOV	R3, R1
; cmd end address is: 12 (R3)
0x047A	0x7811    LDRB	R1, [R2, #0]
; ch start address is: 8 (R2)
0x047C	0xB2CA    UXTB	R2, R1
0x047E	0xB122    CBZ	R2, L_at_parser__at_hash1
; cmd end address is: 12 (R3)
;at_parser.c, 58 :: 		hash = ( ( hash << 5 ) + hash ) + ch;
; cmd start address is: 12 (R3)
0x0480	0x0141    LSLS	R1, R0, #5
0x0482	0x1809    ADDS	R1, R1, R0
; hash end address is: 0 (R0)
0x0484	0x1889    ADDS	R1, R1, R2
; hash start address is: 0 (R0)
0x0486	0x4608    MOV	R0, R1
; cmd end address is: 12 (R3)
; ch end address is: 8 (R2)
0x0488	0xE7F4    B	L_at_parser__at_hash0
L_at_parser__at_hash1:
;at_parser.c, 60 :: 		return hash;
; hash end address is: 0 (R0)
;at_parser.c, 61 :: 		}
L_end__at_hash:
0x048A	0xB001    ADD	SP, SP, #4
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x10E10000  	#4321
; end of at_parser__at_hash
at_parser__at_search:
;at_parser.c, 66 :: 		)
; cmd start address is: 0 (R0)
0x0564	0xB081    SUB	SP, SP, #4
0x0566	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;at_parser.c, 69 :: 		uint32_t tmp_hash = _at_hash( cmd );
; cmd end address is: 0 (R0)
0x056A	0xF7FFFF7F  BL	at_parser__at_hash+0
; tmp_hash start address is: 0 (R0)
;at_parser.c, 71 :: 		for( i = 0; i < at_cmd_storage_used; i++ )
; i start address is: 12 (R3)
0x056E	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_at_parser__at_search2:
; i start address is: 12 (R3)
; tmp_hash start address is: 0 (R0)
; tmp_hash end address is: 0 (R0)
0x0570	0x490A    LDR	R1, [PC, #40]
0x0572	0x7809    LDRB	R1, [R1, #0]
0x0574	0x428B    CMP	R3, R1
0x0576	0xD20C    BCS	L_at_parser__at_search3
; tmp_hash end address is: 0 (R0)
;at_parser.c, 72 :: 		if( at_cmd_storage[ i ].hash == tmp_hash )
; tmp_hash start address is: 0 (R0)
0x0578	0x2118    MOVS	R1, #24
0x057A	0xFB01F203  MUL	R2, R1, R3
0x057E	0x4908    LDR	R1, [PC, #32]
0x0580	0x1889    ADDS	R1, R1, R2
0x0582	0x6809    LDR	R1, [R1, #0]
0x0584	0x4281    CMP	R1, R0
0x0586	0xD101    BNE	L_at_parser__at_search5
; tmp_hash end address is: 0 (R0)
;at_parser.c, 73 :: 		return i;
0x0588	0xB298    UXTH	R0, R3
; i end address is: 12 (R3)
0x058A	0xE003    B	L_end__at_search
L_at_parser__at_search5:
;at_parser.c, 71 :: 		for( i = 0; i < at_cmd_storage_used; i++ )
; i start address is: 12 (R3)
; tmp_hash start address is: 0 (R0)
0x058C	0x1C5B    ADDS	R3, R3, #1
0x058E	0xB29B    UXTH	R3, R3
;at_parser.c, 73 :: 		return i;
; tmp_hash end address is: 0 (R0)
; i end address is: 12 (R3)
0x0590	0xE7EE    B	L_at_parser__at_search2
L_at_parser__at_search3:
;at_parser.c, 75 :: 		return 0;
0x0592	0x2000    MOVS	R0, #0
;at_parser.c, 76 :: 		}
L_end__at_search:
0x0594	0xF8DDE000  LDR	LR, [SP, #0]
0x0598	0xB001    ADD	SP, SP, #4
0x059A	0x4770    BX	LR
0x059C	0x085F1FFF  	at_parser_at_cmd_storage_used+0
0x05A0	0x08601FFF  	at_parser_at_cmd_storage+0
; end of at_parser__at_search
_at_cmd:
;at_engine.c, 62 :: 		void at_cmd( char *input )
; input start address is: 0 (R0)
0x14F4	0xB082    SUB	SP, SP, #8
0x14F6	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;at_engine.c, 64 :: 		char* temp_input = input;
0x14FA	0x9001    STR	R0, [SP, #4]
; input end address is: 0 (R0)
;at_engine.c, 66 :: 		Delay_ms( 100 );
0x14FC	0xF64007FE  MOVW	R7, #2302
0x1500	0xF2C0073D  MOVT	R7, #61
0x1504	0xBF00    NOP
0x1506	0xBF00    NOP
L_at_cmd0:
0x1508	0x1E7F    SUBS	R7, R7, #1
0x150A	0xD1FD    BNE	L_at_cmd0
0x150C	0xBF00    NOP
0x150E	0xBF00    NOP
0x1510	0xBF00    NOP
;at_engine.c, 67 :: 		at_parse( temp_input, &temp_cb, &temp_timer );
0x1512	0x4A11    LDR	R2, [PC, #68]
0x1514	0x4911    LDR	R1, [PC, #68]
0x1516	0x9801    LDR	R0, [SP, #4]
0x1518	0xF7FFFEBE  BL	_at_parse+0
;at_engine.c, 68 :: 		dev_timer_load( temp_timer );
0x151C	0x490E    LDR	R1, [PC, #56]
0x151E	0x6809    LDR	R1, [R1, #0]
0x1520	0x4608    MOV	R0, R1
0x1522	0xF7FFFC69  BL	_dev_timer_load+0
;at_engine.c, 70 :: 		while( cue_f )
L_at_cmd2:
0x1526	0x490E    LDR	R1, [PC, #56]
0x1528	0x7809    LDRB	R1, [R1, #0]
0x152A	0xB111    CBZ	R1, L_at_cmd3
;at_engine.c, 71 :: 		at_process();
0x152C	0xF7FFFC10  BL	_at_process+0
0x1530	0xE7F9    B	L_at_cmd2
L_at_cmd3:
;at_engine.c, 73 :: 		while( !dev_tx( *( temp_input++ ) ) );
L_at_cmd4:
0x1532	0x9A01    LDR	R2, [SP, #4]
0x1534	0x9901    LDR	R1, [SP, #4]
0x1536	0x1C49    ADDS	R1, R1, #1
0x1538	0x9101    STR	R1, [SP, #4]
0x153A	0x7811    LDRB	R1, [R2, #0]
0x153C	0xB2C8    UXTB	R0, R1
0x153E	0xF7FFFC93  BL	_dev_tx+0
0x1542	0xB900    CBNZ	R0, L_at_cmd5
0x1544	0xE7F5    B	L_at_cmd4
L_at_cmd5:
;at_engine.c, 75 :: 		dev_adapter_reset();
0x1546	0xF7FFF8F3  BL	_dev_adapter_reset+0
;at_engine.c, 76 :: 		dev_timer_start();
0x154A	0xF7FFFE97  BL	_dev_timer_start+0
;at_engine.c, 77 :: 		}
L_end_at_cmd:
0x154E	0xF8DDE000  LDR	LR, [SP, #0]
0x1552	0xB002    ADD	SP, SP, #8
0x1554	0x4770    BX	LR
0x1556	0xBF00    NOP
0x1558	0x00541FFF  	at_engine_temp_timer+0
0x155C	0x00501FFF  	at_engine_temp_cb+0
0x1560	0x004A1FFF  	_cue_f+0
; end of _at_cmd
_at_parse:
;at_parser.c, 206 :: 		)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
; input start address is: 0 (R0)
0x1298	0xB087    SUB	SP, SP, #28
0x129A	0xF8CDE000  STR	LR, [SP, #0]
; timeout end address is: 8 (R2)
; cb end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; cb start address is: 4 (R1)
; timeout start address is: 8 (R2)
;at_parser.c, 208 :: 		at_type_t   cmd_type                    = 0;
;at_parser.c, 209 :: 		uint16_t    cmd_idx                     = 0;
;at_parser.c, 210 :: 		char        cmd_temp[ AT_HEADER_SIZE ]  = { 0 };
0x129E	0xF10D0B0C  ADD	R11, SP, #12
0x12A2	0xF10B0A0F  ADD	R10, R11, #15
0x12A6	0xF8DFC100  LDR	R12, [PC, #256]
0x12AA	0xF000F9D9  BL	___CC2DW+0
;at_parser.c, 212 :: 		if( !( cmd_type = _at_sub_parse( input, cmd_temp ) ) )
0x12AE	0xAB03    ADD	R3, SP, #12
0x12B0	0x9201    STR	R2, [SP, #4]
0x12B2	0x9102    STR	R1, [SP, #8]
0x12B4	0x4619    MOV	R1, R3
; input end address is: 0 (R0)
0x12B6	0xF7FFFB0F  BL	at_parser__at_sub_parse+0
0x12BA	0x9902    LDR	R1, [SP, #8]
0x12BC	0x9A01    LDR	R2, [SP, #4]
; cmd_type start address is: 16 (R4)
0x12BE	0xB2C4    UXTB	R4, R0
0x12C0	0xB930    CBNZ	R0, L_at_parse46
; cmd_type end address is: 16 (R4)
;at_parser.c, 214 :: 		*cb = at_cmd_storage[ 0 ].tester;
0x12C2	0x4B3A    LDR	R3, [PC, #232]
0x12C4	0x681B    LDR	R3, [R3, #0]
0x12C6	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_parser.c, 215 :: 		*timeout = at_cmd_storage[ 0 ].timeout;
0x12C8	0x4B39    LDR	R3, [PC, #228]
0x12CA	0x681B    LDR	R3, [R3, #0]
0x12CC	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_parser.c, 216 :: 		return;
0x12CE	0xE066    B	L_end_at_parse
;at_parser.c, 217 :: 		}
L_at_parse46:
;at_parser.c, 219 :: 		if( !( cmd_idx = _at_search( cmd_temp ) ) )
; cmd_type start address is: 16 (R4)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x12D0	0xAB03    ADD	R3, SP, #12
0x12D2	0x9201    STR	R2, [SP, #4]
0x12D4	0x9102    STR	R1, [SP, #8]
0x12D6	0x4618    MOV	R0, R3
0x12D8	0xF7FFF944  BL	at_parser__at_search+0
0x12DC	0x9902    LDR	R1, [SP, #8]
0x12DE	0x9A01    LDR	R2, [SP, #4]
; cmd_idx start address is: 20 (R5)
0x12E0	0xB285    UXTH	R5, R0
0x12E2	0xB930    CBNZ	R0, L_at_parse47
; cmd_type end address is: 16 (R4)
; cmd_idx end address is: 20 (R5)
;at_parser.c, 221 :: 		*cb = at_cmd_storage[ 0 ].tester;
0x12E4	0x4B31    LDR	R3, [PC, #196]
0x12E6	0x681B    LDR	R3, [R3, #0]
0x12E8	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_parser.c, 222 :: 		*timeout = at_cmd_storage[ 0 ].timeout;
0x12EA	0x4B31    LDR	R3, [PC, #196]
0x12EC	0x681B    LDR	R3, [R3, #0]
0x12EE	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_parser.c, 223 :: 		return;
0x12F0	0xE055    B	L_end_at_parse
;at_parser.c, 224 :: 		}
L_at_parse47:
;at_parser.c, 226 :: 		switch ( cmd_type )
; cmd_idx start address is: 20 (R5)
; cmd_type start address is: 16 (R4)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x12F2	0xE04A    B	L_at_parse48
; cmd_type end address is: 16 (R4)
;at_parser.c, 228 :: 		case AT_CMD_SET :
L_at_parse50:
;at_parser.c, 229 :: 		*cb = at_cmd_storage[ cmd_idx ].setter;
0x12F4	0x2318    MOVS	R3, #24
0x12F6	0xFB03F405  MUL	R4, R3, R5
0x12FA	0x4B2E    LDR	R3, [PC, #184]
0x12FC	0x191B    ADDS	R3, R3, R4
0x12FE	0x330C    ADDS	R3, #12
0x1300	0x681B    LDR	R3, [R3, #0]
0x1302	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_parser.c, 230 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x1304	0x2318    MOVS	R3, #24
0x1306	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x130A	0x4B2A    LDR	R3, [PC, #168]
0x130C	0x191B    ADDS	R3, R3, R4
0x130E	0x1D1B    ADDS	R3, R3, #4
0x1310	0x681B    LDR	R3, [R3, #0]
0x1312	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_parser.c, 231 :: 		break;
0x1314	0xE043    B	L_at_parse49
;at_parser.c, 232 :: 		case AT_CMD_GET :
L_at_parse51:
;at_parser.c, 233 :: 		*cb = at_cmd_storage[ cmd_idx ].getter;
; cmd_idx start address is: 20 (R5)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x1316	0x2318    MOVS	R3, #24
0x1318	0xFB03F405  MUL	R4, R3, R5
0x131C	0x4B25    LDR	R3, [PC, #148]
0x131E	0x191B    ADDS	R3, R3, R4
0x1320	0x3308    ADDS	R3, #8
0x1322	0x681B    LDR	R3, [R3, #0]
0x1324	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_parser.c, 234 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x1326	0x2318    MOVS	R3, #24
0x1328	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x132C	0x4B21    LDR	R3, [PC, #132]
0x132E	0x191B    ADDS	R3, R3, R4
0x1330	0x1D1B    ADDS	R3, R3, #4
0x1332	0x681B    LDR	R3, [R3, #0]
0x1334	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_parser.c, 235 :: 		break;
0x1336	0xE032    B	L_at_parse49
;at_parser.c, 236 :: 		case AT_CMD_TEST :
L_at_parse52:
;at_parser.c, 237 :: 		*cb = at_cmd_storage[ cmd_idx ].tester;
; cmd_idx start address is: 20 (R5)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x1338	0x2318    MOVS	R3, #24
0x133A	0xFB03F405  MUL	R4, R3, R5
0x133E	0x4B1D    LDR	R3, [PC, #116]
0x1340	0x191B    ADDS	R3, R3, R4
0x1342	0x3310    ADDS	R3, #16
0x1344	0x681B    LDR	R3, [R3, #0]
0x1346	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_parser.c, 238 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x1348	0x2318    MOVS	R3, #24
0x134A	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x134E	0x4B19    LDR	R3, [PC, #100]
0x1350	0x191B    ADDS	R3, R3, R4
0x1352	0x1D1B    ADDS	R3, R3, #4
0x1354	0x681B    LDR	R3, [R3, #0]
0x1356	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_parser.c, 239 :: 		break;
0x1358	0xE021    B	L_at_parse49
;at_parser.c, 240 :: 		case AT_CMD_EXEC :
L_at_parse53:
;at_parser.c, 241 :: 		*cb = at_cmd_storage[ cmd_idx ].executer;
; cmd_idx start address is: 20 (R5)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x135A	0x2318    MOVS	R3, #24
0x135C	0xFB03F405  MUL	R4, R3, R5
0x1360	0x4B14    LDR	R3, [PC, #80]
0x1362	0x191B    ADDS	R3, R3, R4
0x1364	0x3314    ADDS	R3, #20
0x1366	0x681B    LDR	R3, [R3, #0]
0x1368	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_parser.c, 242 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x136A	0x2318    MOVS	R3, #24
0x136C	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x1370	0x4B10    LDR	R3, [PC, #64]
0x1372	0x191B    ADDS	R3, R3, R4
0x1374	0x1D1B    ADDS	R3, R3, #4
0x1376	0x681B    LDR	R3, [R3, #0]
0x1378	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_parser.c, 243 :: 		break;
0x137A	0xE010    B	L_at_parse49
;at_parser.c, 244 :: 		case AT_CMD_UNKNOWN :
L_at_parse54:
;at_parser.c, 245 :: 		*cb = at_cmd_storage[ 0 ].executer;
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x137C	0x4B0E    LDR	R3, [PC, #56]
0x137E	0x681B    LDR	R3, [R3, #0]
0x1380	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_parser.c, 246 :: 		*timeout = at_cmd_storage[ 0 ].timeout;
0x1382	0x4B0B    LDR	R3, [PC, #44]
0x1384	0x681B    LDR	R3, [R3, #0]
0x1386	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_parser.c, 247 :: 		break;
0x1388	0xE009    B	L_at_parse49
;at_parser.c, 248 :: 		}
L_at_parse48:
; cmd_idx start address is: 20 (R5)
; cmd_type start address is: 16 (R4)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x138A	0x2C02    CMP	R4, #2
0x138C	0xD0B2    BEQ	L_at_parse50
0x138E	0x2C01    CMP	R4, #1
0x1390	0xD0C1    BEQ	L_at_parse51
0x1392	0x2C03    CMP	R4, #3
0x1394	0xD0D0    BEQ	L_at_parse52
0x1396	0x2C04    CMP	R4, #4
0x1398	0xD0DF    BEQ	L_at_parse53
; cmd_idx end address is: 20 (R5)
0x139A	0x2C00    CMP	R4, #0
0x139C	0xD0EE    BEQ	L_at_parse54
; cb end address is: 4 (R1)
; timeout end address is: 8 (R2)
; cmd_type end address is: 16 (R4)
L_at_parse49:
;at_parser.c, 249 :: 		return;
;at_parser.c, 250 :: 		}
L_end_at_parse:
0x139E	0xF8DDE000  LDR	LR, [SP, #0]
0x13A2	0xB007    ADD	SP, SP, #28
0x13A4	0x4770    BX	LR
0x13A6	0xBF00    NOP
0x13A8	0x21350000  	?ICSat_parse_cmd_temp_L0+0
0x13AC	0x08701FFF  	at_parser_at_cmd_storage+16
0x13B0	0x08641FFF  	at_parser_at_cmd_storage+4
0x13B4	0x08601FFF  	at_parser_at_cmd_storage+0
0x13B8	0x08741FFF  	at_parser_at_cmd_storage+20
; end of _at_parse
at_parser__at_sub_parse:
;at_parser.c, 82 :: 		)
; clean_out start address is: 4 (R1)
; raw_in start address is: 0 (R0)
0x08D8	0xB086    SUB	SP, SP, #24
0x08DA	0xF8CDE000  STR	LR, [SP, #0]
0x08DE	0x460F    MOV	R7, R1
; clean_out end address is: 4 (R1)
; raw_in end address is: 0 (R0)
; raw_in start address is: 0 (R0)
; clean_out start address is: 28 (R7)
;at_parser.c, 84 :: 		uint8_t     c                         = 0;
;at_parser.c, 85 :: 		uint8_t     end_pos                   = 0;
; end_pos start address is: 32 (R8)
0x08E0	0xF2400800  MOVW	R8, #0
;at_parser.c, 86 :: 		uint8_t     set_pos                   = 0;
; set_pos start address is: 4 (R1)
0x08E4	0x2100    MOVS	R1, #0
;at_parser.c, 87 :: 		uint8_t     get_pos                   = 0;
; get_pos start address is: 12 (R3)
0x08E6	0x2300    MOVS	R3, #0
;at_parser.c, 88 :: 		uint8_t     start_pos                 = 0;
; start_pos start address is: 16 (R4)
0x08E8	0x2400    MOVS	R4, #0
;at_parser.c, 89 :: 		char*       tmp_ptr                   = raw_in;
; tmp_ptr start address is: 20 (R5)
0x08EA	0x4605    MOV	R5, R0
; raw_in end address is: 0 (R0)
;at_parser.c, 90 :: 		char        tmp_cmd[ AT_HEADER_SIZE ] = { 0 };
0x08EC	0xF10D0B08  ADD	R11, SP, #8
0x08F0	0xF10B0A0F  ADD	R10, R11, #15
0x08F4	0xF8DFC194  LDR	R12, [PC, #404]
0x08F8	0xF000FEB2  BL	___CC2DW+0
;at_parser.c, 92 :: 		if( strlen( tmp_ptr ) <= AT_HEAD_SIZE )
0x08FC	0xF88D3004  STRB	R3, [SP, #4]
0x0900	0xF88D1005  STRB	R1, [SP, #5]
0x0904	0x4628    MOV	R0, R5
0x0906	0xF7FFFF05  BL	_strlen+0
0x090A	0xF89D1005  LDRB	R1, [SP, #5]
0x090E	0xF89D3004  LDRB	R3, [SP, #4]
0x0912	0x2802    CMP	R0, #2
0x0914	0xDC01    BGT	L_at_parser__at_sub_parse6
; end_pos end address is: 32 (R8)
; set_pos end address is: 4 (R1)
; get_pos end address is: 12 (R3)
; start_pos end address is: 16 (R4)
; tmp_ptr end address is: 20 (R5)
; clean_out end address is: 28 (R7)
;at_parser.c, 93 :: 		return AT_CMD_UNKNOWN;
0x0916	0x2000    MOVS	R0, #0
0x0918	0xE0B4    B	L_end__at_sub_parse
L_at_parser__at_sub_parse6:
;at_parser.c, 95 :: 		strncpy( tmp_cmd, tmp_ptr, AT_HEADER_SIZE );
; clean_out start address is: 28 (R7)
; tmp_ptr start address is: 20 (R5)
; start_pos start address is: 16 (R4)
; get_pos start address is: 12 (R3)
; set_pos start address is: 4 (R1)
; end_pos start address is: 32 (R8)
0x091A	0xAA02    ADD	R2, SP, #8
0x091C	0xF88D4004  STRB	R4, [SP, #4]
0x0920	0xF88D3005  STRB	R3, [SP, #5]
0x0924	0xF88D1006  STRB	R1, [SP, #6]
0x0928	0x4629    MOV	R1, R5
0x092A	0x4610    MOV	R0, R2
; tmp_ptr end address is: 20 (R5)
0x092C	0x220F    MOVS	R2, #15
0x092E	0xB212    SXTH	R2, R2
0x0930	0xF7FFFDC0  BL	_strncpy+0
0x0934	0xF89D1006  LDRB	R1, [SP, #6]
0x0938	0xF89D3005  LDRB	R3, [SP, #5]
0x093C	0xF89D4004  LDRB	R4, [SP, #4]
;at_parser.c, 97 :: 		for( c = 0; c < AT_HEADER_SIZE; c++ )
; c start address is: 0 (R0)
0x0940	0x2000    MOVS	R0, #0
; end_pos end address is: 32 (R8)
; set_pos end address is: 4 (R1)
; get_pos end address is: 12 (R3)
; start_pos end address is: 16 (R4)
; clean_out end address is: 28 (R7)
; c end address is: 0 (R0)
0x0942	0xF88D3004  STRB	R3, [SP, #4]
0x0946	0xFA5FF388  UXTB	R3, R8
0x094A	0xFA5FF981  UXTB	R9, R1
0x094E	0xFA5FFA84  UXTB	R10, R4
0x0952	0xF89D8004  LDRB	R8, [SP, #4]
L_at_parser__at_sub_parse7:
; c start address is: 0 (R0)
; start_pos start address is: 40 (R10)
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; end_pos start address is: 12 (R3)
; clean_out start address is: 28 (R7)
0x0956	0x280F    CMP	R0, #15
0x0958	0xD24B    BCS	L_at_parser__at_sub_parse87
;at_parser.c, 99 :: 		if( tmp_cmd[ c ] == '\0' )
0x095A	0xAA02    ADD	R2, SP, #8
0x095C	0x1812    ADDS	R2, R2, R0
0x095E	0x7812    LDRB	R2, [R2, #0]
0x0960	0xB92A    CBNZ	R2, L_at_parser__at_sub_parse10
;at_parser.c, 101 :: 		if( !end_pos )
0x0962	0xB913    CBNZ	R3, L_at_parser__at_sub_parse79
; end_pos end address is: 12 (R3)
;at_parser.c, 102 :: 		end_pos = c;
; end_pos start address is: 4 (R1)
0x0964	0xB2C1    UXTB	R1, R0
; end_pos end address is: 4 (R1)
; c end address is: 0 (R0)
0x0966	0xB2C8    UXTB	R0, R1
0x0968	0xE000    B	L_at_parser__at_sub_parse11
L_at_parser__at_sub_parse79:
;at_parser.c, 101 :: 		if( !end_pos )
0x096A	0xB2D8    UXTB	R0, R3
;at_parser.c, 102 :: 		end_pos = c;
L_at_parser__at_sub_parse11:
;at_parser.c, 103 :: 		break;
; end_pos start address is: 0 (R0)
; end_pos end address is: 0 (R0)
0x096C	0xE042    B	L_at_parser__at_sub_parse8
;at_parser.c, 104 :: 		}
L_at_parser__at_sub_parse10:
;at_parser.c, 106 :: 		if( ( tmp_cmd[ c ] == '+') && !start_pos )
; c start address is: 0 (R0)
; end_pos start address is: 12 (R3)
0x096E	0xAA02    ADD	R2, SP, #8
0x0970	0x1812    ADDS	R2, R2, R0
0x0972	0x7812    LDRB	R2, [R2, #0]
0x0974	0x2A2B    CMP	R2, #43
0x0976	0xD104    BNE	L_at_parser__at_sub_parse80
0x0978	0xF1BA0F00  CMP	R10, #0
0x097C	0xD104    BNE	L_at_parser__at_sub_parse81
; start_pos end address is: 40 (R10)
L_at_parser__at_sub_parse62:
;at_parser.c, 107 :: 		start_pos = c;
; start_pos start address is: 4 (R1)
0x097E	0xB2C1    UXTB	R1, R0
; start_pos end address is: 4 (R1)
;at_parser.c, 106 :: 		if( ( tmp_cmd[ c ] == '+') && !start_pos )
0x0980	0xE001    B	L_at_parser__at_sub_parse64
L_at_parser__at_sub_parse80:
0x0982	0xFA5FF18A  UXTB	R1, R10
L_at_parser__at_sub_parse64:
; start_pos start address is: 4 (R1)
; start_pos end address is: 4 (R1)
0x0986	0xE001    B	L_at_parser__at_sub_parse63
L_at_parser__at_sub_parse81:
0x0988	0xFA5FF18A  UXTB	R1, R10
L_at_parser__at_sub_parse63:
;at_parser.c, 109 :: 		if( ( tmp_cmd[ c ] == '=' ) && !set_pos )
; start_pos start address is: 4 (R1)
0x098C	0xAA02    ADD	R2, SP, #8
0x098E	0x1812    ADDS	R2, R2, R0
0x0990	0x7812    LDRB	R2, [R2, #0]
0x0992	0x2A3D    CMP	R2, #61
0x0994	0xD106    BNE	L_at_parser__at_sub_parse82
0x0996	0xF1B90F00  CMP	R9, #0
0x099A	0xD104    BNE	L_at_parser__at_sub_parse83
; set_pos end address is: 36 (R9)
L_at_parser__at_sub_parse61:
;at_parser.c, 110 :: 		set_pos = c;
; set_pos start address is: 8 (R2)
0x099C	0xB2C2    UXTB	R2, R0
; set_pos end address is: 8 (R2)
0x099E	0xFA5FF982  UXTB	R9, R2
;at_parser.c, 109 :: 		if( ( tmp_cmd[ c ] == '=' ) && !set_pos )
0x09A2	0xE7FF    B	L_at_parser__at_sub_parse66
L_at_parser__at_sub_parse82:
L_at_parser__at_sub_parse66:
; set_pos start address is: 36 (R9)
; set_pos end address is: 36 (R9)
0x09A4	0xE7FF    B	L_at_parser__at_sub_parse65
L_at_parser__at_sub_parse83:
L_at_parser__at_sub_parse65:
;at_parser.c, 112 :: 		if( ( tmp_cmd[ c ] == '?' ) && !get_pos )
; set_pos start address is: 36 (R9)
0x09A6	0xAA02    ADD	R2, SP, #8
0x09A8	0x1812    ADDS	R2, R2, R0
0x09AA	0x7812    LDRB	R2, [R2, #0]
0x09AC	0x2A3F    CMP	R2, #63
0x09AE	0xD106    BNE	L_at_parser__at_sub_parse84
0x09B0	0xF1B80F00  CMP	R8, #0
0x09B4	0xD104    BNE	L_at_parser__at_sub_parse85
; get_pos end address is: 32 (R8)
L_at_parser__at_sub_parse60:
;at_parser.c, 113 :: 		get_pos = c;
; get_pos start address is: 8 (R2)
0x09B6	0xB2C2    UXTB	R2, R0
; get_pos end address is: 8 (R2)
0x09B8	0xFA5FF882  UXTB	R8, R2
;at_parser.c, 112 :: 		if( ( tmp_cmd[ c ] == '?' ) && !get_pos )
0x09BC	0xE7FF    B	L_at_parser__at_sub_parse68
L_at_parser__at_sub_parse84:
L_at_parser__at_sub_parse68:
; get_pos start address is: 32 (R8)
; get_pos end address is: 32 (R8)
0x09BE	0xE7FF    B	L_at_parser__at_sub_parse67
L_at_parser__at_sub_parse85:
L_at_parser__at_sub_parse67:
;at_parser.c, 115 :: 		if( ( ( tmp_cmd[ c ] == '\r' )  ||
; get_pos start address is: 32 (R8)
0x09C0	0xAA02    ADD	R2, SP, #8
0x09C2	0x1812    ADDS	R2, R2, R0
0x09C4	0x7812    LDRB	R2, [R2, #0]
;at_parser.c, 116 :: 		( tmp_cmd[ c ] == '\n' )  ||
0x09C6	0x2A0D    CMP	R2, #13
0x09C8	0xD00A    BEQ	L_at_parser__at_sub_parse71
0x09CA	0xAA02    ADD	R2, SP, #8
0x09CC	0x1812    ADDS	R2, R2, R0
0x09CE	0x7812    LDRB	R2, [R2, #0]
0x09D0	0x2A0A    CMP	R2, #10
0x09D2	0xD005    BEQ	L_at_parser__at_sub_parse70
;at_parser.c, 117 :: 		( tmp_cmd[ c ] == ':' ) ) && !end_pos )
0x09D4	0xAA02    ADD	R2, SP, #8
0x09D6	0x1812    ADDS	R2, R2, R0
0x09D8	0x7812    LDRB	R2, [R2, #0]
0x09DA	0x2A3A    CMP	R2, #58
0x09DC	0xD000    BEQ	L_at_parser__at_sub_parse69
0x09DE	0xE002    B	L_at_parser__at_sub_parse25
;at_parser.c, 116 :: 		( tmp_cmd[ c ] == '\n' )  ||
L_at_parser__at_sub_parse71:
L_at_parser__at_sub_parse70:
;at_parser.c, 117 :: 		( tmp_cmd[ c ] == ':' ) ) && !end_pos )
L_at_parser__at_sub_parse69:
0x09E0	0xB913    CBNZ	R3, L_at_parser__at_sub_parse86
; end_pos end address is: 12 (R3)
L_at_parser__at_sub_parse58:
;at_parser.c, 118 :: 		end_pos = c;
; end_pos start address is: 8 (R2)
0x09E2	0xB2C2    UXTB	R2, R0
; end_pos end address is: 8 (R2)
0x09E4	0xB2D3    UXTB	R3, R2
L_at_parser__at_sub_parse25:
;at_parser.c, 117 :: 		( tmp_cmd[ c ] == ':' ) ) && !end_pos )
; end_pos start address is: 12 (R3)
; end_pos end address is: 12 (R3)
0x09E6	0xE7FF    B	L_at_parser__at_sub_parse72
L_at_parser__at_sub_parse86:
L_at_parser__at_sub_parse72:
;at_parser.c, 97 :: 		for( c = 0; c < AT_HEADER_SIZE; c++ )
; end_pos start address is: 12 (R3)
0x09E8	0x1C40    ADDS	R0, R0, #1
0x09EA	0xB2C0    UXTB	R0, R0
;at_parser.c, 119 :: 		}
; start_pos end address is: 4 (R1)
; end_pos end address is: 12 (R3)
; c end address is: 0 (R0)
0x09EC	0xFA5FFA81  UXTB	R10, R1
0x09F0	0xE7B1    B	L_at_parser__at_sub_parse7
L_at_parser__at_sub_parse87:
;at_parser.c, 97 :: 		for( c = 0; c < AT_HEADER_SIZE; c++ )
0x09F2	0xB2D8    UXTB	R0, R3
;at_parser.c, 119 :: 		}
L_at_parser__at_sub_parse8:
;at_parser.c, 121 :: 		if( !set_pos && !get_pos )
; end_pos start address is: 0 (R0)
; start_pos start address is: 40 (R10)
0x09F4	0xF1B90F00  CMP	R9, #0
0x09F8	0xD10E    BNE	L_at_parser__at_sub_parse74
0x09FA	0xF1B80F00  CMP	R8, #0
0x09FE	0xD10B    BNE	L_at_parser__at_sub_parse73
; set_pos end address is: 36 (R9)
; get_pos end address is: 32 (R8)
L_at_parser__at_sub_parse57:
;at_parser.c, 123 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], end_pos - start_pos );
0x0A00	0xEBA0030A  SUB	R3, R0, R10, LSL #0
; end_pos end address is: 0 (R0)
0x0A04	0xAA02    ADD	R2, SP, #8
0x0A06	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x0A0A	0x4611    MOV	R1, R2
0x0A0C	0xB21A    SXTH	R2, R3
0x0A0E	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x0A10	0xF7FFFD50  BL	_strncpy+0
;at_parser.c, 124 :: 		return AT_CMD_EXEC;
0x0A14	0x2004    MOVS	R0, #4
0x0A16	0xE035    B	L_end__at_sub_parse
;at_parser.c, 121 :: 		if( !set_pos && !get_pos )
L_at_parser__at_sub_parse74:
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; clean_out start address is: 28 (R7)
; start_pos start address is: 40 (R10)
L_at_parser__at_sub_parse73:
;at_parser.c, 126 :: 		} else if( !set_pos && get_pos ) {
0x0A18	0xF1B90F00  CMP	R9, #0
0x0A1C	0xD10E    BNE	L_at_parser__at_sub_parse76
0x0A1E	0xF1B80F00  CMP	R8, #0
0x0A22	0xD00B    BEQ	L_at_parser__at_sub_parse75
; set_pos end address is: 36 (R9)
L_at_parser__at_sub_parse56:
;at_parser.c, 128 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], get_pos - start_pos );
0x0A24	0xEBA8030A  SUB	R3, R8, R10, LSL #0
; get_pos end address is: 32 (R8)
0x0A28	0xAA02    ADD	R2, SP, #8
0x0A2A	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x0A2E	0x4611    MOV	R1, R2
0x0A30	0xB21A    SXTH	R2, R3
0x0A32	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x0A34	0xF7FFFD3E  BL	_strncpy+0
;at_parser.c, 129 :: 		return AT_CMD_TEST;
0x0A38	0x2003    MOVS	R0, #3
0x0A3A	0xE023    B	L_end__at_sub_parse
;at_parser.c, 126 :: 		} else if( !set_pos && get_pos ) {
L_at_parser__at_sub_parse76:
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; clean_out start address is: 28 (R7)
; start_pos start address is: 40 (R10)
L_at_parser__at_sub_parse75:
;at_parser.c, 131 :: 		} else if( set_pos && !get_pos ) {
0x0A3C	0xF1B90F00  CMP	R9, #0
0x0A40	0xD00E    BEQ	L_at_parser__at_sub_parse78
0x0A42	0xF1B80F00  CMP	R8, #0
0x0A46	0xD10B    BNE	L_at_parser__at_sub_parse77
; get_pos end address is: 32 (R8)
L_at_parser__at_sub_parse55:
;at_parser.c, 133 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], set_pos - start_pos );
0x0A48	0xEBA9030A  SUB	R3, R9, R10, LSL #0
; set_pos end address is: 36 (R9)
0x0A4C	0xAA02    ADD	R2, SP, #8
0x0A4E	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x0A52	0x4611    MOV	R1, R2
0x0A54	0xB21A    SXTH	R2, R3
0x0A56	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x0A58	0xF7FFFD2C  BL	_strncpy+0
;at_parser.c, 134 :: 		return AT_CMD_SET;
0x0A5C	0x2002    MOVS	R0, #2
0x0A5E	0xE011    B	L_end__at_sub_parse
;at_parser.c, 131 :: 		} else if( set_pos && !get_pos ) {
L_at_parser__at_sub_parse78:
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; clean_out start address is: 28 (R7)
; start_pos start address is: 40 (R10)
L_at_parser__at_sub_parse77:
;at_parser.c, 136 :: 		} else if( set_pos == get_pos - 1 ) {
0x0A60	0xF1A80201  SUB	R2, R8, #1
0x0A64	0xB212    SXTH	R2, R2
; get_pos end address is: 32 (R8)
0x0A66	0x4591    CMP	R9, R2
0x0A68	0xD10B    BNE	L_at_parser__at_sub_parse38
;at_parser.c, 138 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], set_pos - start_pos );
0x0A6A	0xEBA9030A  SUB	R3, R9, R10, LSL #0
; set_pos end address is: 36 (R9)
0x0A6E	0xAA02    ADD	R2, SP, #8
0x0A70	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x0A74	0x4611    MOV	R1, R2
0x0A76	0xB21A    SXTH	R2, R3
0x0A78	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x0A7A	0xF7FFFD1B  BL	_strncpy+0
;at_parser.c, 139 :: 		return AT_CMD_GET;
0x0A7E	0x2001    MOVS	R0, #1
0x0A80	0xE000    B	L_end__at_sub_parse
;at_parser.c, 140 :: 		}
L_at_parser__at_sub_parse38:
;at_parser.c, 141 :: 		return AT_CMD_UNKNOWN;
0x0A82	0x2000    MOVS	R0, #0
;at_parser.c, 142 :: 		}
L_end__at_sub_parse:
0x0A84	0xF8DDE000  LDR	LR, [SP, #0]
0x0A88	0xB006    ADD	SP, SP, #24
0x0A8A	0x4770    BX	LR
0x0A8C	0x21260000  	?ICSat_parser__at_sub_parse_tmp_cmd_L0+0
; end of at_parser__at_sub_parse
_strncpy:
;__Lib_CString.c, 173 :: 		
; size start address is: 8 (R2)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x04B4	0xB081    SUB	SP, SP, #4
; size end address is: 8 (R2)
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; size start address is: 8 (R2)
;__Lib_CString.c, 176 :: 		
; cp start address is: 24 (R6)
0x04B6	0x4606    MOV	R6, R0
; from end address is: 4 (R1)
; size end address is: 8 (R2)
; cp end address is: 24 (R6)
; to end address is: 0 (R0)
0x04B8	0xB214    SXTH	R4, R2
0x04BA	0x460A    MOV	R2, R1
;__Lib_CString.c, 177 :: 		
L_strncpy45:
; cp start address is: 24 (R6)
; size start address is: 16 (R4)
; from start address is: 8 (R2)
; to start address is: 0 (R0)
0x04BC	0xB16C    CBZ	R4, L__strncpy94
;__Lib_CString.c, 178 :: 		
0x04BE	0x1E61    SUBS	R1, R4, #1
0x04C0	0xB209    SXTH	R1, R1
; size end address is: 16 (R4)
; size start address is: 4 (R1)
;__Lib_CString.c, 180 :: 		
0x04C2	0x4635    MOV	R5, R6
0x04C4	0x1C76    ADDS	R6, R6, #1
0x04C6	0x4614    MOV	R4, R2
0x04C8	0x1C52    ADDS	R2, R2, #1
0x04CA	0x7823    LDRB	R3, [R4, #0]
0x04CC	0x702B    STRB	R3, [R5, #0]
0x04CE	0x782B    LDRB	R3, [R5, #0]
0x04D0	0xB90B    CBNZ	R3, L_strncpy47
; from end address is: 8 (R2)
;__Lib_CString.c, 181 :: 		
0x04D2	0x4632    MOV	R2, R6
0x04D4	0xE003    B	L_strncpy46
L_strncpy47:
;__Lib_CString.c, 182 :: 		
; from start address is: 8 (R2)
; cp end address is: 24 (R6)
; from end address is: 8 (R2)
; size end address is: 4 (R1)
0x04D6	0xB20C    SXTH	R4, R1
0x04D8	0xE7F0    B	L_strncpy45
L__strncpy94:
;__Lib_CString.c, 177 :: 		
0x04DA	0x4632    MOV	R2, R6
0x04DC	0xB221    SXTH	R1, R4
;__Lib_CString.c, 182 :: 		
L_strncpy46:
;__Lib_CString.c, 183 :: 		
; cp start address is: 8 (R2)
; size start address is: 4 (R1)
; size start address is: 4 (R1)
; to end address is: 0 (R0)
; size end address is: 4 (R1)
; cp end address is: 8 (R2)
L_strncpy48:
; size start address is: 4 (R1)
; cp start address is: 8 (R2)
; to start address is: 0 (R0)
0x04DE	0xB20C    SXTH	R4, R1
0x04E0	0x1E4B    SUBS	R3, R1, #1
0x04E2	0xB219    SXTH	R1, R3
; size end address is: 4 (R1)
0x04E4	0xB11C    CBZ	R4, L_strncpy49
; size end address is: 4 (R1)
;__Lib_CString.c, 184 :: 		
; size start address is: 4 (R1)
0x04E6	0x2300    MOVS	R3, #0
0x04E8	0x7013    STRB	R3, [R2, #0]
0x04EA	0x1C52    ADDS	R2, R2, #1
; size end address is: 4 (R1)
; cp end address is: 8 (R2)
0x04EC	0xE7F7    B	L_strncpy48
L_strncpy49:
;__Lib_CString.c, 186 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 187 :: 		
L_end_strncpy:
0x04EE	0xB001    ADD	SP, SP, #4
0x04F0	0x4770    BX	LR
; end of _strncpy
_dev_timer_load:
;dev_timer.c, 80 :: 		)
; timeout start address is: 0 (R0)
0x0DF8	0xB081    SUB	SP, SP, #4
; timeout end address is: 0 (R0)
; timeout start address is: 0 (R0)
;dev_timer.c, 82 :: 		timer = timeout;
0x0DFA	0x4902    LDR	R1, [PC, #8]
0x0DFC	0x6008    STR	R0, [R1, #0]
; timeout end address is: 0 (R0)
;dev_timer.c, 83 :: 		}
L_end_dev_timer_load:
0x0DFE	0xB001    ADD	SP, SP, #4
0x0E00	0x4770    BX	LR
0x0E02	0xBF00    NOP
0x0E04	0x0D3C1FFF  	dev_timer_timer+0
; end of _dev_timer_load
_at_process:
;at_engine.c, 122 :: 		void at_process( void )
0x0D50	0xB081    SUB	SP, SP, #4
0x0D52	0xF8CDE000  STR	LR, [SP, #0]
;at_engine.c, 124 :: 		if( response_f )
0x0D56	0x4821    LDR	R0, [PC, #132]
0x0D58	0x7800    LDRB	R0, [R0, #0]
0x0D5A	0xB1D8    CBZ	R0, L_at_process15
;at_engine.c, 126 :: 		dev_hal_cts_ctl( false );
0x0D5C	0x2000    MOVS	R0, #0
0x0D5E	0xF7FFFB75  BL	_dev_hal_cts_ctl+0
;at_engine.c, 127 :: 		dev_timer_stop();
0x0D62	0xF7FFFD55  BL	_dev_timer_stop+0
;at_engine.c, 128 :: 		at_parse( rx_buffer, &cb, &temp_timer );
0x0D66	0x4A1E    LDR	R2, [PC, #120]
0x0D68	0x491E    LDR	R1, [PC, #120]
0x0D6A	0x481F    LDR	R0, [PC, #124]
0x0D6C	0xF000FA94  BL	_at_parse+0
;at_engine.c, 129 :: 		cb( rx_buffer );
0x0D70	0x481D    LDR	R0, [PC, #116]
0x0D72	0x4C1C    LDR	R4, [PC, #112]
0x0D74	0x6824    LDR	R4, [R4, #0]
0x0D76	0x47A0    BLX	R4
;at_engine.c, 130 :: 		dev_adapter_reset();
0x0D78	0xF7FFFCDA  BL	_dev_adapter_reset+0
;at_engine.c, 132 :: 		timeout_f = false;
0x0D7C	0x2100    MOVS	R1, #0
0x0D7E	0x481B    LDR	R0, [PC, #108]
0x0D80	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 133 :: 		exception_f = false;
0x0D82	0x2100    MOVS	R1, #0
0x0D84	0x481A    LDR	R0, [PC, #104]
0x0D86	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 134 :: 		response_f = false;
0x0D88	0x2100    MOVS	R1, #0
0x0D8A	0x4814    LDR	R0, [PC, #80]
0x0D8C	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 135 :: 		cue_f = false;
0x0D8E	0x2100    MOVS	R1, #0
0x0D90	0x4818    LDR	R0, [PC, #96]
0x0D92	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 136 :: 		}
L_at_process15:
;at_engine.c, 138 :: 		if( timeout_f )
0x0D94	0x4815    LDR	R0, [PC, #84]
0x0D96	0x7800    LDRB	R0, [R0, #0]
0x0D98	0xB1D8    CBZ	R0, L_at_process16
;at_engine.c, 140 :: 		dev_hal_cts_ctl( false );
0x0D9A	0x2000    MOVS	R0, #0
0x0D9C	0xF7FFFB56  BL	_dev_hal_cts_ctl+0
;at_engine.c, 141 :: 		dev_timer_stop();
0x0DA0	0xF7FFFD36  BL	_dev_timer_stop+0
;at_engine.c, 142 :: 		at_parse( rx_buffer, &cb, &temp_timer );
0x0DA4	0x4A0E    LDR	R2, [PC, #56]
0x0DA6	0x490F    LDR	R1, [PC, #60]
0x0DA8	0x480F    LDR	R0, [PC, #60]
0x0DAA	0xF000FA75  BL	_at_parse+0
;at_engine.c, 143 :: 		cb( rx_buffer );
0x0DAE	0x480E    LDR	R0, [PC, #56]
0x0DB0	0x4C0C    LDR	R4, [PC, #48]
0x0DB2	0x6824    LDR	R4, [R4, #0]
0x0DB4	0x47A0    BLX	R4
;at_engine.c, 144 :: 		dev_adapter_reset();
0x0DB6	0xF7FFFCBB  BL	_dev_adapter_reset+0
;at_engine.c, 146 :: 		timeout_f = false;
0x0DBA	0x2100    MOVS	R1, #0
0x0DBC	0x480B    LDR	R0, [PC, #44]
0x0DBE	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 147 :: 		exception_f = false;
0x0DC0	0x2100    MOVS	R1, #0
0x0DC2	0x480B    LDR	R0, [PC, #44]
0x0DC4	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 148 :: 		response_f = true;
0x0DC6	0x2101    MOVS	R1, #1
0x0DC8	0x4804    LDR	R0, [PC, #16]
0x0DCA	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 149 :: 		cue_f = false;
0x0DCC	0x2100    MOVS	R1, #0
0x0DCE	0x4809    LDR	R0, [PC, #36]
0x0DD0	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 150 :: 		}
L_at_process16:
;at_engine.c, 151 :: 		}
L_end_at_process:
0x0DD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD6	0xB001    ADD	SP, SP, #4
0x0DD8	0x4770    BX	LR
0x0DDA	0xBF00    NOP
0x0DDC	0x004B1FFF  	_response_f+0
0x0DE0	0x00541FFF  	at_engine_temp_timer+0
0x0DE4	0x04581FFF  	at_engine_cb+0
0x0DE8	0x00581FFF  	_rx_buffer+0
0x0DEC	0x045C1FFF  	_timeout_f+0
0x0DF0	0x045D1FFF  	_exception_f+0
0x0DF4	0x004A1FFF  	_cue_f+0
; end of _at_process
_gsm4_evn_default:
;gsm4.c, 23 :: 		void gsm4_evn_default( char *response )
; response start address is: 0 (R0)
0x0A90	0xB081    SUB	SP, SP, #4
0x0A92	0xF8CDE000  STR	LR, [SP, #0]
; response end address is: 0 (R0)
; response start address is: 0 (R0)
;gsm4.c, 25 :: 		UART3_Write_Text( response );
; response end address is: 0 (R0)
0x0A96	0xF000FD65  BL	_UART3_Write_Text+0
;gsm4.c, 26 :: 		}
L_end_gsm4_evn_default:
0x0A9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A9E	0xB001    ADD	SP, SP, #4
0x0AA0	0x4770    BX	LR
; end of _gsm4_evn_default
_gsm4_ev_ring:
;gsm4.c, 28 :: 		void gsm4_ev_ring( char *response )
0x0800	0xB081    SUB	SP, SP, #4
;gsm4.c, 30 :: 		ring_f = true;
0x0802	0x2201    MOVS	R2, #1
0x0804	0x4901    LDR	R1, [PC, #4]
0x0806	0x700A    STRB	R2, [R1, #0]
;gsm4.c, 31 :: 		}
L_end_gsm4_ev_ring:
0x0808	0xB001    ADD	SP, SP, #4
0x080A	0x4770    BX	LR
0x080C	0x0D2E1FFF  	_ring_f+0
; end of _gsm4_ev_ring
_dev_timer_stop:
;dev_timer.c, 71 :: 		)
0x0810	0xB081    SUB	SP, SP, #4
;dev_timer.c, 73 :: 		timer_f = false;
0x0812	0x2100    MOVS	R1, #0
0x0814	0x4803    LDR	R0, [PC, #12]
0x0816	0x7001    STRB	R1, [R0, #0]
;dev_timer.c, 74 :: 		timer_c = 0;
0x0818	0x2100    MOVS	R1, #0
0x081A	0x4803    LDR	R0, [PC, #12]
0x081C	0x6001    STR	R1, [R0, #0]
;dev_timer.c, 75 :: 		}
L_end_dev_timer_stop:
0x081E	0xB001    ADD	SP, SP, #4
0x0820	0x4770    BX	LR
0x0822	0xBF00    NOP
0x0824	0x0D2B1FFF  	dev_timer_timer_f+0
0x0828	0x0D381FFF  	dev_timer_timer_c+0
; end of _dev_timer_stop
_dev_tx:
;dev_adapter.c, 126 :: 		)
; tx_input start address is: 0 (R0)
0x0E68	0xB081    SUB	SP, SP, #4
0x0E6A	0xF8CDE000  STR	LR, [SP, #0]
; tx_input end address is: 0 (R0)
; tx_input start address is: 0 (R0)
;dev_adapter.c, 128 :: 		if( tx_input != '\0' )
0x0E6E	0xB150    CBZ	R0, L_dev_tx0
;dev_adapter.c, 130 :: 		tx_buffer[ tx_idx++ ] = tx_input;
0x0E70	0x494D    LDR	R1, [PC, #308]
0x0E72	0x880A    LDRH	R2, [R1, #0]
0x0E74	0x494D    LDR	R1, [PC, #308]
0x0E76	0x1889    ADDS	R1, R1, R2
0x0E78	0x7008    STRB	R0, [R1, #0]
; tx_input end address is: 0 (R0)
0x0E7A	0x494B    LDR	R1, [PC, #300]
0x0E7C	0x8809    LDRH	R1, [R1, #0]
0x0E7E	0x1C4A    ADDS	R2, R1, #1
0x0E80	0x4949    LDR	R1, [PC, #292]
0x0E82	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 132 :: 		}
0x0E84	0xE061    B	L_dev_tx1
L_dev_tx0:
;dev_adapter.c, 135 :: 		if( !exception_f )
0x0E86	0x494A    LDR	R1, [PC, #296]
0x0E88	0x7809    LDRB	R1, [R1, #0]
0x0E8A	0xB9E1    CBNZ	R1, L_dev_tx2
;dev_adapter.c, 137 :: 		tx_buffer[ tx_idx++ ] = '\r';
0x0E8C	0x4946    LDR	R1, [PC, #280]
0x0E8E	0x880A    LDRH	R2, [R1, #0]
0x0E90	0x4946    LDR	R1, [PC, #280]
0x0E92	0x188A    ADDS	R2, R1, R2
0x0E94	0x210D    MOVS	R1, #13
0x0E96	0x7011    STRB	R1, [R2, #0]
0x0E98	0x4943    LDR	R1, [PC, #268]
0x0E9A	0x8809    LDRH	R1, [R1, #0]
0x0E9C	0x1C4A    ADDS	R2, R1, #1
0x0E9E	0x4942    LDR	R1, [PC, #264]
0x0EA0	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 138 :: 		tx_buffer[ tx_idx++ ] = '\n';
0x0EA2	0x4941    LDR	R1, [PC, #260]
0x0EA4	0x880A    LDRH	R2, [R1, #0]
0x0EA6	0x4941    LDR	R1, [PC, #260]
0x0EA8	0x188A    ADDS	R2, R1, R2
0x0EAA	0x210A    MOVS	R1, #10
0x0EAC	0x7011    STRB	R1, [R2, #0]
0x0EAE	0x493E    LDR	R1, [PC, #248]
0x0EB0	0x8809    LDRH	R1, [R1, #0]
0x0EB2	0x1C4A    ADDS	R2, R1, #1
0x0EB4	0x493C    LDR	R1, [PC, #240]
0x0EB6	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 139 :: 		tx_buffer[ tx_idx ]   = '\0';
0x0EB8	0x493B    LDR	R1, [PC, #236]
0x0EBA	0x880A    LDRH	R2, [R1, #0]
0x0EBC	0x493B    LDR	R1, [PC, #236]
0x0EBE	0x188A    ADDS	R2, R1, R2
0x0EC0	0x2100    MOVS	R1, #0
0x0EC2	0x7011    STRB	R1, [R2, #0]
;dev_adapter.c, 140 :: 		}
0x0EC4	0xE01B    B	L_dev_tx3
L_dev_tx2:
;dev_adapter.c, 143 :: 		tx_buffer[ tx_idx++ ] = 0x1A;
0x0EC6	0x4938    LDR	R1, [PC, #224]
0x0EC8	0x880A    LDRH	R2, [R1, #0]
0x0ECA	0x4938    LDR	R1, [PC, #224]
0x0ECC	0x188A    ADDS	R2, R1, R2
0x0ECE	0x211A    MOVS	R1, #26
0x0ED0	0x7011    STRB	R1, [R2, #0]
0x0ED2	0x4935    LDR	R1, [PC, #212]
0x0ED4	0x8809    LDRH	R1, [R1, #0]
0x0ED6	0x1C4A    ADDS	R2, R1, #1
0x0ED8	0x4933    LDR	R1, [PC, #204]
0x0EDA	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 144 :: 		tx_buffer[ tx_idx++ ] = '\r';
0x0EDC	0x4932    LDR	R1, [PC, #200]
0x0EDE	0x880A    LDRH	R2, [R1, #0]
0x0EE0	0x4932    LDR	R1, [PC, #200]
0x0EE2	0x188A    ADDS	R2, R1, R2
0x0EE4	0x210D    MOVS	R1, #13
0x0EE6	0x7011    STRB	R1, [R2, #0]
0x0EE8	0x492F    LDR	R1, [PC, #188]
0x0EEA	0x8809    LDRH	R1, [R1, #0]
0x0EEC	0x1C4A    ADDS	R2, R1, #1
0x0EEE	0x492E    LDR	R1, [PC, #184]
0x0EF0	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 145 :: 		tx_buffer[ tx_idx ]   = '\0';
0x0EF2	0x492D    LDR	R1, [PC, #180]
0x0EF4	0x880A    LDRH	R2, [R1, #0]
0x0EF6	0x492D    LDR	R1, [PC, #180]
0x0EF8	0x188A    ADDS	R2, R1, R2
0x0EFA	0x2100    MOVS	R1, #0
0x0EFC	0x7011    STRB	R1, [R2, #0]
;dev_adapter.c, 146 :: 		}
L_dev_tx3:
;dev_adapter.c, 148 :: 		tx_idx = 0;
0x0EFE	0x2200    MOVS	R2, #0
0x0F00	0x4929    LDR	R1, [PC, #164]
0x0F02	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 150 :: 		while( tx_buffer[ tx_idx ] )
L_dev_tx4:
0x0F04	0x4928    LDR	R1, [PC, #160]
0x0F06	0x880A    LDRH	R2, [R1, #0]
0x0F08	0x4928    LDR	R1, [PC, #160]
0x0F0A	0x1889    ADDS	R1, R1, R2
0x0F0C	0x7809    LDRB	R1, [R1, #0]
0x0F0E	0xB169    CBZ	R1, L_dev_tx5
;dev_adapter.c, 153 :: 		dev_hal_write( tx_buffer[ tx_idx++ ] );
0x0F10	0x4925    LDR	R1, [PC, #148]
0x0F12	0x880A    LDRH	R2, [R1, #0]
0x0F14	0x4925    LDR	R1, [PC, #148]
0x0F16	0x1889    ADDS	R1, R1, R2
0x0F18	0x7809    LDRB	R1, [R1, #0]
0x0F1A	0xB2C8    UXTB	R0, R1
0x0F1C	0xF7FFFC86  BL	_dev_hal_write+0
0x0F20	0x4921    LDR	R1, [PC, #132]
0x0F22	0x8809    LDRH	R1, [R1, #0]
0x0F24	0x1C4A    ADDS	R2, R1, #1
0x0F26	0x4920    LDR	R1, [PC, #128]
0x0F28	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 155 :: 		};
0x0F2A	0xE7EB    B	L_dev_tx4
L_dev_tx5:
;dev_adapter.c, 157 :: 		tx_idx = 0;
0x0F2C	0x2200    MOVS	R2, #0
0x0F2E	0x491E    LDR	R1, [PC, #120]
0x0F30	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 159 :: 		exception_f = false;
0x0F32	0x2200    MOVS	R2, #0
0x0F34	0x491E    LDR	R1, [PC, #120]
0x0F36	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 160 :: 		response_f = false;
0x0F38	0x2200    MOVS	R2, #0
0x0F3A	0x491E    LDR	R1, [PC, #120]
0x0F3C	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 161 :: 		cue_f = true;
0x0F3E	0x2201    MOVS	R2, #1
0x0F40	0x491D    LDR	R1, [PC, #116]
0x0F42	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 163 :: 		return 1;
0x0F44	0x2001    MOVS	R0, #1
0x0F46	0xB200    SXTH	R0, R0
0x0F48	0xE029    B	L_end_dev_tx
;dev_adapter.c, 164 :: 		}
L_dev_tx1:
;dev_adapter.c, 166 :: 		if ( tx_idx == AT_TRANSFER_SIZE )
0x0F4A	0x4917    LDR	R1, [PC, #92]
0x0F4C	0x8809    LDRH	R1, [R1, #0]
0x0F4E	0xF5B16F80  CMP	R1, #1024
0x0F52	0xD122    BNE	L_dev_tx6
;dev_adapter.c, 168 :: 		tx_buffer[ tx_idx ] = '\0';
0x0F54	0x4914    LDR	R1, [PC, #80]
0x0F56	0x880A    LDRH	R2, [R1, #0]
0x0F58	0x4914    LDR	R1, [PC, #80]
0x0F5A	0x188A    ADDS	R2, R1, R2
0x0F5C	0x2100    MOVS	R1, #0
0x0F5E	0x7011    STRB	R1, [R2, #0]
;dev_adapter.c, 170 :: 		tx_idx = 0;
0x0F60	0x2200    MOVS	R2, #0
0x0F62	0x4911    LDR	R1, [PC, #68]
0x0F64	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 172 :: 		while( tx_buffer[ tx_idx ] )
L_dev_tx7:
0x0F66	0x4910    LDR	R1, [PC, #64]
0x0F68	0x880A    LDRH	R2, [R1, #0]
0x0F6A	0x4910    LDR	R1, [PC, #64]
0x0F6C	0x1889    ADDS	R1, R1, R2
0x0F6E	0x7809    LDRB	R1, [R1, #0]
0x0F70	0xB169    CBZ	R1, L_dev_tx8
;dev_adapter.c, 175 :: 		dev_hal_write( tx_buffer[ tx_idx++ ] );
0x0F72	0x490D    LDR	R1, [PC, #52]
0x0F74	0x880A    LDRH	R2, [R1, #0]
0x0F76	0x490D    LDR	R1, [PC, #52]
0x0F78	0x1889    ADDS	R1, R1, R2
0x0F7A	0x7809    LDRB	R1, [R1, #0]
0x0F7C	0xB2C8    UXTB	R0, R1
0x0F7E	0xF7FFFC55  BL	_dev_hal_write+0
0x0F82	0x4909    LDR	R1, [PC, #36]
0x0F84	0x8809    LDRH	R1, [R1, #0]
0x0F86	0x1C4A    ADDS	R2, R1, #1
0x0F88	0x4907    LDR	R1, [PC, #28]
0x0F8A	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 176 :: 		};
0x0F8C	0xE7EB    B	L_dev_tx7
L_dev_tx8:
;dev_adapter.c, 178 :: 		tx_idx = 0;
0x0F8E	0x2200    MOVS	R2, #0
0x0F90	0x4905    LDR	R1, [PC, #20]
0x0F92	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 180 :: 		return 0;
0x0F94	0x2000    MOVS	R0, #0
0x0F96	0xB200    SXTH	R0, R0
0x0F98	0xE001    B	L_end_dev_tx
;dev_adapter.c, 181 :: 		}
L_dev_tx6:
;dev_adapter.c, 183 :: 		return 0;
0x0F9A	0x2000    MOVS	R0, #0
0x0F9C	0xB200    SXTH	R0, R0
;dev_adapter.c, 184 :: 		}
L_end_dev_tx:
0x0F9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0FA2	0xB001    ADD	SP, SP, #4
0x0FA4	0x4770    BX	LR
0x0FA6	0xBF00    NOP
0x0FA8	0x0D2C1FFF  	dev_adapter_tx_idx+0
0x0FAC	0x045E1FFF  	_tx_buffer+0
0x0FB0	0x045D1FFF  	_exception_f+0
0x0FB4	0x004B1FFF  	_response_f+0
0x0FB8	0x004A1FFF  	_cue_f+0
; end of _dev_tx
_dev_hal_write:
;dev_hal.c, 108 :: 		void dev_hal_write( char ch )
; ch start address is: 0 (R0)
0x082C	0xB081    SUB	SP, SP, #4
0x082E	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;dev_hal.c, 117 :: 		write_uart_p( ch );
; ch end address is: 0 (R0)
0x0832	0x4C03    LDR	R4, [PC, #12]
0x0834	0x6824    LDR	R4, [R4, #0]
0x0836	0x47A0    BLX	R4
;dev_hal.c, 119 :: 		}
L_end_dev_hal_write:
0x0838	0xF8DDE000  LDR	LR, [SP, #0]
0x083C	0xB001    ADD	SP, SP, #4
0x083E	0x4770    BX	LR
0x0840	0x0D301FFF  	dev_hal_write_uart_p+0
; end of _dev_hal_write
_SPI0_Write:
;__Lib_SPI_012.c, 584 :: 		
; dataOut start address is: 0 (R0)
0x0494	0xB081    SUB	SP, SP, #4
0x0496	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 586 :: 		
0x049A	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x049C	0xF04F6180  MOV	R1, #67108864
0x04A0	0x4803    LDR	R0, [PC, #12]
0x04A2	0xF7FFFFBD  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 587 :: 		
L_end_SPI0_Write:
0x04A6	0xF8DDE000  LDR	LR, [SP, #0]
0x04AA	0xB001    ADD	SP, SP, #4
0x04AC	0x4770    BX	LR
0x04AE	0xBF00    NOP
0x04B0	0xC0004002  	SPI0_MCR+0
; end of _SPI0_Write
__Lib_SPI_012_SPI_Hal_WriteBlocking:
;__Lib_SPI_012.c, 565 :: 		
; _data start address is: 8 (R2)
; cmdConfig start address is: 4 (R1)
; spiBase start address is: 0 (R0)
0x0420	0xB081    SUB	SP, SP, #4
; _data end address is: 8 (R2)
; cmdConfig end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; cmdConfig start address is: 4 (R1)
; _data start address is: 8 (R2)
;__Lib_SPI_012.c, 567 :: 		
0x0422	0xF200042C  ADDW	R4, R0, #44
0x0426	0x6823    LDR	R3, [R4, #0]
0x0428	0xF0434300  ORR	R3, R3, #-2147483648
0x042C	0x6023    STR	R3, [R4, #0]
;__Lib_SPI_012.c, 569 :: 		
0x042E	0xF2000434  ADDW	R4, R0, #52
0x0432	0xB293    UXTH	R3, R2
; _data end address is: 8 (R2)
0x0434	0xEA410303  ORR	R3, R1, R3, LSL #0
; cmdConfig end address is: 4 (R1)
0x0438	0x6023    STR	R3, [R4, #0]
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 571 :: 		
L___Lib_SPI_012_SPI_Hal_WriteBlocking20:
; spiBase start address is: 0 (R0)
0x043A	0xF200032C  ADDW	R3, R0, #44
0x043E	0x681C    LDR	R4, [R3, #0]
0x0440	0xF3C473C0  UBFX	R3, R4, #31, #1
0x0444	0xB903    CBNZ	R3, L___Lib_SPI_012_SPI_Hal_WriteBlocking21
;__Lib_SPI_012.c, 573 :: 		
; spiBase end address is: 0 (R0)
0x0446	0xE7F8    B	L___Lib_SPI_012_SPI_Hal_WriteBlocking20
L___Lib_SPI_012_SPI_Hal_WriteBlocking21:
;__Lib_SPI_012.c, 574 :: 		
L_end_SPI_Hal_WriteBlocking:
0x0448	0xB001    ADD	SP, SP, #4
0x044A	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_WriteBlocking
_SPI1_Write:
;__Lib_SPI_012.c, 594 :: 		
; dataOut start address is: 0 (R0)
0x06B8	0xB081    SUB	SP, SP, #4
0x06BA	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 596 :: 		
0x06BE	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x06C0	0xF04F6180  MOV	R1, #67108864
0x06C4	0x4803    LDR	R0, [PC, #12]
0x06C6	0xF7FFFEAB  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 597 :: 		
L_end_SPI1_Write:
0x06CA	0xF8DDE000  LDR	LR, [SP, #0]
0x06CE	0xB001    ADD	SP, SP, #4
0x06D0	0x4770    BX	LR
0x06D2	0xBF00    NOP
0x06D4	0xD0004002  	SPI1_MCR+0
; end of _SPI1_Write
_SPI2_Write:
;__Lib_SPI_012.c, 604 :: 		
; dataOut start address is: 0 (R0)
0x06D8	0xB081    SUB	SP, SP, #4
0x06DA	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 606 :: 		
0x06DE	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x06E0	0xF04F6180  MOV	R1, #67108864
0x06E4	0x4803    LDR	R0, [PC, #12]
0x06E6	0xF7FFFE9B  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 607 :: 		
L_end_SPI2_Write:
0x06EA	0xF8DDE000  LDR	LR, [SP, #0]
0x06EE	0xB001    ADD	SP, SP, #4
0x06F0	0x4770    BX	LR
0x06F2	0xBF00    NOP
0x06F4	0xC000400A  	SPI2_MCR+0
; end of _SPI2_Write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x06F8	0xB081    SUB	SP, SP, #4
0x06FA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x06FE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0700	0x4803    LDR	R0, [PC, #12]
0x0702	0xF000FB15  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x0706	0xF8DDE000  LDR	LR, [SP, #0]
0x070A	0xB001    ADD	SP, SP, #4
0x070C	0x4770    BX	LR
0x070E	0xBF00    NOP
0x0710	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x069C	0xB081    SUB	SP, SP, #4
0x069E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x06A2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x06A4	0x4803    LDR	R0, [PC, #12]
0x06A6	0xF000FB43  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x06AA	0xF8DDE000  LDR	LR, [SP, #0]
0x06AE	0xB001    ADD	SP, SP, #4
0x06B0	0x4770    BX	LR
0x06B2	0xBF00    NOP
0x06B4	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x0648	0xB081    SUB	SP, SP, #4
0x064A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x064E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0650	0x4803    LDR	R0, [PC, #12]
0x0652	0xF000FB6D  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x0656	0xF8DDE000  LDR	LR, [SP, #0]
0x065A	0xB001    ADD	SP, SP, #4
0x065C	0x4770    BX	LR
0x065E	0xBF00    NOP
0x0660	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x062C	0xB081    SUB	SP, SP, #4
0x062E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x0632	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0634	0x4803    LDR	R0, [PC, #12]
0x0636	0xF000FB7B  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x063A	0xF8DDE000  LDR	LR, [SP, #0]
0x063E	0xB001    ADD	SP, SP, #4
0x0640	0x4770    BX	LR
0x0642	0xBF00    NOP
0x0644	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x0680	0xB081    SUB	SP, SP, #4
0x0682	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x0686	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0688	0x4803    LDR	R0, [PC, #12]
0x068A	0xF000FB51  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x068E	0xF8DDE000  LDR	LR, [SP, #0]
0x0692	0xB001    ADD	SP, SP, #4
0x0694	0x4770    BX	LR
0x0696	0xBF00    NOP
0x0698	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x0664	0xB081    SUB	SP, SP, #4
0x0666	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x066A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x066C	0x4803    LDR	R0, [PC, #12]
0x066E	0xF000FB5F  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x0672	0xF8DDE000  LDR	LR, [SP, #0]
0x0676	0xB001    ADD	SP, SP, #4
0x0678	0x4770    BX	LR
0x067A	0xBF00    NOP
0x067C	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
_dev_timer_start:
;dev_timer.c, 54 :: 		)
0x127C	0xB081    SUB	SP, SP, #4
;dev_timer.c, 56 :: 		timer_f = true;
0x127E	0x2101    MOVS	R1, #1
0x1280	0x4803    LDR	R0, [PC, #12]
0x1282	0x7001    STRB	R1, [R0, #0]
;dev_timer.c, 57 :: 		timer_c = 0;
0x1284	0x2100    MOVS	R1, #0
0x1286	0x4803    LDR	R0, [PC, #12]
0x1288	0x6001    STR	R1, [R0, #0]
;dev_timer.c, 58 :: 		}
L_end_dev_timer_start:
0x128A	0xB001    ADD	SP, SP, #4
0x128C	0x4770    BX	LR
0x128E	0xBF00    NOP
0x1290	0x0D2B1FFF  	dev_timer_timer_f+0
0x1294	0x0D381FFF  	dev_timer_timer_c+0
; end of _dev_timer_start
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 994 :: 		
0x1AA4	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1001 :: 		
0x1AA6	0xB672    CPSID	i
;__Lib_System.c, 1003 :: 		
0x1AA8	0x4897    LDR	R0, [PC, #604]
0x1AAA	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1004 :: 		
0x1AAC	0x4897    LDR	R0, [PC, #604]
0x1AAE	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1005 :: 		
0x1AB0	0x4897    LDR	R0, [PC, #604]
0x1AB2	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1006 :: 		
0x1AB4	0x4897    LDR	R0, [PC, #604]
0x1AB6	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1007 :: 		
0x1AB8	0x4897    LDR	R0, [PC, #604]
0x1ABA	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1008 :: 		
0x1ABC	0x4897    LDR	R0, [PC, #604]
0x1ABE	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1009 :: 		
0x1AC0	0x4897    LDR	R0, [PC, #604]
0x1AC2	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1010 :: 		
0x1AC4	0x4897    LDR	R0, [PC, #604]
0x1AC6	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1011 :: 		
0x1AC8	0x4897    LDR	R0, [PC, #604]
0x1ACA	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1012 :: 		
0x1ACC	0x4897    LDR	R0, [PC, #604]
0x1ACE	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1013 :: 		
0x1AD0	0x4897    LDR	R0, [PC, #604]
0x1AD2	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1014 :: 		
0x1AD4	0x4897    LDR	R0, [PC, #604]
0x1AD6	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1015 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x1AD8	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1016 :: 		
0x1ADA	0x4898    LDR	R0, [PC, #608]
0x1ADC	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1018 :: 		
0x1ADE	0x4898    LDR	R0, [PC, #608]
0x1AE0	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1020 :: 		
0x1AE2	0x980D    LDR	R0, [SP, #52]
0x1AE4	0xF0000007  AND	R0, R0, #7
0x1AE8	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1023 :: 		
0x1AEA	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x1AEE	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC231
;__Lib_System.c, 1026 :: 		
0x1AF0	0xF24C5020  MOVW	R0, #50464
0x1AF4	0x4993    LDR	R1, [PC, #588]
0x1AF6	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1028 :: 		
0x1AF8	0xF64D1028  MOVW	R0, #55592
0x1AFC	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1035 :: 		
0x1AFE	0xF24011D2  MOVW	R1, #466
0x1B02	0x4891    LDR	R0, [PC, #580]
0x1B04	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1036 :: 		
L___Lib_System_InitialSetUpRCCRCC231:
;__Lib_System.c, 1038 :: 		
0x1B06	0x2100    MOVS	R1, #0
0x1B08	0x4890    LDR	R0, [PC, #576]
0x1B0A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1040 :: 		
0x1B0C	0x4890    LDR	R0, [PC, #576]
0x1B0E	0x7800    LDRB	R0, [R0, #0]
0x1B10	0xF0000001  AND	R0, R0, #1
0x1B14	0xB2C0    UXTB	R0, R0
0x1B16	0xB158    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1042 :: 		
0x1B18	0x488E    LDR	R0, [PC, #568]
0x1B1A	0x7800    LDRB	R0, [R0, #0]
0x1B1C	0xF0000008  AND	R0, R0, #8
0x1B20	0xB2C0    UXTB	R0, R0
0x1B22	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1044 :: 		
0x1B24	0x498B    LDR	R1, [PC, #556]
0x1B26	0x7808    LDRB	R0, [R1, #0]
0x1B28	0xF0400008  ORR	R0, R0, #8
0x1B2C	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1045 :: 		
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1046 :: 		
0x1B2E	0xE021    B	L___Lib_System_InitialSetUpRCCRCC234
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1047 :: 		
0x1B30	0x4889    LDR	R0, [PC, #548]
0x1B32	0x6800    LDR	R0, [R0, #0]
0x1B34	0xF0405100  ORR	R1, R0, #536870912
0x1B38	0x4887    LDR	R0, [PC, #540]
0x1B3A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1048 :: 		
0x1B3C	0x4887    LDR	R0, [PC, #540]
0x1B3E	0x6800    LDR	R0, [R0, #0]
0x1B40	0xF4007080  AND	R0, R0, #256
0x1B44	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC235
;__Lib_System.c, 1049 :: 		
0x1B46	0x4885    LDR	R0, [PC, #532]
0x1B48	0x6801    LDR	R1, [R0, #0]
0x1B4A	0xF46F5070  MVN	R0, #15360
0x1B4E	0xEA010000  AND	R0, R1, R0, LSL #0
0x1B52	0xF4407140  ORR	R1, R0, #768
0x1B56	0x4881    LDR	R0, [PC, #516]
0x1B58	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1050 :: 		
0x1B5A	0x4880    LDR	R0, [PC, #512]
0x1B5C	0x6800    LDR	R0, [R0, #0]
0x1B5E	0xF4407180  ORR	R1, R0, #256
0x1B62	0x487E    LDR	R0, [PC, #504]
0x1B64	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1051 :: 		
0x1B66	0x487D    LDR	R0, [PC, #500]
0x1B68	0x6801    LDR	R1, [R0, #0]
0x1B6A	0xF46F7000  MVN	R0, #512
0x1B6E	0x4001    ANDS	R1, R0
0x1B70	0x487A    LDR	R0, [PC, #488]
0x1B72	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1052 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1053 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1056 :: 		
0x1B74	0x21AA    MOVS	R1, #170
0x1B76	0x487A    LDR	R0, [PC, #488]
0x1B78	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1058 :: 		
0x1B7A	0x980D    LDR	R0, [SP, #52]
0x1B7C	0xF0000010  AND	R0, R0, #16
0x1B80	0xB958    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1060 :: 		
0x1B82	0x4878    LDR	R0, [PC, #480]
0x1B84	0x7800    LDRB	R0, [R0, #0]
0x1B86	0xF000019F  AND	R1, R0, #159
0x1B8A	0x4876    LDR	R0, [PC, #472]
0x1B8C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1062 :: 		
L___Lib_System_InitialSetUpRCCRCC237:
0x1B8E	0x4876    LDR	R0, [PC, #472]
0x1B90	0x7800    LDRB	R0, [R0, #0]
0x1B92	0x2801    CMP	R0, #1
0x1B94	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC238
0x1B96	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC237
L___Lib_System_InitialSetUpRCCRCC238:
;__Lib_System.c, 1063 :: 		
0x1B98	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC239
L___Lib_System_InitialSetUpRCCRCC236:
0x1B9A	0x980D    LDR	R0, [SP, #52]
0x1B9C	0xF0000010  AND	R0, R0, #16
0x1BA0	0xB1B8    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC240
;__Lib_System.c, 1065 :: 		
0x1BA2	0x990E    LDR	R1, [SP, #56]
0x1BA4	0x4871    LDR	R0, [PC, #452]
0x1BA6	0x4281    CMP	R1, R0
0x1BA8	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1067 :: 		
0x1BAA	0x2160    MOVS	R1, #96
0x1BAC	0x486D    LDR	R0, [PC, #436]
0x1BAE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
L___Lib_System_InitialSetUpRCCRCC242:
0x1BB0	0x486D    LDR	R0, [PC, #436]
0x1BB2	0x7800    LDRB	R0, [R0, #0]
0x1BB4	0x2880    CMP	R0, #128
0x1BB6	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC243
0x1BB8	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC242
L___Lib_System_InitialSetUpRCCRCC243:
;__Lib_System.c, 1070 :: 		
0x1BBA	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC244
L___Lib_System_InitialSetUpRCCRCC241:
;__Lib_System.c, 1071 :: 		
0x1BBC	0x4869    LDR	R0, [PC, #420]
0x1BBE	0x7800    LDRB	R0, [R0, #0]
0x1BC0	0xF000019F  AND	R1, R0, #159
0x1BC4	0x4867    LDR	R0, [PC, #412]
0x1BC6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
0x1BC8	0x4867    LDR	R0, [PC, #412]
0x1BCA	0x7800    LDRB	R0, [R0, #0]
0x1BCC	0x2801    CMP	R0, #1
0x1BCE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC246
0x1BD0	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC246:
;__Lib_System.c, 1073 :: 		
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC240:
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1076 :: 		
0x1BD2	0x9904    LDR	R1, [SP, #16]
0x1BD4	0x4866    LDR	R0, [PC, #408]
0x1BD6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1078 :: 		
0x1BD8	0x4866    LDR	R0, [PC, #408]
0x1BDA	0x6801    LDR	R1, [R0, #0]
0x1BDC	0xF46F2040  MVN	R0, #786432
0x1BE0	0x4001    ANDS	R1, R0
0x1BE2	0x9802    LDR	R0, [SP, #8]
0x1BE4	0xF4002040  AND	R0, R0, #786432
0x1BE8	0x4301    ORRS	R1, R0
0x1BEA	0x4862    LDR	R0, [PC, #392]
0x1BEC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x1BEE	0x4862    LDR	R0, [PC, #392]
0x1BF0	0x6801    LDR	R1, [R0, #0]
0x1BF2	0xF46F3040  MVN	R0, #196608
0x1BF6	0x4001    ANDS	R1, R0
0x1BF8	0x9803    LDR	R0, [SP, #12]
0x1BFA	0xF4003040  AND	R0, R0, #196608
0x1BFE	0x4301    ORRS	R1, R0
0x1C00	0x485D    LDR	R0, [PC, #372]
0x1C02	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1082 :: 		
0x1C04	0x980F    LDR	R0, [SP, #60]
0x1C06	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2124
0x1C08	0x980F    LDR	R0, [SP, #60]
0x1C0A	0x2801    CMP	R0, #1
0x1C0C	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x1C0E	0x980F    LDR	R0, [SP, #60]
0x1C10	0x2802    CMP	R0, #2
0x1C12	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2122
0x1C14	0xE064    B	L___Lib_System_InitialSetUpRCCRCC249
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
L___Lib_System_InitialSetUpRCCRCC2122:
;__Lib_System.c, 1084 :: 		
0x1C16	0x9801    LDR	R0, [SP, #4]
0x1C18	0xF0000080  AND	R0, R0, #128
0x1C1C	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x1C1E	0x9808    LDR	R0, [SP, #32]
0x1C20	0xF0000040  AND	R0, R0, #64
0x1C24	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2126
0x1C26	0x980B    LDR	R0, [SP, #44]
0x1C28	0xF0000003  AND	R0, R0, #3
0x1C2C	0x2800    CMP	R0, #0
0x1C2E	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2125
0x1C30	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2119
L___Lib_System_InitialSetUpRCCRCC2126:
L___Lib_System_InitialSetUpRCCRCC2125:
0x1C32	0xE015    B	L___Lib_System_InitialSetUpRCCRCC254
L___Lib_System_InitialSetUpRCCRCC2119:
L___Lib_System_InitialSetUpRCCRCC2127:
;__Lib_System.c, 1086 :: 		
0x1C34	0x4851    LDR	R0, [PC, #324]
0x1C36	0x6800    LDR	R0, [R0, #0]
0x1C38	0xF4407100  ORR	R1, R0, #512
0x1C3C	0x484F    LDR	R0, [PC, #316]
0x1C3E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1088 :: 		
0x1C40	0x484F    LDR	R0, [PC, #316]
0x1C42	0x6801    LDR	R1, [R0, #0]
0x1C44	0x484F    LDR	R0, [PC, #316]
0x1C46	0x4001    ANDS	R1, R0
0x1C48	0x484D    LDR	R0, [PC, #308]
0x1C4A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1089 :: 		
0x1C4C	0x9806    LDR	R0, [SP, #24]
0x1C4E	0xF0000004  AND	R0, R0, #4
0x1C52	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC255
;__Lib_System.c, 1091 :: 		
0x1C54	0x484C    LDR	R0, [PC, #304]
0x1C56	0x6801    LDR	R1, [R0, #0]
0x1C58	0x484A    LDR	R0, [PC, #296]
0x1C5A	0x4001    ANDS	R1, R0
0x1C5C	0x484A    LDR	R0, [PC, #296]
0x1C5E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1092 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1093 :: 		
L___Lib_System_InitialSetUpRCCRCC254:
;__Lib_System.c, 1094 :: 		
0x1C60	0x990A    LDR	R1, [SP, #40]
0x1C62	0x484A    LDR	R0, [PC, #296]
0x1C64	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1095 :: 		
0x1C66	0x9905    LDR	R1, [SP, #20]
0x1C68	0x4849    LDR	R0, [PC, #292]
0x1C6A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1097 :: 		
0x1C6C	0x9805    LDR	R0, [SP, #20]
0x1C6E	0xF0000004  AND	R0, R0, #4
0x1C72	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1098 :: 		
L___Lib_System_InitialSetUpRCCRCC257:
0x1C74	0x4847    LDR	R0, [PC, #284]
0x1C76	0x7800    LDRB	R0, [R0, #0]
0x1C78	0xF0000010  AND	R0, R0, #16
0x1C7C	0xB2C0    UXTB	R0, R0
0x1C7E	0x2800    CMP	R0, #0
0x1C80	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC258
;__Lib_System.c, 1099 :: 		
0x1C82	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC257
L___Lib_System_InitialSetUpRCCRCC258:
;__Lib_System.c, 1100 :: 		
0x1C84	0xE006    B	L___Lib_System_InitialSetUpRCCRCC259
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1101 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
0x1C86	0x4843    LDR	R0, [PC, #268]
0x1C88	0x7800    LDRB	R0, [R0, #0]
0x1C8A	0xF0000010  AND	R0, R0, #16
0x1C8E	0xB2C0    UXTB	R0, R0
0x1C90	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC261
;__Lib_System.c, 1102 :: 		
0x1C92	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC261:
;__Lib_System.c, 1103 :: 		
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1104 :: 		
0x1C94	0x4840    LDR	R0, [PC, #256]
0x1C96	0x7800    LDRB	R0, [R0, #0]
0x1C98	0xF00001BF  AND	R1, R0, #191
0x1C9C	0xB2C9    UXTB	R1, R1
0x1C9E	0x9806    LDR	R0, [SP, #24]
0x1CA0	0xF00000FD  AND	R0, R0, #253
0x1CA4	0x4301    ORRS	R1, R0
0x1CA6	0x483C    LDR	R0, [PC, #240]
0x1CA8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1105 :: 		
0x1CAA	0x9807    LDR	R0, [SP, #28]
0x1CAC	0xF00001E0  AND	R1, R0, #224
0x1CB0	0x483A    LDR	R0, [PC, #232]
0x1CB2	0x7800    LDRB	R0, [R0, #0]
0x1CB4	0xF000001F  AND	R0, R0, #31
0x1CB8	0xB2C0    UXTB	R0, R0
0x1CBA	0x4301    ORRS	R1, R0
0x1CBC	0x4837    LDR	R0, [PC, #220]
0x1CBE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1106 :: 		
0x1CC0	0x9901    LDR	R1, [SP, #4]
0x1CC2	0x4837    LDR	R0, [PC, #220]
0x1CC4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1107 :: 		
0x1CC6	0x990B    LDR	R1, [SP, #44]
0x1CC8	0x4836    LDR	R0, [PC, #216]
0x1CCA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1108 :: 		
0x1CCC	0x980F    LDR	R0, [SP, #60]
0x1CCE	0x2802    CMP	R0, #2
0x1CD0	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1110 :: 		
0x1CD2	0x4831    LDR	R0, [PC, #196]
0x1CD4	0x7800    LDRB	R0, [R0, #0]
0x1CD6	0xF0400102  ORR	R1, R0, #2
0x1CDA	0x482F    LDR	R0, [PC, #188]
0x1CDC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1112 :: 		
0x1CDE	0xE0BD    B	L___Lib_System_InitialSetUpRCCRCC263
L___Lib_System_InitialSetUpRCCRCC249:
;__Lib_System.c, 1114 :: 		
0x1CE0	0x9801    LDR	R0, [SP, #4]
0x1CE2	0xF0000080  AND	R0, R0, #128
0x1CE6	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x1CE8	0x980B    LDR	R0, [SP, #44]
0x1CEA	0xF0000003  AND	R0, R0, #3
0x1CEE	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x1CF0	0xE066    B	L___Lib_System_InitialSetUpRCCRCC266
L___Lib_System_InitialSetUpRCCRCC2129:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1116 :: 		
0x1CF2	0x4822    LDR	R0, [PC, #136]
0x1CF4	0x6800    LDR	R0, [R0, #0]
0x1CF6	0xF4407100  ORR	R1, R0, #512
0x1CFA	0x4820    LDR	R0, [PC, #128]
0x1CFC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x1CFE	0x4820    LDR	R0, [PC, #128]
0x1D00	0x6801    LDR	R1, [R0, #0]
0x1D02	0x4820    LDR	R0, [PC, #128]
0x1D04	0x4001    ANDS	R1, R0
0x1D06	0xE04F    B	#158
0x1D08	0x00000000  	#0
0x1D0C	0x0000000C  	#786432
0x1D10	0x00000001  	#65536
0x1D14	0x00000114  	#18087936
0x1D18	0x00220000  	#34
0x1D1C	0x00240000  	#36
0x1D20	0x00000000  	#0
0x1D24	0x00020000  	#2
0x1D28	0x00460000  	#70
0x1D2C	0x00000000  	#0
0x1D30	0x00000000  	#0
0x1D34	0x00000000  	#0
0x1D38	0x00000000  	#0
0x1D3C	0x00070000  	#7
0x1D40	0xD4C00001  	#120000
0x1D44	0x200E4005  	#1074077710
0x1D48	0x20004005  	#1074077696
0x1D4C	0xED08E000  	#3758157064
0x1D50	0xF0004007  	#1074262016
0x1D54	0xD0024007  	#1074253826
0x1D58	0x803C4004  	SIM_SCGC6+0
0x1D5C	0xD0104003  	RTC_CR+0
0x1D60	0xE0004007  	SMC_PMPROT+0
0x1D64	0xE0014007  	SMC_PMCTRL+0
0x1D68	0xE0034007  	SMC_PMSTAT+0
0x1D6C	0x38800001  	#80000
0x1D70	0x80444004  	SIM_CLKDIV1+0
0x1D74	0x70004004  	SIM_SOPT1+0
0x1D78	0x80044004  	SIM_SOPT2+0
0x1D7C	0x80384004  	SIM_SCGC5+0
0x1D80	0x90484004  	PORTA_PCR18+0
0x1D84	0xF8FFFEFF  	#-16779009
0x1D88	0x904C4004  	PORTA_PCR19+0
0x1D8C	0x40084006  	MCG_SC+0
0x1D90	0x40004006  	MCG_C1+0
0x1D94	0x40064006  	MCG_S+0
0x1D98	0x40014006  	MCG_C2+0
0x1D9C	0x40034006  	MCG_C4+0
0x1DA0	0x50004006  	OSC_CR+0
0x1DA4	0x400C4006  	MCG_C7+0
0x1DA8	0x487F    LDR	R0, [PC, #508]
0x1DAA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1119 :: 		
0x1DAC	0x9806    LDR	R0, [SP, #24]
0x1DAE	0xF0000004  AND	R0, R0, #4
0x1DB2	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC267
;__Lib_System.c, 1121 :: 		
0x1DB4	0x487D    LDR	R0, [PC, #500]
0x1DB6	0x6801    LDR	R1, [R0, #0]
0x1DB8	0x487D    LDR	R0, [PC, #500]
0x1DBA	0x4001    ANDS	R1, R0
0x1DBC	0x487B    LDR	R0, [PC, #492]
0x1DBE	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1122 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1123 :: 		
L___Lib_System_InitialSetUpRCCRCC266:
;__Lib_System.c, 1124 :: 		
0x1DC0	0x990A    LDR	R1, [SP, #40]
0x1DC2	0x487C    LDR	R0, [PC, #496]
0x1DC4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1125 :: 		
0x1DC6	0x487C    LDR	R0, [PC, #496]
0x1DC8	0x7800    LDRB	R0, [R0, #0]
0x1DCA	0xF00001BF  AND	R1, R0, #191
0x1DCE	0xB2C9    UXTB	R1, R1
0x1DD0	0x9806    LDR	R0, [SP, #24]
0x1DD2	0xF00000FD  AND	R0, R0, #253
0x1DD6	0x4301    ORRS	R1, R0
0x1DD8	0x4877    LDR	R0, [PC, #476]
0x1DDA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1126 :: 		
0x1DDC	0x9901    LDR	R1, [SP, #4]
0x1DDE	0x4877    LDR	R0, [PC, #476]
0x1DE0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1127 :: 		
0x1DE2	0x990B    LDR	R1, [SP, #44]
0x1DE4	0x4876    LDR	R0, [PC, #472]
0x1DE6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x1DE8	0x980F    LDR	R0, [SP, #60]
0x1DEA	0x2807    CMP	R0, #7
0x1DEC	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1129 :: 		
0x1DEE	0x9805    LDR	R0, [SP, #20]
0x1DF0	0xF0400180  ORR	R1, R0, #128
0x1DF4	0x4873    LDR	R0, [PC, #460]
0x1DF6	0x7001    STRB	R1, [R0, #0]
0x1DF8	0xE002    B	L___Lib_System_InitialSetUpRCCRCC269
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1131 :: 		
0x1DFA	0x9905    LDR	R1, [SP, #20]
0x1DFC	0x4871    LDR	R0, [PC, #452]
0x1DFE	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1133 :: 		
0x1E00	0x9806    LDR	R0, [SP, #24]
0x1E02	0xF0000004  AND	R0, R0, #4
0x1E06	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
0x1E08	0x980B    LDR	R0, [SP, #44]
0x1E0A	0xF0000003  AND	R0, R0, #3
0x1E0E	0xB930    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
L___Lib_System_InitialSetUpRCCRCC2117:
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC273:
0x1E10	0x486D    LDR	R0, [PC, #436]
0x1E12	0x7800    LDRB	R0, [R0, #0]
0x1E14	0xF0000002  AND	R0, R0, #2
0x1E18	0xB2C0    UXTB	R0, R0
0x1E1A	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC274
;__Lib_System.c, 1135 :: 		
0x1E1C	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC273
L___Lib_System_InitialSetUpRCCRCC274:
;__Lib_System.c, 1133 :: 		
L___Lib_System_InitialSetUpRCCRCC2131:
L___Lib_System_InitialSetUpRCCRCC2130:
;__Lib_System.c, 1138 :: 		
0x1E1E	0x9805    LDR	R0, [SP, #20]
0x1E20	0xF0000004  AND	R0, R0, #4
0x1E24	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1139 :: 		
L___Lib_System_InitialSetUpRCCRCC276:
0x1E26	0x4868    LDR	R0, [PC, #416]
0x1E28	0x7800    LDRB	R0, [R0, #0]
0x1E2A	0xF0000010  AND	R0, R0, #16
0x1E2E	0xB2C0    UXTB	R0, R0
0x1E30	0x2800    CMP	R0, #0
0x1E32	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC277
;__Lib_System.c, 1140 :: 		
0x1E34	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC276
L___Lib_System_InitialSetUpRCCRCC277:
;__Lib_System.c, 1141 :: 		
0x1E36	0xE006    B	L___Lib_System_InitialSetUpRCCRCC278
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1142 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
0x1E38	0x4863    LDR	R0, [PC, #396]
0x1E3A	0x7800    LDRB	R0, [R0, #0]
0x1E3C	0xF0000010  AND	R0, R0, #16
0x1E40	0xB2C0    UXTB	R0, R0
0x1E42	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC280
;__Lib_System.c, 1143 :: 		
0x1E44	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC280:
;__Lib_System.c, 1144 :: 		
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1145 :: 		
0x1E46	0x9807    LDR	R0, [SP, #28]
0x1E48	0xF00001E0  AND	R1, R0, #224
0x1E4C	0x485F    LDR	R0, [PC, #380]
0x1E4E	0x7800    LDRB	R0, [R0, #0]
0x1E50	0xF000001F  AND	R0, R0, #31
0x1E54	0xB2C0    UXTB	R0, R0
0x1E56	0x4301    ORRS	R1, R0
0x1E58	0x485C    LDR	R0, [PC, #368]
0x1E5A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1150 :: 		
0x1E5C	0x9808    LDR	R0, [SP, #32]
0x1E5E	0xF00001BF  AND	R1, R0, #191
0x1E62	0x485B    LDR	R0, [PC, #364]
0x1E64	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x1E66	0x9809    LDR	R0, [SP, #36]
0x1E68	0xF00001BF  AND	R1, R0, #191
0x1E6C	0x4859    LDR	R0, [PC, #356]
0x1E6E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x1E70	0x9808    LDR	R0, [SP, #32]
0x1E72	0xF0000040  AND	R0, R0, #64
0x1E76	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1153 :: 		
0x1E78	0x4855    LDR	R0, [PC, #340]
0x1E7A	0x7800    LDRB	R0, [R0, #0]
0x1E7C	0xF0400140  ORR	R1, R0, #64
0x1E80	0x4853    LDR	R0, [PC, #332]
0x1E82	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1154 :: 		
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1157 :: 		
0x1E84	0x980F    LDR	R0, [SP, #60]
0x1E86	0x2805    CMP	R0, #5
0x1E88	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1158 :: 		
0x1E8A	0x484B    LDR	R0, [PC, #300]
0x1E8C	0x7800    LDRB	R0, [R0, #0]
0x1E8E	0xF0400102  ORR	R1, R0, #2
0x1E92	0x4849    LDR	R0, [PC, #292]
0x1E94	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1159 :: 		
0x1E96	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC283
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1160 :: 		
0x1E98	0x980F    LDR	R0, [SP, #60]
0x1E9A	0x2806    CMP	R0, #6
0x1E9C	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x1E9E	0x980F    LDR	R0, [SP, #60]
0x1EA0	0x2807    CMP	R0, #7
0x1EA2	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2132
0x1EA4	0xE015    B	L___Lib_System_InitialSetUpRCCRCC286
L___Lib_System_InitialSetUpRCCRCC2133:
L___Lib_System_InitialSetUpRCCRCC2132:
;__Lib_System.c, 1161 :: 		
0x1EA6	0x484B    LDR	R0, [PC, #300]
0x1EA8	0x7800    LDRB	R0, [R0, #0]
0x1EAA	0xF0400140  ORR	R1, R0, #64
0x1EAE	0x4849    LDR	R0, [PC, #292]
0x1EB0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1162 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
0x1EB2	0x4845    LDR	R0, [PC, #276]
0x1EB4	0x7800    LDRB	R0, [R0, #0]
0x1EB6	0xF0000040  AND	R0, R0, #64
0x1EBA	0xB2C0    UXTB	R0, R0
0x1EBC	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC288
;__Lib_System.c, 1163 :: 		
0x1EBE	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC288:
;__Lib_System.c, 1164 :: 		
0x1EC0	0x980F    LDR	R0, [SP, #60]
0x1EC2	0x2807    CMP	R0, #7
0x1EC4	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1165 :: 		
0x1EC6	0x483F    LDR	R0, [PC, #252]
0x1EC8	0x7800    LDRB	R0, [R0, #0]
0x1ECA	0xF000013F  AND	R1, R0, #63
0x1ECE	0x483D    LDR	R0, [PC, #244]
0x1ED0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1167 :: 		
L___Lib_System_InitialSetUpRCCRCC286:
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1169 :: 		
0x1ED2	0x980F    LDR	R0, [SP, #60]
0x1ED4	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2135
0x1ED6	0x980F    LDR	R0, [SP, #60]
0x1ED8	0x2803    CMP	R0, #3
0x1EDA	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x1EDC	0xE029    B	L___Lib_System_InitialSetUpRCCRCC292
L___Lib_System_InitialSetUpRCCRCC2135:
L___Lib_System_InitialSetUpRCCRCC2134:
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC293:
0x1EDE	0x483A    LDR	R0, [PC, #232]
0x1EE0	0x7800    LDRB	R0, [R0, #0]
0x1EE2	0xF000000C  AND	R0, R0, #12
0x1EE6	0xB2C0    UXTB	R0, R0
0x1EE8	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC294
;__Lib_System.c, 1171 :: 		
0x1EEA	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC294:
;__Lib_System.c, 1173 :: 		
0x1EEC	0x483A    LDR	R0, [PC, #232]
0x1EEE	0x6800    LDR	R0, [R0, #0]
0x1EF0	0xF0400101  ORR	R1, R0, #1
0x1EF4	0x4838    LDR	R0, [PC, #224]
0x1EF6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1174 :: 		
0x1EF8	0x2100    MOVS	R1, #0
0x1EFA	0x4838    LDR	R0, [PC, #224]
0x1EFC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x1EFE	0x2180    MOVS	R1, #128
0x1F00	0x4837    LDR	R0, [PC, #220]
0x1F02	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x1F04	0x2105    MOVS	R1, #5
0x1F06	0x4837    LDR	R0, [PC, #220]
0x1F08	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1177 :: 		
0x1F0A	0x2101    MOVS	R1, #1
0x1F0C	0x4834    LDR	R0, [PC, #208]
0x1F0E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1178 :: 		
L___Lib_System_InitialSetUpRCCRCC295:
0x1F10	0x4833    LDR	R0, [PC, #204]
0x1F12	0x6800    LDR	R0, [R0, #0]
0x1F14	0xF0000080  AND	R0, R0, #128
0x1F18	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC296
;__Lib_System.c, 1179 :: 		
0x1F1A	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC295
L___Lib_System_InitialSetUpRCCRCC296:
;__Lib_System.c, 1180 :: 		
0x1F1C	0x2100    MOVS	R1, #0
0x1F1E	0x4830    LDR	R0, [PC, #192]
0x1F20	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1181 :: 		
0x1F22	0x482D    LDR	R0, [PC, #180]
0x1F24	0x6801    LDR	R1, [R0, #0]
0x1F26	0xF06F0001  MVN	R0, #1
0x1F2A	0x4001    ANDS	R1, R0
0x1F2C	0x482A    LDR	R0, [PC, #168]
0x1F2E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1182 :: 		
0x1F30	0xE02D    B	L___Lib_System_InitialSetUpRCCRCC297
L___Lib_System_InitialSetUpRCCRCC292:
;__Lib_System.c, 1183 :: 		
0x1F32	0x980F    LDR	R0, [SP, #60]
0x1F34	0x2801    CMP	R0, #1
0x1F36	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x1F38	0x980F    LDR	R0, [SP, #60]
0x1F3A	0x2802    CMP	R0, #2
0x1F3C	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2136
0x1F3E	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2100
L___Lib_System_InitialSetUpRCCRCC2137:
L___Lib_System_InitialSetUpRCCRCC2136:
;__Lib_System.c, 1184 :: 		
L___Lib_System_InitialSetUpRCCRCC2101:
0x1F40	0x4821    LDR	R0, [PC, #132]
0x1F42	0x7800    LDRB	R0, [R0, #0]
0x1F44	0xF000000C  AND	R0, R0, #12
0x1F48	0xB2C0    UXTB	R0, R0
0x1F4A	0x2804    CMP	R0, #4
0x1F4C	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2102
;__Lib_System.c, 1185 :: 		
0x1F4E	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2102:
;__Lib_System.c, 1186 :: 		
0x1F50	0xE01D    B	L___Lib_System_InitialSetUpRCCRCC2103
L___Lib_System_InitialSetUpRCCRCC2100:
;__Lib_System.c, 1187 :: 		
0x1F52	0x980F    LDR	R0, [SP, #60]
0x1F54	0x2804    CMP	R0, #4
0x1F56	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x1F58	0x980F    LDR	R0, [SP, #60]
0x1F5A	0x2806    CMP	R0, #6
0x1F5C	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x1F5E	0x980F    LDR	R0, [SP, #60]
0x1F60	0x2805    CMP	R0, #5
0x1F62	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x1F64	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2106
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
L___Lib_System_InitialSetUpRCCRCC2138:
;__Lib_System.c, 1188 :: 		
L___Lib_System_InitialSetUpRCCRCC2107:
0x1F66	0x4818    LDR	R0, [PC, #96]
0x1F68	0x7800    LDRB	R0, [R0, #0]
0x1F6A	0xF000000C  AND	R0, R0, #12
0x1F6E	0xB2C0    UXTB	R0, R0
0x1F70	0x2808    CMP	R0, #8
0x1F72	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2108
;__Lib_System.c, 1189 :: 		
0x1F74	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2108:
;__Lib_System.c, 1190 :: 		
0x1F76	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC2109
L___Lib_System_InitialSetUpRCCRCC2106:
;__Lib_System.c, 1191 :: 		
0x1F78	0x980F    LDR	R0, [SP, #60]
0x1F7A	0x2807    CMP	R0, #7
0x1F7C	0xD107    BNE	L___Lib_System_InitialSetUpRCCRCC2110
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
0x1F7E	0x4812    LDR	R0, [PC, #72]
0x1F80	0x7800    LDRB	R0, [R0, #0]
0x1F82	0xF000000C  AND	R0, R0, #12
0x1F86	0xB2C0    UXTB	R0, R0
0x1F88	0x280C    CMP	R0, #12
0x1F8A	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2112
;__Lib_System.c, 1193 :: 		
0x1F8C	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2111
L___Lib_System_InitialSetUpRCCRCC2112:
;__Lib_System.c, 1194 :: 		
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2109:
L___Lib_System_InitialSetUpRCCRCC2103:
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1204 :: 		
0x1F8E	0x4816    LDR	R0, [PC, #88]
0x1F90	0x6801    LDR	R1, [R0, #0]
0x1F92	0xF06F000F  MVN	R0, #15
0x1F96	0x4001    ANDS	R1, R0
0x1F98	0x980C    LDR	R0, [SP, #48]
0x1F9A	0xF000000F  AND	R0, R0, #15
0x1F9E	0x4301    ORRS	R1, R0
0x1FA0	0x4811    LDR	R0, [PC, #68]
0x1FA2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L_end_InitialSetUpRCCRCC2:
0x1FA4	0xB010    ADD	SP, SP, #64
0x1FA6	0x4770    BX	LR
0x1FA8	0x90484004  	PORTA_PCR18+0
0x1FAC	0x904C4004  	PORTA_PCR19+0
0x1FB0	0xF8FFFEFF  	#-16779009
0x1FB4	0x40084006  	MCG_SC+0
0x1FB8	0x40014006  	MCG_C2+0
0x1FBC	0x50004006  	OSC_CR+0
0x1FC0	0x400C4006  	MCG_C7+0
0x1FC4	0x40004006  	MCG_C1+0
0x1FC8	0x40064006  	MCG_S+0
0x1FCC	0x40034006  	MCG_C4+0
0x1FD0	0x40044006  	MCG_C5+0
0x1FD4	0x40054006  	MCG_C6+0
0x1FD8	0x80384004  	SIM_SCGC5+0
0x1FDC	0x00084004  	LPTMR0_CMR+0
0x1FE0	0x00004004  	LPTMR0_CSR+0
0x1FE4	0x00044004  	LPTMR0_PSR+0
0x1FE8	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 954 :: 		
0x1FEC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 955 :: 		
0x1FEE	0x4902    LDR	R1, [PC, #8]
0x1FF0	0x4802    LDR	R0, [PC, #8]
0x1FF2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 956 :: 		
L_end_InitialSetUpFosc:
0x1FF4	0xB001    ADD	SP, SP, #4
0x1FF6	0x4770    BX	LR
0x1FF8	0xD4C00001  	#120000
0x1FFC	0x0D401FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 544 :: 		
0x1A50	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 545 :: 		
L___GenExcept27:
0x1A52	0xE7FE    B	L___GenExcept27
;__Lib_System.c, 546 :: 		
L_end___GenExcept:
0x1A54	0xB001    ADD	SP, SP, #4
0x1A56	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 577 :: 		
0x1A04	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 578 :: 		
0x1A06	0xB672    CPSID	i
;__Lib_System.c, 579 :: 		
0x1A08	0x4903    LDR	R1, [PC, #12]
0x1A0A	0x6808    LDR	R0, [R1, #0]
0x1A0C	0xF4400070  ORR	R0, R0, #15728640
0x1A10	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 580 :: 		
0x1A12	0xB662    CPSIE	i
;__Lib_System.c, 581 :: 		
L_end___EnableFPU:
0x1A14	0xB001    ADD	SP, SP, #4
0x1A16	0x4770    BX	LR
0x1A18	0xED88E000  	#3758157192
; end of ___EnableFPU
0x2144	0xB500    PUSH	(R14)
0x2146	0xF8DFB014  LDR	R11, [PC, #20]
0x214A	0xF8DFA014  LDR	R10, [PC, #20]
0x214E	0xF8DFC014  LDR	R12, [PC, #20]
0x2152	0xF7FFFA85  BL	5728
0x2156	0xBD00    POP	(R15)
0x2158	0x4770    BX	LR
0x215A	0xBF00    NOP
0x215C	0x00001FFF  	#536805376
0x2160	0x004A1FFF  	#536805450
0x2164	0x20D80000  	#8408
0x21C4	0xB500    PUSH	(R14)
0x21C6	0xF8DFB010  LDR	R11, [PC, #16]
0x21CA	0xF8DFA010  LDR	R10, [PC, #16]
0x21CE	0xF7FFFBFB  BL	6600
0x21D2	0xBD00    POP	(R15)
0x21D4	0x4770    BX	LR
0x21D6	0xBF00    NOP
0x21D8	0x00001FFF  	#536805376
0x21DC	0x0D541FFF  	#536808788
_UART_RX_ISR:
;GSM4_HEXI.c, 56 :: 		void UART_RX_ISR() iv IVT_INT_UART2_RX_TX ics ICS_AUTO
0x1A1C	0xF84D4D04  PUSH	(R4)
0x1A20	0xB081    SUB	SP, SP, #4
0x1A22	0xF8CDE000  STR	LR, [SP, #0]
;GSM4_HEXI.c, 58 :: 		char foo = UART2_S1;
0x1A26	0x4808    LDR	R0, [PC, #32]
; foo start address is: 4 (R1)
0x1A28	0x7801    LDRB	R1, [R0, #0]
;GSM4_HEXI.c, 59 :: 		char tmp = UART2_D;
0x1A2A	0x4808    LDR	R0, [PC, #32]
; tmp start address is: 8 (R2)
0x1A2C	0x7802    LDRB	R2, [R0, #0]
;GSM4_HEXI.c, 61 :: 		if( foo & ( 1 << 5 ) )
0x1A2E	0xF0010020  AND	R0, R1, #32
0x1A32	0xB2C0    UXTB	R0, R0
; foo end address is: 4 (R1)
0x1A34	0xB110    CBZ	R0, L_UART_RX_ISR5
;GSM4_HEXI.c, 62 :: 		dev_rx( tmp );
0x1A36	0xB2D0    UXTB	R0, R2
; tmp end address is: 8 (R2)
0x1A38	0xF7FFFE1C  BL	_dev_rx+0
L_UART_RX_ISR5:
;GSM4_HEXI.c, 63 :: 		}
L_end_UART_RX_ISR:
0x1A3C	0xF8DDE000  LDR	LR, [SP, #0]
0x1A40	0xB001    ADD	SP, SP, #4
0x1A42	0xF85D4B04  POP	(R4)
0x1A46	0x4770    BX	LR
0x1A48	0xC0044006  	UART2_S1+0
0x1A4C	0xC0074006  	UART2_D+0
; end of _UART_RX_ISR
_dev_rx:
;dev_adapter.c, 189 :: 		)
; rx_input start address is: 0 (R0)
0x1674	0xB081    SUB	SP, SP, #4
; rx_input end address is: 0 (R0)
; rx_input start address is: 0 (R0)
;dev_adapter.c, 191 :: 		if( rx_input == '\r' )
0x1676	0x280D    CMP	R0, #13
0x1678	0xD102    BNE	L_dev_rx9
;dev_adapter.c, 192 :: 		term_f = true;
0x167A	0x2201    MOVS	R2, #1
0x167C	0x4976    LDR	R1, [PC, #472]
0x167E	0x700A    STRB	R2, [R1, #0]
L_dev_rx9:
;dev_adapter.c, 194 :: 		if( rx_input == '\n' && term_f )
0x1680	0x280A    CMP	R0, #10
0x1682	0xD108    BNE	L__dev_rx49
0x1684	0x4974    LDR	R1, [PC, #464]
0x1686	0x7809    LDRB	R1, [R1, #0]
0x1688	0xB129    CBZ	R1, L__dev_rx48
L__dev_rx47:
;dev_adapter.c, 196 :: 		term_f = false;
0x168A	0x2200    MOVS	R2, #0
0x168C	0x4972    LDR	R1, [PC, #456]
0x168E	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 197 :: 		frag_f = true;
0x1690	0x2201    MOVS	R2, #1
0x1692	0x4972    LDR	R1, [PC, #456]
0x1694	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 194 :: 		if( rx_input == '\n' && term_f )
L__dev_rx49:
L__dev_rx48:
;dev_adapter.c, 200 :: 		if( !frag_f )
0x1696	0x4971    LDR	R1, [PC, #452]
0x1698	0x7809    LDRB	R1, [R1, #0]
0x169A	0x2900    CMP	R1, #0
0x169C	0xD132    BNE	L_dev_rx13
;dev_adapter.c, 202 :: 		if( !head_f && !data_f && !summ_f )
0x169E	0x4970    LDR	R1, [PC, #448]
0x16A0	0x7809    LDRB	R1, [R1, #0]
0x16A2	0x2900    CMP	R1, #0
0x16A4	0xD129    BNE	L__dev_rx61
0x16A6	0x496F    LDR	R1, [PC, #444]
0x16A8	0x7809    LDRB	R1, [R1, #0]
0x16AA	0x2900    CMP	R1, #0
0x16AC	0xD125    BNE	L__dev_rx60
0x16AE	0x496E    LDR	R1, [PC, #440]
0x16B0	0x7809    LDRB	R1, [R1, #0]
0x16B2	0x2900    CMP	R1, #0
0x16B4	0xD121    BNE	L__dev_rx59
L__dev_rx46:
;dev_adapter.c, 204 :: 		if( rx_input == 'A' ) {
0x16B6	0x2841    CMP	R0, #65
0x16B8	0xD103    BNE	L_dev_rx17
;dev_adapter.c, 206 :: 		head_f = true;
0x16BA	0x2201    MOVS	R2, #1
0x16BC	0x4968    LDR	R1, [PC, #416]
0x16BE	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 208 :: 		} else if( rx_input == 'O' || rx_input == 'E' ||
0x16C0	0xE01B    B	L_dev_rx18
L_dev_rx17:
0x16C2	0x284F    CMP	R0, #79
0x16C4	0xD00C    BEQ	L__dev_rx56
0x16C6	0x2845    CMP	R0, #69
0x16C8	0xD00A    BEQ	L__dev_rx55
;dev_adapter.c, 209 :: 		rx_input == 'B' || rx_input == 'C' ||
0x16CA	0x2842    CMP	R0, #66
0x16CC	0xD008    BEQ	L__dev_rx54
0x16CE	0x2843    CMP	R0, #67
0x16D0	0xD006    BEQ	L__dev_rx53
;dev_adapter.c, 210 :: 		rx_input == 'R' || rx_input == 'N' || rx_input == 'P' ) {
0x16D2	0x2852    CMP	R0, #82
0x16D4	0xD004    BEQ	L__dev_rx52
0x16D6	0x284E    CMP	R0, #78
0x16D8	0xD002    BEQ	L__dev_rx51
0x16DA	0x2850    CMP	R0, #80
0x16DC	0xD000    BEQ	L__dev_rx50
0x16DE	0xE003    B	L_dev_rx21
;dev_adapter.c, 208 :: 		} else if( rx_input == 'O' || rx_input == 'E' ||
L__dev_rx56:
L__dev_rx55:
;dev_adapter.c, 209 :: 		rx_input == 'B' || rx_input == 'C' ||
L__dev_rx54:
L__dev_rx53:
;dev_adapter.c, 210 :: 		rx_input == 'R' || rx_input == 'N' || rx_input == 'P' ) {
L__dev_rx52:
L__dev_rx51:
L__dev_rx50:
;dev_adapter.c, 212 :: 		summ_f = true;
0x16E0	0x2201    MOVS	R2, #1
0x16E2	0x4961    LDR	R1, [PC, #388]
0x16E4	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 214 :: 		} else if ( rx_input == '+' || data_t ) {
0x16E6	0xE008    B	L_dev_rx22
L_dev_rx21:
0x16E8	0x282B    CMP	R0, #43
0x16EA	0xD003    BEQ	L__dev_rx58
0x16EC	0x495F    LDR	R1, [PC, #380]
0x16EE	0x7809    LDRB	R1, [R1, #0]
0x16F0	0xB901    CBNZ	R1, L__dev_rx57
0x16F2	0xE002    B	L_dev_rx25
L__dev_rx58:
L__dev_rx57:
;dev_adapter.c, 216 :: 		data_f = true;
0x16F4	0x2201    MOVS	R2, #1
0x16F6	0x495B    LDR	R1, [PC, #364]
0x16F8	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 217 :: 		}
L_dev_rx25:
L_dev_rx22:
L_dev_rx18:
;dev_adapter.c, 202 :: 		if( !head_f && !data_f && !summ_f )
L__dev_rx61:
L__dev_rx60:
L__dev_rx59:
;dev_adapter.c, 220 :: 		if( rx_input == '>' )
0x16FA	0x283E    CMP	R0, #62
0x16FC	0xD102    BNE	L_dev_rx26
;dev_adapter.c, 222 :: 		exception_f = true;
0x16FE	0x2201    MOVS	R2, #1
0x1700	0x495B    LDR	R1, [PC, #364]
0x1702	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 223 :: 		}
L_dev_rx26:
;dev_adapter.c, 224 :: 		}
L_dev_rx13:
;dev_adapter.c, 226 :: 		if( head_f )
0x1704	0x4956    LDR	R1, [PC, #344]
0x1706	0x7809    LDRB	R1, [R1, #0]
0x1708	0xB179    CBZ	R1, L_dev_rx27
;dev_adapter.c, 228 :: 		if( !head_t )
0x170A	0x495A    LDR	R1, [PC, #360]
0x170C	0x7809    LDRB	R1, [R1, #0]
0x170E	0xB911    CBNZ	R1, L_dev_rx28
;dev_adapter.c, 229 :: 		head_t = true;
0x1710	0x2201    MOVS	R2, #1
0x1712	0x4958    LDR	R1, [PC, #352]
0x1714	0x700A    STRB	R2, [R1, #0]
L_dev_rx28:
;dev_adapter.c, 231 :: 		rx_buffer[ rx_idx++ ] = rx_input;
0x1716	0x4958    LDR	R1, [PC, #352]
0x1718	0x880A    LDRH	R2, [R1, #0]
0x171A	0x4958    LDR	R1, [PC, #352]
0x171C	0x1889    ADDS	R1, R1, R2
0x171E	0x7008    STRB	R0, [R1, #0]
0x1720	0x4955    LDR	R1, [PC, #340]
0x1722	0x8809    LDRH	R1, [R1, #0]
0x1724	0x1C4A    ADDS	R2, R1, #1
0x1726	0x4954    LDR	R1, [PC, #336]
0x1728	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 232 :: 		}
L_dev_rx27:
;dev_adapter.c, 234 :: 		if( data_f )
0x172A	0x494E    LDR	R1, [PC, #312]
0x172C	0x7809    LDRB	R1, [R1, #0]
0x172E	0xB1A9    CBZ	R1, L_dev_rx29
;dev_adapter.c, 236 :: 		if( !data_t )
0x1730	0x494E    LDR	R1, [PC, #312]
0x1732	0x7809    LDRB	R1, [R1, #0]
0x1734	0xB941    CBNZ	R1, L_dev_rx30
;dev_adapter.c, 238 :: 		data_t = true;
0x1736	0x2201    MOVS	R2, #1
0x1738	0x494C    LDR	R1, [PC, #304]
0x173A	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 239 :: 		data_ptr = &rx_buffer[ rx_idx ];
0x173C	0x494E    LDR	R1, [PC, #312]
0x173E	0x880A    LDRH	R2, [R1, #0]
0x1740	0x494E    LDR	R1, [PC, #312]
0x1742	0x188A    ADDS	R2, R1, R2
0x1744	0x494E    LDR	R1, [PC, #312]
0x1746	0x600A    STR	R2, [R1, #0]
;dev_adapter.c, 240 :: 		}
L_dev_rx30:
;dev_adapter.c, 242 :: 		rx_buffer[ rx_idx++ ] = rx_input;
0x1748	0x494B    LDR	R1, [PC, #300]
0x174A	0x880A    LDRH	R2, [R1, #0]
0x174C	0x494B    LDR	R1, [PC, #300]
0x174E	0x1889    ADDS	R1, R1, R2
0x1750	0x7008    STRB	R0, [R1, #0]
0x1752	0x4949    LDR	R1, [PC, #292]
0x1754	0x8809    LDRH	R1, [R1, #0]
0x1756	0x1C4A    ADDS	R2, R1, #1
0x1758	0x4947    LDR	R1, [PC, #284]
0x175A	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 243 :: 		}
L_dev_rx29:
;dev_adapter.c, 245 :: 		if( summ_f )
0x175C	0x4942    LDR	R1, [PC, #264]
0x175E	0x7809    LDRB	R1, [R1, #0]
0x1760	0xB179    CBZ	R1, L_dev_rx31
;dev_adapter.c, 247 :: 		if( !summ_t )
0x1762	0x4948    LDR	R1, [PC, #288]
0x1764	0x7809    LDRB	R1, [R1, #0]
0x1766	0xB911    CBNZ	R1, L_dev_rx32
;dev_adapter.c, 248 :: 		summ_t = true;
0x1768	0x2201    MOVS	R2, #1
0x176A	0x4946    LDR	R1, [PC, #280]
0x176C	0x700A    STRB	R2, [R1, #0]
L_dev_rx32:
;dev_adapter.c, 250 :: 		rx_buffer[ rx_idx++ ] = rx_input;
0x176E	0x4942    LDR	R1, [PC, #264]
0x1770	0x880A    LDRH	R2, [R1, #0]
0x1772	0x4942    LDR	R1, [PC, #264]
0x1774	0x1889    ADDS	R1, R1, R2
0x1776	0x7008    STRB	R0, [R1, #0]
; rx_input end address is: 0 (R0)
0x1778	0x493F    LDR	R1, [PC, #252]
0x177A	0x8809    LDRH	R1, [R1, #0]
0x177C	0x1C4A    ADDS	R2, R1, #1
0x177E	0x493E    LDR	R1, [PC, #248]
0x1780	0x800A    STRH	R2, [R1, #0]
;dev_adapter.c, 251 :: 		}
L_dev_rx31:
;dev_adapter.c, 253 :: 		if( frag_f )
0x1782	0x4936    LDR	R1, [PC, #216]
0x1784	0x7809    LDRB	R1, [R1, #0]
0x1786	0x2900    CMP	R1, #0
0x1788	0xF0008056  BEQ	L_dev_rx33
;dev_adapter.c, 255 :: 		if( head_f )
0x178C	0x4934    LDR	R1, [PC, #208]
0x178E	0x7809    LDRB	R1, [R1, #0]
0x1790	0xB111    CBZ	R1, L_dev_rx34
;dev_adapter.c, 256 :: 		head_f = false;
0x1792	0x2200    MOVS	R2, #0
0x1794	0x4932    LDR	R1, [PC, #200]
0x1796	0x700A    STRB	R2, [R1, #0]
L_dev_rx34:
;dev_adapter.c, 258 :: 		if( data_f )
0x1798	0x4932    LDR	R1, [PC, #200]
0x179A	0x7809    LDRB	R1, [R1, #0]
0x179C	0x2900    CMP	R1, #0
0x179E	0xF000803C  BEQ	L_dev_rx35
;dev_adapter.c, 260 :: 		while ( *error )
L_dev_rx36:
0x17A2	0x4939    LDR	R1, [PC, #228]
0x17A4	0x7809    LDRB	R1, [R1, #0]
0x17A6	0xB1D1    CBZ	R1, L_dev_rx37
;dev_adapter.c, 262 :: 		if( error[ err_c ] == *( data_ptr + err_c++ ) )
0x17A8	0x4938    LDR	R1, [PC, #224]
0x17AA	0x780A    LDRB	R2, [R1, #0]
0x17AC	0x4936    LDR	R1, [PC, #216]
0x17AE	0x1889    ADDS	R1, R1, R2
0x17B0	0x780C    LDRB	R4, [R1, #0]
0x17B2	0x4936    LDR	R1, [PC, #216]
0x17B4	0x780B    LDRB	R3, [R1, #0]
0x17B6	0x4935    LDR	R1, [PC, #212]
0x17B8	0x7809    LDRB	R1, [R1, #0]
0x17BA	0x1C4A    ADDS	R2, R1, #1
0x17BC	0x4933    LDR	R1, [PC, #204]
0x17BE	0x700A    STRB	R2, [R1, #0]
0x17C0	0x492F    LDR	R1, [PC, #188]
0x17C2	0x6809    LDR	R1, [R1, #0]
0x17C4	0x18C9    ADDS	R1, R1, R3
0x17C6	0x7809    LDRB	R1, [R1, #0]
0x17C8	0x428C    CMP	R4, R1
0x17CA	0xD103    BNE	L_dev_rx38
;dev_adapter.c, 264 :: 		err_f = true;
0x17CC	0x2201    MOVS	R2, #1
0x17CE	0x4930    LDR	R1, [PC, #192]
0x17D0	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 266 :: 		} else {
0x17D2	0xE003    B	L_dev_rx39
L_dev_rx38:
;dev_adapter.c, 268 :: 		err_f = false;
0x17D4	0x2200    MOVS	R2, #0
0x17D6	0x492E    LDR	R1, [PC, #184]
0x17D8	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 269 :: 		break;
0x17DA	0xE000    B	L_dev_rx37
;dev_adapter.c, 270 :: 		}
L_dev_rx39:
;dev_adapter.c, 271 :: 		}
0x17DC	0xE7E1    B	L_dev_rx36
L_dev_rx37:
;dev_adapter.c, 273 :: 		if( err_f )
0x17DE	0x492C    LDR	R1, [PC, #176]
0x17E0	0x7809    LDRB	R1, [R1, #0]
0x17E2	0xB141    CBZ	R1, L_dev_rx40
;dev_adapter.c, 276 :: 		rx_buffer[ rx_idx ] = '\0';
0x17E4	0x4924    LDR	R1, [PC, #144]
0x17E6	0x880A    LDRH	R2, [R1, #0]
0x17E8	0x4924    LDR	R1, [PC, #144]
0x17EA	0x188A    ADDS	R2, R1, R2
0x17EC	0x2100    MOVS	R1, #0
0x17EE	0x7011    STRB	R1, [R2, #0]
;dev_adapter.c, 277 :: 		response_f = true;
0x17F0	0x2201    MOVS	R2, #1
0x17F2	0x4928    LDR	R1, [PC, #160]
0x17F4	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 278 :: 		}
L_dev_rx40:
;dev_adapter.c, 280 :: 		if( !head_t )
0x17F6	0x491F    LDR	R1, [PC, #124]
0x17F8	0x7809    LDRB	R1, [R1, #0]
0x17FA	0xB941    CBNZ	R1, L_dev_rx41
;dev_adapter.c, 283 :: 		rx_buffer[ rx_idx ] = '\0';
0x17FC	0x491E    LDR	R1, [PC, #120]
0x17FE	0x880A    LDRH	R2, [R1, #0]
0x1800	0x491E    LDR	R1, [PC, #120]
0x1802	0x188A    ADDS	R2, R1, R2
0x1804	0x2100    MOVS	R1, #0
0x1806	0x7011    STRB	R1, [R2, #0]
;dev_adapter.c, 284 :: 		response_f = true;
0x1808	0x2201    MOVS	R2, #1
0x180A	0x4922    LDR	R1, [PC, #136]
0x180C	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 285 :: 		}
L_dev_rx41:
;dev_adapter.c, 287 :: 		err_c = 0;
0x180E	0x2200    MOVS	R2, #0
0x1810	0x491E    LDR	R1, [PC, #120]
0x1812	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 288 :: 		data_f = false;
0x1814	0x2200    MOVS	R2, #0
0x1816	0x4913    LDR	R1, [PC, #76]
0x1818	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 289 :: 		}
L_dev_rx35:
;dev_adapter.c, 291 :: 		if( summ_f )
0x181A	0x4913    LDR	R1, [PC, #76]
0x181C	0x7809    LDRB	R1, [R1, #0]
0x181E	0xB141    CBZ	R1, L_dev_rx42
;dev_adapter.c, 294 :: 		rx_buffer[ rx_idx ] = '\0';
0x1820	0x4915    LDR	R1, [PC, #84]
0x1822	0x880A    LDRH	R2, [R1, #0]
0x1824	0x4915    LDR	R1, [PC, #84]
0x1826	0x188A    ADDS	R2, R1, R2
0x1828	0x2100    MOVS	R1, #0
0x182A	0x7011    STRB	R1, [R2, #0]
;dev_adapter.c, 295 :: 		response_f = true;
0x182C	0x2201    MOVS	R2, #1
0x182E	0x4919    LDR	R1, [PC, #100]
0x1830	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 296 :: 		}
L_dev_rx42:
;dev_adapter.c, 298 :: 		frag_f = false;
0x1832	0x2200    MOVS	R2, #0
0x1834	0x4909    LDR	R1, [PC, #36]
0x1836	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 299 :: 		}
L_dev_rx33:
;dev_adapter.c, 301 :: 		if( rx_idx == AT_TRANSFER_SIZE )
0x1838	0x490F    LDR	R1, [PC, #60]
0x183A	0x8809    LDRH	R1, [R1, #0]
0x183C	0xF5B16F80  CMP	R1, #1024
0x1840	0xD108    BNE	L_dev_rx43
;dev_adapter.c, 304 :: 		rx_buffer[ rx_idx ] = '\0';
0x1842	0x490D    LDR	R1, [PC, #52]
0x1844	0x880A    LDRH	R2, [R1, #0]
0x1846	0x490D    LDR	R1, [PC, #52]
0x1848	0x188A    ADDS	R2, R1, R2
0x184A	0x2100    MOVS	R1, #0
0x184C	0x7011    STRB	R1, [R2, #0]
;dev_adapter.c, 305 :: 		response_f = true;
0x184E	0x2201    MOVS	R2, #1
0x1850	0x4910    LDR	R1, [PC, #64]
0x1852	0x700A    STRB	R2, [R1, #0]
;dev_adapter.c, 306 :: 		}
L_dev_rx43:
;dev_adapter.c, 308 :: 		}
L_end_dev_rx:
0x1854	0xB001    ADD	SP, SP, #4
0x1856	0x4770    BX	LR
0x1858	0x0D121FFF  	dev_adapter_term_f+0
0x185C	0x0D131FFF  	dev_adapter_frag_f+0
0x1860	0x0D141FFF  	dev_adapter_head_f+0
0x1864	0x0D151FFF  	dev_adapter_data_f+0
0x1868	0x0D161FFF  	dev_adapter_summ_f+0
0x186C	0x0D181FFF  	dev_adapter_data_t+0
0x1870	0x045D1FFF  	_exception_f+0
0x1874	0x0D171FFF  	dev_adapter_head_t+0
0x1878	0x0D101FFF  	dev_adapter_rx_idx+0
0x187C	0x00581FFF  	_rx_buffer+0
0x1880	0x0D501FFF  	dev_adapter_data_ptr+0
0x1884	0x0D191FFF  	dev_adapter_summ_t+0
0x1888	0x0D1C1FFF  	dev_adapter_error+0
0x188C	0x0D1A1FFF  	dev_adapter_err_c+0
0x1890	0x0D1B1FFF  	dev_adapter_err_f+0
0x1894	0x004B1FFF  	_response_f+0
; end of _dev_rx
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x2000	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x2004	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x2008	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x200C	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x2010	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x2014	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x2018	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x201C	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x2020	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x2024	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x2028	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x202C	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x2030	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x2034	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x2038	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x203C	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x2040	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x2044	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x2048	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x204C	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x2050	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x2054	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x2058	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x205C	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x2060	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x2064	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x2068	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x206C	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x2070	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x2074	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x2078	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x207C	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x2080	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x2084	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x2088	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x208C	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x2090	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x2094	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x2098	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x209C	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x20A0	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x20A4	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x20A8	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x20AC	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x20B0	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x20B4	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x20B8	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x20BC	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x20C0	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x20C4	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x20C8	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x20CC	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x20D0	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x20D4	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;,0 :: _initBlock_3 [16]
; Containing: ?ICS?lstr1_at_engine [13]
;             ?ICS?lstr1_at_parser [3]
0x20D8	0x534D432B ;_initBlock_3+0 : ?ICS?lstr1_at_engine at 0x20D8
0x20DC	0x52524520 ;_initBlock_3+4
0x20E0	0x3A20524F ;_initBlock_3+8
0x20E4	0x00544100 ;_initBlock_3+12 : ?ICS?lstr1_at_parser at 0x20E5
; end of _initBlock_3
;dev_adapter.c,0 :: ?ICS?lstr1_dev_adapter [12]
0x20E8	0x534D432B ;?ICS?lstr1_dev_adapter+0
0x20EC	0x52524520 ;?ICS?lstr1_dev_adapter+4
0x20F0	0x003A524F ;?ICS?lstr1_dev_adapter+8
; end of ?ICS?lstr1_dev_adapter
;,0 :: _initBlock_5 [8]
; Containing: ?ICS?lstr1_gsm4 [5]
;             ?ICS?lstr2_gsm4 [3]
0x20F4	0x474E4952 ;_initBlock_5+0 : ?ICS?lstr1_gsm4 at 0x20F4
0x20F8	0x00544100 ;_initBlock_5+4 : ?ICS?lstr2_gsm4 at 0x20F9
; end of _initBlock_5
;gsm4.c,0 :: ?ICS?lstr3_gsm4 [14]
0x20FC	0x432B5441 ;?ICS?lstr3_gsm4+0
0x2100	0x3D534353 ;?ICS?lstr3_gsm4+4
0x2104	0x4D534722 ;?ICS?lstr3_gsm4+8
0x2108	0x0022 ;?ICS?lstr3_gsm4+12
; end of ?ICS?lstr3_gsm4
;gsm4.c,0 :: ?ICS?lstr4_gsm4 [10]
0x210A	0x432B5441 ;?ICS?lstr4_gsm4+0
0x210E	0x3D46474D ;?ICS?lstr4_gsm4+4
0x2112	0x0031 ;?ICS?lstr4_gsm4+8
; end of ?ICS?lstr4_gsm4
;GSM4_HEXI.c,0 :: ?ICS?lstr1_GSM4_HEXI [14]
0x2114	0x54494E49 ;?ICS?lstr1_GSM4_HEXI+0
0x2118	0x494C4149 ;?ICS?lstr1_GSM4_HEXI+4
0x211C	0x0D44455A ;?ICS?lstr1_GSM4_HEXI+8
0x2120	0x000A ;?ICS?lstr1_GSM4_HEXI+12
; end of ?ICS?lstr1_GSM4_HEXI
;,0 :: _initBlock_9 [2]
; Containing: ?ICSat_parser__at_sub_parse_end_pos_L0 [1]
;             ?ICSat_parser__at_sub_parse_set_pos_L0 [1]
0x2122	0x0000 ;_initBlock_9+0 : ?ICSat_parser__at_sub_parse_end_pos_L0 at 0x2122 : ?ICSat_parser__at_sub_parse_set_pos_L0 at 0x2123
; end of _initBlock_9
;,0 :: _initBlock_10 [2]
; Containing: ?ICSat_parser__at_sub_parse_get_pos_L0 [1]
;             ?ICSat_parser__at_sub_parse_start_pos_L0 [1]
0x2124	0x0000 ;_initBlock_10+0 : ?ICSat_parser__at_sub_parse_get_pos_L0 at 0x2124 : ?ICSat_parser__at_sub_parse_start_pos_L0 at 0x2125
; end of _initBlock_10
;,0 :: _initBlock_11 [30]
; Containing: ?ICSat_parser__at_sub_parse_tmp_cmd_L0 [15]
;             ?ICSat_parse_cmd_temp_L0 [15]
0x2126	0x00000000 ;_initBlock_11+0 : ?ICSat_parser__at_sub_parse_tmp_cmd_L0 at 0x2126
0x212A	0x00000000 ;_initBlock_11+4
0x212E	0x00000000 ;_initBlock_11+8
0x2132	0x00000000 ;_initBlock_11+12 : ?ICSat_parse_cmd_temp_L0 at 0x2135
0x2136	0x00000000 ;_initBlock_11+16
0x213A	0x00000000 ;_initBlock_11+20
0x213E	0x00000000 ;_initBlock_11+24
0x2142	0x0000 ;_initBlock_11+28
; end of _initBlock_11
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [16]    _Get_Fosc_kHz
0x0420      [44]    __Lib_SPI_012_SPI_Hal_WriteBlocking
0x044C      [32]    _dev_hal_cts_ctl
0x046C      [40]    at_parser__at_hash
0x0494      [32]    _SPI0_Write
0x04B4      [62]    _strncpy
0x04F4     [112]    _SIM_GetClocksFrequency
0x0564      [64]    at_parser__at_search
0x05A4      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x05FC      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x062C      [28]    _UART3_Write
0x0648      [28]    _UART2_Write
0x0664      [28]    _UART5_Write
0x0680      [28]    _UART4_Write
0x069C      [28]    _UART1_Write
0x06B8      [32]    _SPI1_Write
0x06D8      [32]    _SPI2_Write
0x06F8      [28]    _UART0_Write
0x0714      [28]    _strlen
0x0730     [112]    _dev_adapter_reset
0x07A0      [24]    _dev_hal_init
0x07B8      [32]    _memset
0x07D8      [40]    _strcpy
0x0800      [16]    _gsm4_ev_ring
0x0810      [28]    _dev_timer_stop
0x082C      [24]    _dev_hal_write
0x0844     [148]    _at_parser_store
0x08D8     [440]    at_parser__at_sub_parse
0x0A90      [18]    _gsm4_evn_default
0x0AA4      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x0ADC      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x0AFC      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x0B0C      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x0B18      [74]    _GPIO_Alternate_Function_Enable
0x0B64     [180]    __Lib_GPIO_GPIO_HAL_Config
0x0C18     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x0C8C     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x0D20      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x0D30      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x0D50     [168]    _at_process
0x0DF8      [16]    _dev_timer_load
0x0E08      [96]    _dev_adapter_init
0x0E68     [340]    _dev_tx
0x0FBC      [18]    _GPIO_Config
0x0FD0      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x1030     [332]    __Lib_UART_012345_UART_AssignPtr
0x117C     [160]    _at_parser_init
0x121C      [96]    _at_cmd_save
0x127C      [28]    _dev_timer_start
0x1298     [292]    _at_parse
0x13BC      [48]    _dev_timer_init
0x13EC      [78]    __Lib_UART_012345_UART_Hal_WriteText
0x143C     [120]    _NVIC_IntEnable
0x14B4      [14]    _EnableInterrupts
0x14C4      [24]    _GPIO_Digital_Output
0x14DC      [24]    _GPIO_Digital_Input
0x14F4     [112]    _at_cmd
0x1564      [28]    _UART3_Write_Text
0x1580      [56]    _UART2_Init_Advanced
0x15B8      [56]    _UART3_Init_Advanced
0x15F0     [112]    _engine_init
0x1660      [20]    ___CC2DW
0x1674     [548]    _dev_rx
0x1898     [216]    _system_init
0x1970      [88]    _gsm4_init
0x19C8      [58]    ___FillZeros
0x1A04      [24]    ___EnableFPU
0x1A1C      [52]    _UART_RX_ISR
0x1A50       [8]    ___GenExcept
0x1A58      [76]    _main
0x1AA4    [1352]    __Lib_System_InitialSetUpRCCRCC2
0x1FEC      [20]    __Lib_System_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x1FFF0000      [13]    ?lstr1_at_engine
0x1FFF000D       [3]    ?lstr1_at_parser
0x1FFF0010      [12]    ?lstr1_dev_adapter
0x1FFF001C       [5]    ?lstr1_gsm4
0x1FFF0021       [3]    ?lstr2_gsm4
0x1FFF0024      [14]    ?lstr3_gsm4
0x1FFF0032      [10]    ?lstr4_gsm4
0x1FFF003C      [14]    ?lstr1_GSM4_HEXI
0x1FFF004A       [1]    _cue_f
0x1FFF004B       [1]    _response_f
0x1FFF004C       [4]    at_engine_cb_default
0x1FFF0050       [4]    at_engine_temp_cb
0x1FFF0054       [4]    at_engine_temp_timer
0x1FFF0058    [1024]    _rx_buffer
0x1FFF0458       [4]    at_engine_cb
0x1FFF045C       [1]    _timeout_f
0x1FFF045D       [1]    _exception_f
0x1FFF045E    [1024]    _tx_buffer
0x1FFF085E       [1]    at_parser_header_size
0x1FFF085F       [1]    at_parser_at_cmd_storage_used
0x1FFF0860    [1200]    at_parser_at_cmd_storage
0x1FFF0D10       [2]    dev_adapter_rx_idx
0x1FFF0D12       [1]    dev_adapter_term_f
0x1FFF0D13       [1]    dev_adapter_frag_f
0x1FFF0D14       [1]    dev_adapter_head_f
0x1FFF0D15       [1]    dev_adapter_data_f
0x1FFF0D16       [1]    dev_adapter_summ_f
0x1FFF0D17       [1]    dev_adapter_head_t
0x1FFF0D18       [1]    dev_adapter_data_t
0x1FFF0D19       [1]    dev_adapter_summ_t
0x1FFF0D1A       [1]    dev_adapter_err_c
0x1FFF0D1B       [1]    dev_adapter_err_f
0x1FFF0D1C      [15]    dev_adapter_error
0x1FFF0D2B       [1]    dev_timer_timer_f
0x1FFF0D2C       [2]    dev_adapter_tx_idx
0x1FFF0D2E       [1]    _ring_f
0x1FFF0D30       [4]    dev_hal_write_uart_p
0x1FFF0D34       [4]    _UART_Wr_Ptr
0x1FFF0D38       [4]    dev_timer_timer_c
0x1FFF0D3C       [4]    dev_timer_timer
0x1FFF0D40       [4]    ___System_CLOCK_IN_KHZ
0x1FFF0D44       [4]    _UART_Rd_Ptr
0x1FFF0D48       [4]    _UART_Rdy_Ptr
0x1FFF0D4C       [4]    _UART_Tx_Idle_Ptr
0x1FFF0D50       [4]    dev_adapter_data_ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2000     [108]    __GPIO_Module_UART2_PD3_2
0x206C     [108]    __GPIO_Module_UART3_PC16_17
0x20D8      [13]    ?ICS?lstr1_at_engine
0x20E5       [3]    ?ICS?lstr1_at_parser
0x20E8      [12]    ?ICS?lstr1_dev_adapter
0x20F4       [5]    ?ICS?lstr1_gsm4
0x20F9       [3]    ?ICS?lstr2_gsm4
0x20FC      [14]    ?ICS?lstr3_gsm4
0x210A      [10]    ?ICS?lstr4_gsm4
0x2114      [14]    ?ICS?lstr1_GSM4_HEXI
0x2122       [1]    ?ICSat_parser__at_sub_parse_end_pos_L0
0x2123       [1]    ?ICSat_parser__at_sub_parse_set_pos_L0
0x2124       [1]    ?ICSat_parser__at_sub_parse_get_pos_L0
0x2125       [1]    ?ICSat_parser__at_sub_parse_start_pos_L0
0x2126      [15]    ?ICSat_parser__at_sub_parse_tmp_cmd_L0
0x2135      [15]    ?ICSat_parse_cmd_temp_L0
