#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13a62d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1368320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x136f8a0 .functor NOT 1, L_0x13d9750, C4<0>, C4<0>, C4<0>;
L_0x13d9580 .functor XOR 2, L_0x13d9420, L_0x13d94e0, C4<00>, C4<00>;
L_0x13d9690 .functor XOR 2, L_0x13d9580, L_0x13d95f0, C4<00>, C4<00>;
v0x13d1830_0 .net *"_ivl_10", 1 0, L_0x13d95f0;  1 drivers
v0x13d1930_0 .net *"_ivl_12", 1 0, L_0x13d9690;  1 drivers
v0x13d1a10_0 .net *"_ivl_2", 1 0, L_0x13d4bf0;  1 drivers
v0x13d1ad0_0 .net *"_ivl_4", 1 0, L_0x13d9420;  1 drivers
v0x13d1bb0_0 .net *"_ivl_6", 1 0, L_0x13d94e0;  1 drivers
v0x13d1ce0_0 .net *"_ivl_8", 1 0, L_0x13d9580;  1 drivers
v0x13d1dc0_0 .net "a", 0 0, v0x13cc8d0_0;  1 drivers
v0x13d1e60_0 .net "b", 0 0, v0x13cc970_0;  1 drivers
v0x13d1f00_0 .net "c", 0 0, v0x13cca10_0;  1 drivers
v0x13d1fa0_0 .var "clk", 0 0;
v0x13d2040_0 .net "d", 0 0, v0x13ccb50_0;  1 drivers
v0x13d20e0_0 .net "out_pos_dut", 0 0, L_0x13d9130;  1 drivers
v0x13d2180_0 .net "out_pos_ref", 0 0, L_0x13d36b0;  1 drivers
v0x13d2220_0 .net "out_sop_dut", 0 0, L_0x13d8fd0;  1 drivers
v0x13d22c0_0 .net "out_sop_ref", 0 0, L_0x13a77e0;  1 drivers
v0x13d2360_0 .var/2u "stats1", 223 0;
v0x13d2400_0 .var/2u "strobe", 0 0;
v0x13d24a0_0 .net "tb_match", 0 0, L_0x13d9750;  1 drivers
v0x13d2570_0 .net "tb_mismatch", 0 0, L_0x136f8a0;  1 drivers
v0x13d2610_0 .net "wavedrom_enable", 0 0, v0x13cce20_0;  1 drivers
v0x13d26e0_0 .net "wavedrom_title", 511 0, v0x13ccec0_0;  1 drivers
L_0x13d4bf0 .concat [ 1 1 0 0], L_0x13d36b0, L_0x13a77e0;
L_0x13d9420 .concat [ 1 1 0 0], L_0x13d36b0, L_0x13a77e0;
L_0x13d94e0 .concat [ 1 1 0 0], L_0x13d9130, L_0x13d8fd0;
L_0x13d95f0 .concat [ 1 1 0 0], L_0x13d36b0, L_0x13a77e0;
L_0x13d9750 .cmp/eeq 2, L_0x13d4bf0, L_0x13d9690;
S_0x136c5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1368320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x136fc80 .functor AND 1, v0x13cca10_0, v0x13ccb50_0, C4<1>, C4<1>;
L_0x1370060 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x1370440 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13706c0 .functor AND 1, L_0x1370060, L_0x1370440, C4<1>, C4<1>;
L_0x1389200 .functor AND 1, L_0x13706c0, v0x13cca10_0, C4<1>, C4<1>;
L_0x13a77e0 .functor OR 1, L_0x136fc80, L_0x1389200, C4<0>, C4<0>;
L_0x13d2b30 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d2ba0 .functor OR 1, L_0x13d2b30, v0x13ccb50_0, C4<0>, C4<0>;
L_0x13d2cb0 .functor AND 1, v0x13cca10_0, L_0x13d2ba0, C4<1>, C4<1>;
L_0x13d2d70 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x13d2e40 .functor OR 1, L_0x13d2d70, v0x13cc970_0, C4<0>, C4<0>;
L_0x13d2eb0 .functor AND 1, L_0x13d2cb0, L_0x13d2e40, C4<1>, C4<1>;
L_0x13d3030 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d30a0 .functor OR 1, L_0x13d3030, v0x13ccb50_0, C4<0>, C4<0>;
L_0x13d2fc0 .functor AND 1, v0x13cca10_0, L_0x13d30a0, C4<1>, C4<1>;
L_0x13d3230 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x13d3330 .functor OR 1, L_0x13d3230, v0x13ccb50_0, C4<0>, C4<0>;
L_0x13d33f0 .functor AND 1, L_0x13d2fc0, L_0x13d3330, C4<1>, C4<1>;
L_0x13d35a0 .functor XNOR 1, L_0x13d2eb0, L_0x13d33f0, C4<0>, C4<0>;
v0x136f1d0_0 .net *"_ivl_0", 0 0, L_0x136fc80;  1 drivers
v0x136f5d0_0 .net *"_ivl_12", 0 0, L_0x13d2b30;  1 drivers
v0x136f9b0_0 .net *"_ivl_14", 0 0, L_0x13d2ba0;  1 drivers
v0x136fd90_0 .net *"_ivl_16", 0 0, L_0x13d2cb0;  1 drivers
v0x1370170_0 .net *"_ivl_18", 0 0, L_0x13d2d70;  1 drivers
v0x1370550_0 .net *"_ivl_2", 0 0, L_0x1370060;  1 drivers
v0x13707d0_0 .net *"_ivl_20", 0 0, L_0x13d2e40;  1 drivers
v0x13cae40_0 .net *"_ivl_24", 0 0, L_0x13d3030;  1 drivers
v0x13caf20_0 .net *"_ivl_26", 0 0, L_0x13d30a0;  1 drivers
v0x13cb000_0 .net *"_ivl_28", 0 0, L_0x13d2fc0;  1 drivers
v0x13cb0e0_0 .net *"_ivl_30", 0 0, L_0x13d3230;  1 drivers
v0x13cb1c0_0 .net *"_ivl_32", 0 0, L_0x13d3330;  1 drivers
v0x13cb2a0_0 .net *"_ivl_36", 0 0, L_0x13d35a0;  1 drivers
L_0x7f7e4a317018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13cb360_0 .net *"_ivl_38", 0 0, L_0x7f7e4a317018;  1 drivers
v0x13cb440_0 .net *"_ivl_4", 0 0, L_0x1370440;  1 drivers
v0x13cb520_0 .net *"_ivl_6", 0 0, L_0x13706c0;  1 drivers
v0x13cb600_0 .net *"_ivl_8", 0 0, L_0x1389200;  1 drivers
v0x13cb6e0_0 .net "a", 0 0, v0x13cc8d0_0;  alias, 1 drivers
v0x13cb7a0_0 .net "b", 0 0, v0x13cc970_0;  alias, 1 drivers
v0x13cb860_0 .net "c", 0 0, v0x13cca10_0;  alias, 1 drivers
v0x13cb920_0 .net "d", 0 0, v0x13ccb50_0;  alias, 1 drivers
v0x13cb9e0_0 .net "out_pos", 0 0, L_0x13d36b0;  alias, 1 drivers
v0x13cbaa0_0 .net "out_sop", 0 0, L_0x13a77e0;  alias, 1 drivers
v0x13cbb60_0 .net "pos0", 0 0, L_0x13d2eb0;  1 drivers
v0x13cbc20_0 .net "pos1", 0 0, L_0x13d33f0;  1 drivers
L_0x13d36b0 .functor MUXZ 1, L_0x7f7e4a317018, L_0x13d2eb0, L_0x13d35a0, C4<>;
S_0x13cbda0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1368320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13cc8d0_0 .var "a", 0 0;
v0x13cc970_0 .var "b", 0 0;
v0x13cca10_0 .var "c", 0 0;
v0x13ccab0_0 .net "clk", 0 0, v0x13d1fa0_0;  1 drivers
v0x13ccb50_0 .var "d", 0 0;
v0x13ccc40_0 .var/2u "fail", 0 0;
v0x13ccce0_0 .var/2u "fail1", 0 0;
v0x13ccd80_0 .net "tb_match", 0 0, L_0x13d9750;  alias, 1 drivers
v0x13cce20_0 .var "wavedrom_enable", 0 0;
v0x13ccec0_0 .var "wavedrom_title", 511 0;
E_0x137cc50/0 .event negedge, v0x13ccab0_0;
E_0x137cc50/1 .event posedge, v0x13ccab0_0;
E_0x137cc50 .event/or E_0x137cc50/0, E_0x137cc50/1;
S_0x13cc0d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13cbda0;
 .timescale -12 -12;
v0x13cc310_0 .var/2s "i", 31 0;
E_0x137caf0 .event posedge, v0x13ccab0_0;
S_0x13cc410 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13cbda0;
 .timescale -12 -12;
v0x13cc610_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13cc6f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13cbda0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13cd0a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1368320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13d3860 .functor AND 1, v0x13cc8d0_0, v0x13cc970_0, C4<1>, C4<1>;
L_0x13d3a00 .functor NOT 1, v0x13cca10_0, C4<0>, C4<0>, C4<0>;
L_0x13d3ba0 .functor AND 1, L_0x13d3860, L_0x13d3a00, C4<1>, C4<1>;
L_0x13d3cb0 .functor NOT 1, v0x13ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x13d3e60 .functor AND 1, L_0x13d3ba0, L_0x13d3cb0, C4<1>, C4<1>;
L_0x13d3f70 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x13d4130 .functor AND 1, L_0x13d3f70, v0x13cc970_0, C4<1>, C4<1>;
L_0x13d41f0 .functor AND 1, L_0x13d4130, v0x13cca10_0, C4<1>, C4<1>;
L_0x13d4300 .functor NOT 1, v0x13ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x13d4370 .functor AND 1, L_0x13d41f0, L_0x13d4300, C4<1>, C4<1>;
L_0x13d44e0 .functor OR 1, L_0x13d3e60, L_0x13d4370, C4<0>, C4<0>;
L_0x13d45a0 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x13d4680 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d46f0 .functor AND 1, L_0x13d45a0, L_0x13d4680, C4<1>, C4<1>;
L_0x13d4610 .functor NOT 1, v0x13cca10_0, C4<0>, C4<0>, C4<0>;
L_0x13d4880 .functor AND 1, L_0x13d46f0, L_0x13d4610, C4<1>, C4<1>;
L_0x13d4a20 .functor AND 1, L_0x13d4880, v0x13ccb50_0, C4<1>, C4<1>;
L_0x13d4ae0 .functor OR 1, L_0x13d44e0, L_0x13d4a20, C4<0>, C4<0>;
L_0x13d4c90 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x13d4d00 .functor AND 1, L_0x13d4c90, v0x13cc970_0, C4<1>, C4<1>;
L_0x13d4e70 .functor NOT 1, v0x13cca10_0, C4<0>, C4<0>, C4<0>;
L_0x13d4ee0 .functor AND 1, L_0x13d4d00, L_0x13d4e70, C4<1>, C4<1>;
L_0x13d50b0 .functor NOT 1, v0x13ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x13d5120 .functor AND 1, L_0x13d4ee0, L_0x13d50b0, C4<1>, C4<1>;
L_0x13d5300 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d5370 .functor AND 1, v0x13cc8d0_0, L_0x13d5300, C4<1>, C4<1>;
L_0x13d5510 .functor AND 1, L_0x13d5370, v0x13cca10_0, C4<1>, C4<1>;
L_0x13d55d0 .functor NOT 1, v0x13ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x13d5730 .functor AND 1, L_0x13d5510, L_0x13d55d0, C4<1>, C4<1>;
L_0x13d5840 .functor OR 1, L_0x13d5120, L_0x13d5730, C4<0>, C4<0>;
L_0x13d5a50 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x13d5ac0 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d5c40 .functor AND 1, L_0x13d5a50, L_0x13d5ac0, C4<1>, C4<1>;
L_0x13d5d50 .functor AND 1, L_0x13d5c40, v0x13cca10_0, C4<1>, C4<1>;
L_0x13d5f30 .functor NOT 1, v0x13ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x13d5fa0 .functor AND 1, L_0x13d5d50, L_0x13d5f30, C4<1>, C4<1>;
L_0x13d61e0 .functor OR 1, L_0x13d5840, L_0x13d5fa0, C4<0>, C4<0>;
L_0x13d62f0 .functor NOT 1, v0x13cc8d0_0, C4<0>, C4<0>, C4<0>;
L_0x13d60b0 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d6120 .functor AND 1, L_0x13d62f0, L_0x13d60b0, C4<1>, C4<1>;
L_0x13d6640 .functor NOT 1, v0x13cca10_0, C4<0>, C4<0>, C4<0>;
L_0x13d66b0 .functor AND 1, L_0x13d6120, L_0x13d6640, C4<1>, C4<1>;
L_0x13d6920 .functor AND 1, L_0x13d66b0, v0x13ccb50_0, C4<1>, C4<1>;
L_0x13d69e0 .functor OR 1, L_0x13d61e0, L_0x13d6920, C4<0>, C4<0>;
L_0x13d6c60 .functor AND 1, v0x13cc8d0_0, v0x13cc970_0, C4<1>, C4<1>;
L_0x13d6cd0 .functor NOT 1, v0x13cca10_0, C4<0>, C4<0>, C4<0>;
L_0x13d6ec0 .functor AND 1, L_0x13d6c60, L_0x13d6cd0, C4<1>, C4<1>;
L_0x13d6fd0 .functor NOT 1, v0x13ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x13d71d0 .functor AND 1, L_0x13d6ec0, L_0x13d6fd0, C4<1>, C4<1>;
L_0x13d72e0 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d74f0 .functor AND 1, v0x13cc8d0_0, L_0x13d72e0, C4<1>, C4<1>;
L_0x13d75b0 .functor AND 1, L_0x13d74f0, v0x13cca10_0, C4<1>, C4<1>;
L_0x13d7a30 .functor NOT 1, v0x13ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x13d7cb0 .functor AND 1, L_0x13d75b0, L_0x13d7a30, C4<1>, C4<1>;
L_0x13d7f80 .functor OR 1, L_0x13d71d0, L_0x13d7cb0, C4<0>, C4<0>;
L_0x13d8090 .functor NOT 1, v0x13cc970_0, C4<0>, C4<0>, C4<0>;
L_0x13d82d0 .functor AND 1, v0x13cc8d0_0, L_0x13d8090, C4<1>, C4<1>;
L_0x13d85a0 .functor NOT 1, v0x13cca10_0, C4<0>, C4<0>, C4<0>;
L_0x13d87f0 .functor AND 1, L_0x13d82d0, L_0x13d85a0, C4<1>, C4<1>;
L_0x13d8900 .functor AND 1, L_0x13d87f0, v0x13ccb50_0, C4<1>, C4<1>;
L_0x13d8bb0 .functor OR 1, L_0x13d7f80, L_0x13d8900, C4<0>, C4<0>;
L_0x13d8cc0 .functor OR 1, L_0x13d4ae0, L_0x13d69e0, C4<0>, C4<0>;
L_0x13d8fd0 .functor OR 1, L_0x13d8cc0, L_0x13d8bb0, C4<0>, C4<0>;
L_0x13d9130 .functor NOT 1, L_0x13d8fd0, C4<0>, C4<0>, C4<0>;
v0x13cd260_0 .net *"_ivl_0", 0 0, L_0x13d3860;  1 drivers
v0x13cd340_0 .net *"_ivl_10", 0 0, L_0x13d3f70;  1 drivers
v0x13cd420_0 .net *"_ivl_100", 0 0, L_0x13d74f0;  1 drivers
v0x13cd510_0 .net *"_ivl_102", 0 0, L_0x13d75b0;  1 drivers
v0x13cd5f0_0 .net *"_ivl_104", 0 0, L_0x13d7a30;  1 drivers
v0x13cd720_0 .net *"_ivl_106", 0 0, L_0x13d7cb0;  1 drivers
v0x13cd800_0 .net *"_ivl_108", 0 0, L_0x13d7f80;  1 drivers
v0x13cd8e0_0 .net *"_ivl_110", 0 0, L_0x13d8090;  1 drivers
v0x13cd9c0_0 .net *"_ivl_112", 0 0, L_0x13d82d0;  1 drivers
v0x13cdb30_0 .net *"_ivl_114", 0 0, L_0x13d85a0;  1 drivers
v0x13cdc10_0 .net *"_ivl_116", 0 0, L_0x13d87f0;  1 drivers
v0x13cdcf0_0 .net *"_ivl_118", 0 0, L_0x13d8900;  1 drivers
v0x13cddd0_0 .net *"_ivl_12", 0 0, L_0x13d4130;  1 drivers
v0x13cdeb0_0 .net *"_ivl_122", 0 0, L_0x13d8cc0;  1 drivers
v0x13cdf90_0 .net *"_ivl_14", 0 0, L_0x13d41f0;  1 drivers
v0x13ce070_0 .net *"_ivl_16", 0 0, L_0x13d4300;  1 drivers
v0x13ce150_0 .net *"_ivl_18", 0 0, L_0x13d4370;  1 drivers
v0x13ce340_0 .net *"_ivl_2", 0 0, L_0x13d3a00;  1 drivers
v0x13ce420_0 .net *"_ivl_20", 0 0, L_0x13d44e0;  1 drivers
v0x13ce500_0 .net *"_ivl_22", 0 0, L_0x13d45a0;  1 drivers
v0x13ce5e0_0 .net *"_ivl_24", 0 0, L_0x13d4680;  1 drivers
v0x13ce6c0_0 .net *"_ivl_26", 0 0, L_0x13d46f0;  1 drivers
v0x13ce7a0_0 .net *"_ivl_28", 0 0, L_0x13d4610;  1 drivers
v0x13ce880_0 .net *"_ivl_30", 0 0, L_0x13d4880;  1 drivers
v0x13ce960_0 .net *"_ivl_32", 0 0, L_0x13d4a20;  1 drivers
v0x13cea40_0 .net *"_ivl_36", 0 0, L_0x13d4c90;  1 drivers
v0x13ceb20_0 .net *"_ivl_38", 0 0, L_0x13d4d00;  1 drivers
v0x13cec00_0 .net *"_ivl_4", 0 0, L_0x13d3ba0;  1 drivers
v0x13cece0_0 .net *"_ivl_40", 0 0, L_0x13d4e70;  1 drivers
v0x13cedc0_0 .net *"_ivl_42", 0 0, L_0x13d4ee0;  1 drivers
v0x13ceea0_0 .net *"_ivl_44", 0 0, L_0x13d50b0;  1 drivers
v0x13cef80_0 .net *"_ivl_46", 0 0, L_0x13d5120;  1 drivers
v0x13cf060_0 .net *"_ivl_48", 0 0, L_0x13d5300;  1 drivers
v0x13cf350_0 .net *"_ivl_50", 0 0, L_0x13d5370;  1 drivers
v0x13cf430_0 .net *"_ivl_52", 0 0, L_0x13d5510;  1 drivers
v0x13cf510_0 .net *"_ivl_54", 0 0, L_0x13d55d0;  1 drivers
v0x13cf5f0_0 .net *"_ivl_56", 0 0, L_0x13d5730;  1 drivers
v0x13cf6d0_0 .net *"_ivl_58", 0 0, L_0x13d5840;  1 drivers
v0x13cf7b0_0 .net *"_ivl_6", 0 0, L_0x13d3cb0;  1 drivers
v0x13cf890_0 .net *"_ivl_60", 0 0, L_0x13d5a50;  1 drivers
v0x13cf970_0 .net *"_ivl_62", 0 0, L_0x13d5ac0;  1 drivers
v0x13cfa50_0 .net *"_ivl_64", 0 0, L_0x13d5c40;  1 drivers
v0x13cfb30_0 .net *"_ivl_66", 0 0, L_0x13d5d50;  1 drivers
v0x13cfc10_0 .net *"_ivl_68", 0 0, L_0x13d5f30;  1 drivers
v0x13cfcf0_0 .net *"_ivl_70", 0 0, L_0x13d5fa0;  1 drivers
v0x13cfdd0_0 .net *"_ivl_72", 0 0, L_0x13d61e0;  1 drivers
v0x13cfeb0_0 .net *"_ivl_74", 0 0, L_0x13d62f0;  1 drivers
v0x13cff90_0 .net *"_ivl_76", 0 0, L_0x13d60b0;  1 drivers
v0x13d0070_0 .net *"_ivl_78", 0 0, L_0x13d6120;  1 drivers
v0x13d0150_0 .net *"_ivl_8", 0 0, L_0x13d3e60;  1 drivers
v0x13d0230_0 .net *"_ivl_80", 0 0, L_0x13d6640;  1 drivers
v0x13d0310_0 .net *"_ivl_82", 0 0, L_0x13d66b0;  1 drivers
v0x13d03f0_0 .net *"_ivl_84", 0 0, L_0x13d6920;  1 drivers
v0x13d04d0_0 .net *"_ivl_88", 0 0, L_0x13d6c60;  1 drivers
v0x13d05b0_0 .net *"_ivl_90", 0 0, L_0x13d6cd0;  1 drivers
v0x13d0690_0 .net *"_ivl_92", 0 0, L_0x13d6ec0;  1 drivers
v0x13d0770_0 .net *"_ivl_94", 0 0, L_0x13d6fd0;  1 drivers
v0x13d0850_0 .net *"_ivl_96", 0 0, L_0x13d71d0;  1 drivers
v0x13d0930_0 .net *"_ivl_98", 0 0, L_0x13d72e0;  1 drivers
v0x13d0a10_0 .net "a", 0 0, v0x13cc8d0_0;  alias, 1 drivers
v0x13d0ab0_0 .net "b", 0 0, v0x13cc970_0;  alias, 1 drivers
v0x13d0ba0_0 .net "c", 0 0, v0x13cca10_0;  alias, 1 drivers
v0x13d0c90_0 .net "d", 0 0, v0x13ccb50_0;  alias, 1 drivers
v0x13d0d80_0 .net "out_pos", 0 0, L_0x13d9130;  alias, 1 drivers
v0x13d0e40_0 .net "out_sop", 0 0, L_0x13d8fd0;  alias, 1 drivers
v0x13d1310_0 .net "wire1", 0 0, L_0x13d4ae0;  1 drivers
v0x13d13d0_0 .net "wire2", 0 0, L_0x13d69e0;  1 drivers
v0x13d1490_0 .net "wire3", 0 0, L_0x13d8bb0;  1 drivers
S_0x13d1610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1368320;
 .timescale -12 -12;
E_0x13649f0 .event anyedge, v0x13d2400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13d2400_0;
    %nor/r;
    %assign/vec4 v0x13d2400_0, 0;
    %wait E_0x13649f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13cbda0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ccc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ccce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13cbda0;
T_4 ;
    %wait E_0x137cc50;
    %load/vec4 v0x13ccd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ccc40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13cbda0;
T_5 ;
    %wait E_0x137caf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %wait E_0x137caf0;
    %load/vec4 v0x13ccc40_0;
    %store/vec4 v0x13ccce0_0, 0, 1;
    %fork t_1, S_0x13cc0d0;
    %jmp t_0;
    .scope S_0x13cc0d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cc310_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13cc310_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x137caf0;
    %load/vec4 v0x13cc310_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13cc310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13cc310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13cbda0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x137cc50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13ccb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cc970_0, 0;
    %assign/vec4 v0x13cc8d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13ccc40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13ccce0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1368320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d1fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d2400_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1368320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13d1fa0_0;
    %inv;
    %store/vec4 v0x13d1fa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1368320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13ccab0_0, v0x13d2570_0, v0x13d1dc0_0, v0x13d1e60_0, v0x13d1f00_0, v0x13d2040_0, v0x13d22c0_0, v0x13d2220_0, v0x13d2180_0, v0x13d20e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1368320;
T_9 ;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1368320;
T_10 ;
    %wait E_0x137cc50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13d2360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d2360_0, 4, 32;
    %load/vec4 v0x13d24a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d2360_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13d2360_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d2360_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13d22c0_0;
    %load/vec4 v0x13d22c0_0;
    %load/vec4 v0x13d2220_0;
    %xor;
    %load/vec4 v0x13d22c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d2360_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d2360_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13d2180_0;
    %load/vec4 v0x13d2180_0;
    %load/vec4 v0x13d20e0_0;
    %xor;
    %load/vec4 v0x13d2180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d2360_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13d2360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d2360_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/ece241_2013_q2/iter1/response0/top_module.sv";
