module PhaseController
(
	input wire reset_i,
	input wire clk_i,
	input wire negativeShift_i,
	input wire positiveShift_i,
	output reg phasedSignal_o
);

	always_ff @(posedge clk_i or negedge reset_i)
	begin
	
		if (reset_i == 1'b0) // same as if (~reset_i) -- bitwise negation
									// or if (!reset_i) -- logical negation
		begin
			phasedSignal_o <= 1'b0;
		end
		
		else if (clk_i == 1'b1)
		begin
			// normal work
		end
		
	end
endmodule
