{
    "profile_id": "pooja-chandnani-88188a34",
    "first_name": "Pooja",
    "last_name": "Chandnani",
    "sub_title": "Product Engineer  at Intel Corporation",
    "profile_picture": "https://media.licdn.com/dms/image/C5603AQFcDuG8zaAecg/profile-displayphoto-shrink_800_800/0/1516569054937?e=1701302400&v=beta&t=S8LmSKIXLEAQWV6hhCsomWwCy3Q2jWlSZAGsU7O597I",
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAAAc_sGEBI35dKLb1SSVpc-6rf8crQJmloeI",
    "object_urn": 121614433,
    "birth_date": null,
    "summary": "PROFESSIONAL SUMMARY:\n\n\u2022\t7.5 years of diverse technical career in hardware industry with experience in design, automation and pre- and post-silicon lab verification.\n\u2022\t5+ years of experience working on configurable IPs and delivering highest quality RTL drops and Tool Collaterals.\n\u2022\tExtensive experience working with SOC customers to help build scalable high performance hardware products with industry\u2019s best PPA (Power, Performance and Area)\n\u2022\tProactive at taking initiatives to significantly improve throughput for IP delivery for SOC customers by developing flows, used across the organization\n\u2022\tExperienced Scrum master, well versed with Agile methodology\n\nSKILLS :  \nHardware Languages\t\t: VHDL, Verilog, System Verilog\n    EDA Tools\t\t: SpyglassCDC, SpyglassLint, VCLP, EFFM, ISOGEN, Cadence-Spectre and Virtuoso, NCSim, ModelSim, Design Compiler, First Encounter, Conformal, Primetime, Proficy Machine Edition, Matlab, Novas Verdi \n    Training / Certification\t\t: Doulos certified Comprehensive System Verilog Training for Verification \n    Scripting / Programming Languages\t\t: C, Perl, Tcl\n",
    "location": {
        "country": "Netherlands",
        "short": "Amsterdam, North Holland",
        "city": "Amsterdam",
        "state": "North Holland",
        "default": "Amsterdam, North Holland, Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "US",
            "language": "en"
        },
        "supported_locales": [
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": [
            {
                "name": "English",
                "proficiency": "NATIVE_OR_BILINGUAL"
            }
        ]
    },
    "industry": "Information Technology & Services",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2011
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2012
                }
            },
            "school": {
                "name": "University of Southern California",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQHatTfEv4Af6w/company-logo_400_400/0/1519855864375?e=1703721600&v=beta&t=YnsTQjhibffzGHtL5wFVPUPyf1gcuV9qA8th5II_urE",
                "url": "https://www.linkedin.com/school/university-of-southern-california/"
            },
            "degree_name": "Masters of Science",
            "field_of_study": "Electrical Engineering (VLSI Design)",
            "grade": null
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2006
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2010
                }
            },
            "school": {
                "name": "Gujarat University",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQFO-BHBuDhZKw/company-logo_400_400/0/1669369001486?e=1703721600&v=beta&t=YrfoiiP9RiCJ7b8vl6-zElPxitwqqiNvbTrXXy1t-H8",
                "url": "https://www.linkedin.com/school/gujarat-university/"
            },
            "degree_name": "Bachelor's of Engineering",
            "field_of_study": "Electronics and Communication Engineering",
            "grade": null
        }
    ],
    "patents": [],
    "awards": [
        {
            "title": "Department Impact Award",
            "description": "Received Department Impact Award in Recognition of Vision, Enablement and Deployment of Scalable UPF2.0 along with a Seamless Infrastructure that Creates and Maintains N & N-1 UPF versions in \u201918 at Intel Corporation",
            "issuer": "Intel Corporation",
            "date": {
                "month": 6,
                "day": null,
                "year": 2018
            }
        },
        {
            "title": "Department Impact Award",
            "description": "Received Department Impact Award in Recognition for Migrating an older IP drop (2010) to the Most Recent drop (2017) and redelivering RTL 1p0 and Tool Collaterals in \u201917 at Intel Corporation",
            "issuer": "Intel Corporation",
            "date": {
                "month": 5,
                "day": null,
                "year": 2017
            }
        },
        {
            "title": "Department hi5 Award",
            "description": "Received Department Hi-5 Award in Recognition of implementing Gen2M Behavioral modeling, which helped significantly improve preamp quality in \u201915 at Western Digital Corporation",
            "issuer": "Western Digital Company",
            "date": {
                "month": 4,
                "day": null,
                "year": 2015
            }
        },
        {
            "title": "E&C Dept. Head",
            "description": "E & C Department Head during PRAKARSH \u201909 - A national level symposium by Indian Society for Technical Education",
            "issuer": null,
            "date": {
                "month": 5,
                "day": null,
                "year": 2009
            }
        }
    ],
    "certifications": [
        {
            "name": "Comprehensive System Verilog Training",
            "date": {
                "start": {
                    "month": 6,
                    "day": null,
                    "year": 2015
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Doulos",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": {
                "id": null,
                "name": "Doulos",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQHAQpnufi56hg/company-logo_400_400/0/1519915434643?e=1703721600&v=beta&t=xexADS379_ae7FT6UOAk_RmJmF-7yYBfsco3nl7M_ek",
                "url": null
            }
        }
    ],
    "organizations": [],
    "projects": [
        {
            "title": "Trojan 2D Mesh NOC Router",
            "date": {
                "start": {
                    "month": 3,
                    "day": null,
                    "year": 2012
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "description": "\u2022\tModeled 3X3 2D Mesh NOC router using RTL style of Verilog coding. Design used source routing and a virtual cut-through style of switching of fixed size packets. Synchronous FIFO was designed for entire packet in each input buffer.\n\u2022\tSynthesis of the design was done using Design Compiler. RTL design was compared to synthesized netlist using Cadence Conformal LEC. Physical Layout was generated using Encounter tool, whereas Functional & Timing Verification and Post-synthesis analysis at each stage was done using PrimeTime software. \n",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pooja",
                    "last_name": "Chandnani",
                    "name": null,
                    "headline": "Product Engineer  at Intel Corporation"
                }
            ]
        },
        {
            "title": "Automatic Test Pattern Generator",
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2011
                },
                "end": {
                    "month": 12,
                    "day": null,
                    "year": 2011
                }
            },
            "description": "Designed an ATPG to generate test vectors for a given fault using PODEM algorithm. Implemented all modules including Pre-processing, Fault Effect Excitation & Fault Effect Propagation using C++. Forward Implication subroutine was used to aid the ATPG",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pooja",
                    "last_name": "Chandnani",
                    "name": null,
                    "headline": "Product Engineer  at Intel Corporation"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "mohammed javad dousti",
                    "headline": null
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Daniel",
                    "last_name": "Anderson",
                    "name": null,
                    "headline": "Senior FPGA Engineer with Project Lead & Management Experience"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Priyanka",
                    "last_name": "Poduval",
                    "name": null,
                    "headline": "Engineer at Arm Inc"
                }
            ]
        },
        {
            "title": "Serial On-Chip Communication",
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2011
                },
                "end": {
                    "month": 12,
                    "day": null,
                    "year": 2011
                }
            },
            "description": "Implemented a Network on chip to transmit 16-bit Data through high-frequency serial link comprising of Serializer, Deserializer and Repeaters. At the receiving end data was stored in a 256-bit SRAM, input address of which was generated locally using a 4-bit counter",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pooja",
                    "last_name": "Chandnani",
                    "name": null,
                    "headline": "Product Engineer  at Intel Corporation"
                }
            ]
        },
        {
            "title": "Digital System Design using Verilog HDL",
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2011
                },
                "end": {
                    "month": 5,
                    "day": null,
                    "year": 2011
                }
            },
            "description": "Designed a 5 Stage pipelined CPU with early branch supporting a subset of MIPS Instruction Set Architecture and also implemented Hazard Detection Unit and Forwarding Unit to eliminate data dependency hazards",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pooja",
                    "last_name": "Chandnani",
                    "name": null,
                    "headline": "Product Engineer  at Intel Corporation"
                }
            ]
        },
        {
            "title": "Neuron and Neural Network Design",
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2011
                },
                "end": {
                    "month": 5,
                    "day": null,
                    "year": 2011
                }
            },
            "description": "Established a neural net comprising of 3 neurons, which allows firing of only 1 neuron at a time inhibiting the firing of others using Cadence \u2013 Composer Schematic and Virtuoso. \nFiring of neuron was controlled by a specific combination of inputs.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Pooja",
                    "last_name": "Chandnani",
                    "name": null,
                    "headline": "Product Engineer  at Intel Corporation"
                }
            ]
        }
    ],
    "publications": [],
    "courses": [
        {
            "name": "Computer Systems Architecture",
            "number": "EE457"
        },
        {
            "name": "Computer Systems Organization",
            "number": "EE557"
        },
        {
            "name": "Diagnosis and Design of Reliable Digital System",
            "number": "EE658"
        },
        {
            "name": "MOS VLSI Circuit Design",
            "number": "EE477"
        },
        {
            "name": "VLSI System Design I",
            "number": "EE577A"
        },
        {
            "name": "VLSI System Design II",
            "number": "EE577B"
        }
    ],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 1053,
                "name": "Intel Corporation",
                "logo": "https://media.licdn.com/dms/image/C560BAQGpvWtEtj9oTQ/company-logo_400_400/0/1625151708870?e=1703721600&v=beta&t=BrvHEHzhoV4t-5zh0cGuRJn5Un-QN96u980N9CnFds0",
                "url": "https://www.linkedin.com/company/intel-corporation/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2016
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "San Jose, California, United States",
                    "date": {
                        "start": {
                            "month": 7,
                            "day": null,
                            "year": 2018
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "Intel Corporation",
                    "description": "\u2022\tWorking in Configurable Fabric Group to enable customers to build SOCs from a catalog of configurable IPs like Netspeed NOCs, Primary and Sideband Fabrics, Primary and Sideband Verification Components.\n\u2022\tPrimary responsibilities include working with SOC teams to understand architectural requirements, guide them to design framework and verification components and provide continuous support throughout development lifecycle until tape out. Responsible for tactfully managing communication and expectations between SOC and engineering teams",
                    "title": "Product Enablement Engineer ",
                    "employment_type": "Full-time"
                },
                {
                    "location": "Santa Clara",
                    "date": {
                        "start": {
                            "month": 1,
                            "day": null,
                            "year": 2016
                        },
                        "end": {
                            "month": 7,
                            "day": null,
                            "year": 2018
                        }
                    },
                    "company": "Intel Corporation",
                    "description": "\u2022\tWorked as RTL Engineer in a Chipset and IP Group for IOSF Fabrics\n\u2022\tResponsible for UPF flow for the configurable IP for ISOGEN tool used to generate isolations for power gating\n\u2022\tOwned backend tool flow methodology for Spyglass CDC, Spyglass Lint, VCLP, Emulation and VISA generation and also experienced in Synthesis, FEV and ATPG flow. I also ran Intel propriety quality check tool, Zircon, to ensure high bar for all releases.\n\u2022\tDeveloped automation flow for seamless collateral generation using Perl and Tcl for smooth SOC integration\n\u2022\tSuccessfully delivered multiple features, requested by SOC which involved RTL and UPF enhancements for supporting process technologies (10 nm and 14 nm) and their power optimizations",
                    "title": "Component Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 4593,
                "name": "Western Digital",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQGry4WntIJBQg/company-logo_400_400/0/1649866048210?e=1703721600&v=beta&t=J6qeT-L9hOuO1i7bnwzBU7KLTfnohEkbL7z7rWvKOZ0",
                "url": "https://www.linkedin.com/company/western-digital/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2013
                },
                "end": {
                    "month": 1,
                    "day": null,
                    "year": 2016
                }
            },
            "profile_positions": [
                {
                    "location": "San Jose, CA",
                    "date": {
                        "start": {
                            "month": 8,
                            "day": null,
                            "year": 2013
                        },
                        "end": {
                            "month": 1,
                            "day": null,
                            "year": 2016
                        }
                    },
                    "company": "Western Digital",
                    "description": "\u2022\tWorked as Preamp Development Engineer in Recording Electronics group. I led the Test & Characterization support for Vendors and participated in resolving Gen2 preamp issues at drive & component level of HDDs.\n\u2022\tSupported worldwide Component Organization by developing behavior modelling files for preamp blocks and optimizing the support tool to keep track of testing progress across the globe.",
                    "title": "Hardware Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": null,
                "name": "NonLinear Ion Dynamics",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 6,
                    "day": null,
                    "year": 2013
                },
                "end": {
                    "month": 8,
                    "day": null,
                    "year": 2013
                }
            },
            "profile_positions": [
                {
                    "location": null,
                    "date": {
                        "start": {
                            "month": 6,
                            "day": null,
                            "year": 2013
                        },
                        "end": {
                            "month": 8,
                            "day": null,
                            "year": 2013
                        }
                    },
                    "company": "NonLinear Ion Dynamics",
                    "description": "\u2022\tWorked on \u2018Temperature Sensing\u2019 circuit, used in High Magnetic Vacuum Chamber for the ongoing research to detect alpha particles and separation of ion species.",
                    "title": "Engineering Intern",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 3072,
                "name": "Broadcom Corporation",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQGDwy-AGAu-Hg/company-logo_400_400/0/1519856412341?e=1703721600&v=beta&t=e5oXA9zb9_XUkoDMKZPdeATmh-MFNOT728ecod3txTA",
                "url": "https://www.linkedin.com/company/broadcom/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 5,
                    "day": null,
                    "year": 2012
                },
                "end": {
                    "month": 12,
                    "day": null,
                    "year": 2012
                }
            },
            "profile_positions": [
                {
                    "location": "Santa Clara",
                    "date": {
                        "start": {
                            "month": 5,
                            "day": null,
                            "year": 2012
                        },
                        "end": {
                            "month": 12,
                            "day": null,
                            "year": 2012
                        }
                    },
                    "company": "Broadcom",
                    "description": "\u2022\tDeveloped scripts for data processing and design automation for VMM RAL (Register Abstraction Layer) software \n\u2022\tRan regression scripts against latest design releases and worked on RTL and Gate level simulations for Broadcom\u2019s highly successful Wireless Personal Area Network SOCs",
                    "title": "IC Design Intern",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 2019528,
                "name": "Gururaj Engineers",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQEZxNnz73rCgA/company-logo_400_400/0/1624421157060?e=1703721600&v=beta&t=K53ypqs9KzjigYiI-RhVkSOa5Q362V3YvvUlAxZvYOM",
                "url": "https://www.linkedin.com/company/gururaj-engineers/",
                "employees": {
                    "start": 11,
                    "end": 50
                }
            },
            "date": {
                "start": {
                    "month": 5,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": 5,
                    "day": null,
                    "year": 2010
                }
            },
            "profile_positions": [
                {
                    "location": "Gujarat, India",
                    "date": {
                        "start": {
                            "month": 5,
                            "day": null,
                            "year": 2009
                        },
                        "end": {
                            "month": 5,
                            "day": null,
                            "year": 2010
                        }
                    },
                    "company": "GURURAJ ENGINEERS",
                    "description": "Wiper Control System Using HMI and PLC:\nDeveloped a system to control operating speed of 10 wipers individually as well as in group using Versamax Nano PLC and HMI, for Gururaj Engineers, one of the prominent Solution Provider for GE-Intelligent Platforms.\n\nMotor Control System\nDeveloped a system to control motion and speed of motor using Versamax Nano PLC. System was also made immune against overload and over temperature",
                    "title": "Project Intern",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "System Verilog",
        "Verilog",
        "VHDL",
        "VLSI",
        "ASIC",
        "C++",
        "C",
        "Perl",
        "ModelSim",
        "NCSim",
        "Synopsys VCS",
        "Cadence",
        "Simulations",
        "Microcontrollers",
        "Microsoft Office",
        "Cadence Virtuoso",
        "Programming",
        "Integrated Circuit Design",
        "Static Timing Analysis",
        "SoC"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}