|index| opcode ||  op1 |  op2 | dest |
|     |        ||  sr  |  sr  |  sr  |  
|0    | loadI  || 0    | -    | r0   |
|1    | loadI  || 4    | -    | r1   |
|2    | loadI  || 1024 | -    | r10  |
|3    | store  || r0   | r10  | -    |
|4    | add    || r0   | r1   | r0   |
|5    | add    || r10  | r1   | r10  |
|6    | store  || r0   | r10  | -    |
|7    | add    || r0   | r1   | r0   |
|8    | add    || r10  | r1   | r10  |
|9    | store  || r0   | r10  | -    |
|10   | add    || r0   | r1   | r0   |
|11   | add    || r10  | r1   | r10  |
|12   | store  || r0   | r10  | -    |
|13   | add    || r0   | r1   | r0   |
|14   | add    || r10  | r1   | r10  |
|15   | store  || r0   | r10  | -    |
|16   | add    || r0   | r1   | r0   |
|17   | add    || r10  | r1   | r10  |
|18   | store  || r0   | r10  | -    |
|19   | add    || r0   | r1   | r0   |
|20   | add    || r10  | r1   | r10  |
|21   | store  || r0   | r10  | -    |
|22   | add    || r0   | r1   | r0   |
|23   | add    || r10  | r1   | r10  |
|24   | store  || r0   | r10  | -    |
|25   | add    || r0   | r1   | r0   |
|26   | add    || r10  | r1   | r10  |
|27   | store  || r0   | r10  | -    |
|28   | add    || r0   | r1   | r0   |
|29   | add    || r10  | r1   | r10  |
|30   | store  || r0   | r10  | -    |
|31   | add    || r0   | r1   | r0   |
|32   | add    || r10  | r1   | r10  |
|33   | store  || r0   | r10  | -    |
|34   | loadI  || 1024 | -    | r2   |
|35   | load   || r2   | -    | r3   |
|36   | add    || r2   | r1   | r2   |
|37   | load   || r2   | -    | r4   |
|38   | add    || r2   | r1   | r2   |
|39   | load   || r2   | -    | r5   |
|40   | add    || r3   | r4   | r20  |
|41   | load   || r2   | -    | r6   |
|42   | add    || r6   | r6   | r21  |
|43   | mult   || r3   | r4   | r23  |
|44   | mult   || r20  | r21  | r22  |
|45   | loadI  || 2048 | -    | r7   |
|46   | store  || r22  | r7   | -    |
|47   | output || 2048 | -    | -    |
