var g_data = {"9":{"st":"inst","pa":0,"n":"/top/duv","l":"Verilog","sn":21,"du":{"n":"work.fifo","s":5,"b":1},"bc":[{"n":"top","s":6,"b":1},{"n":"duv","s":9,"z":1}],"loc":{"cp":86.60,"data":{"d":[8,7,1],"a":[7,6,1]}}},"6":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":21,"du":{"n":"work.top","s":4,"b":0},"bc":[{"n":"top","s":6,"z":1}],"children":[{"n":"duv","id":9,"zf":1,"tc":86.60,"d":87.50,"a":85.71}],"rec":{"cp":86.60,"data":{"d":[8,7],"a":[7,6]}}},"10":{"st":"inst","pa":0,"n":"/test_pkg","l":"SystemVerilog","sn":3,"du":{"n":"work.test_pkg","s":3,"b":1},"bc":[{"n":"test_pkg","s":10,"z":1}],"loc":{"cp":88.54,"data":{"gb":[20,17,1],"cvpc":[7,1],"g":[2,77.08,1],"a":[10,10,1]}}},"5":{"st":"du","pa":0,"n":"work.fifo","l":"Verilog","sn":22,"one_inst":9,"loc":{"cp":86.60,"data":{"d":[8,7,1],"a":[7,6,1]}}},"3":{"st":"du","pa":0,"n":"work.test_pkg","l":"SystemVerilog","sn":3,"one_inst":10,"loc":{"cp":88.54,"data":{"gb":[20,17,1],"cvpc":[7,1],"g":[2,77.08,1],"a":[10,10,1]}}}};
processSummaryData(g_data);