[{"DBLP title": "Conversion and interfacing techniques for asynchronous circuits.", "DBLP authors": ["Markus Ferringer"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783039", "OA papers": [{"PaperId": "https://openalex.org/W2166662857", "PaperTitle": "Conversion and interfacing techniques for asynchronous circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 1.0}, "Authors": ["Markus Ferringer"]}]}, {"DBLP title": "A system-level platform for dependability enhancement and its analysis for mixed-signal SoCs.", "DBLP authors": ["Muhammad Aamir Khan", "Hans G. Kerkhoff"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783040", "OA papers": [{"PaperId": "https://openalex.org/W1575826457", "PaperTitle": "A system-level platform for dependability enhancement and its analysis for mixed-signal SoCs", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Muhammad Shahzeb Khan", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Dual use of power lines for data communications in microprocessors.", "DBLP authors": ["Vipul Chawla", "Dong Sam Ha"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783041", "OA papers": [{"PaperId": "https://openalex.org/W2113028100", "PaperTitle": "Dual use of power lines for data communications in microprocessors", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Qualcomm (United Kingdom)": 1.0, "Virginia Tech": 1.0}, "Authors": ["Chawla Vipul", "Dong Sam Ha"]}]}, {"DBLP title": "PVT tolerant LC-VCO in 90 nm CMOS technology for GPS/Galileo applications.", "DBLP authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783042", "OA papers": [{"PaperId": "https://openalex.org/W2097964119", "PaperTitle": "PVT tolerant LC-VCO in 90 nm CMOS technology for GPS/Galileo applications", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"]}]}, {"DBLP title": "Design-for-Test method for high-speed ADCs: Behavioral description and optimization.", "DBLP authors": ["Yolanda Lechuga", "Rom\u00e1n Mozuelos", "Mar Mart\u00ednez", "Salvador Bracho"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783043", "OA papers": [{"PaperId": "https://openalex.org/W2112443335", "PaperTitle": "Design-for-Test method for high-speed ADCs: Behavioral description and optimization", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Cantabria": 4.0}, "Authors": ["Y. Lechuga", "R. Mozuelos", "M. I. Mart\u00ednez", "Salvador Bracho"]}]}, {"DBLP title": "High performance adaptive sensor interface design through model based estimation of analog non-idealities.", "DBLP authors": ["Sumit Adhikari", "Muhammad Farooq", "Jan Haase", "Christoph Grimm"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783044", "OA papers": [{"PaperId": "https://openalex.org/W2170527346", "PaperTitle": "High performance adaptive sensor interface design through model based estimation of analog non-idealities", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"TU Wien": 4.0}, "Authors": ["Sumit Adhikari", "Muhammad Farooq", "Jan Haase", "Christoph Grimm"]}]}, {"DBLP title": "Cost-efficient 130nm TSMC Forward Transform and Quantization for H.264/AVC encoders.", "DBLP authors": ["Xuan-Tu Tran", "Van-Huan Tran"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783045", "OA papers": [{"PaperId": "https://openalex.org/W2120561658", "PaperTitle": "Cost-efficient 130nm TSMC Forward Transform and Quantization for H.264/AVC encoders", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"SIS Laboratory, University of Engineering and Technology, VNU Hanoi. 144 Xuan Thuy road, 10000, Vietnam": 2.0}, "Authors": ["Xuan-Tu Tran", "Van-Huan Tran"]}]}, {"DBLP title": "Towards an unified IP verification and robustness analysis platform.", "DBLP authors": ["David H\u00e9ly", "Vincent Beroulle", "Feng Lu", "Jos\u00e9 Ram\u00f3n Garc\u00eda Oya"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783046", "OA papers": [{"PaperId": "https://openalex.org/W2110620217", "PaperTitle": "Towards an unified IP verification and robustness analysis platform", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Grenoble Institute of Technology": 3.0, "University of Seville": 1.0}, "Authors": ["David Hely", "Vincent Beroulle", "Feng Lu", "Jose M. Garcia"]}]}, {"DBLP title": "An example of DISPLAY-CTRL IP Component verification in SCE-MI based emulation platform.", "DBLP authors": ["Wlodzimierz Wrona", "Pawel Duc", "Lukasz Barcik", "Wojciech Pietrasina"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783047", "OA papers": [{"PaperId": "https://openalex.org/W2145956468", "PaperTitle": "An example of DISPLAY-CTRL IP Component verification in SCE-MI based emulation platform", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Evatronix S.A., Bielsko-Biala, Poland": 4.0}, "Authors": ["Wlodzimierz Wrona", "Pawel Duc", "Lukasz Barcik", "Wojciech Pietrasina"]}]}, {"DBLP title": "An analog perspective on device reliability in 32nm high-\u03ba metal gate technology.", "DBLP authors": ["Florian Chouard", "Shailesh More", "Michael Fulde", "Doris Schmitt-Landsiedel"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783049", "OA papers": [{"PaperId": "https://openalex.org/W2095598799", "PaperTitle": "An analog perspective on device reliability in 32nm high-&#x03BA; metal gate technology", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Technical University of Munich": 3.0, "Deutsche Telekom (Austria)": 1.0}, "Authors": ["Florian Raoul Chouard", "Shailesh More", "Michael Fulde", "Doris Schmitt-Landsiedel"]}]}, {"DBLP title": "Increasing the efficiency of analog OBIST using on-chip compensation of technology variations.", "DBLP authors": ["Daniel Arbet", "Juraj Brenkus", "G\u00e1bor Gyepes", "Viera Stopjakov\u00e1"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783050", "OA papers": [{"PaperId": "https://openalex.org/W2139110856", "PaperTitle": "Increasing the efficiency of analog OBIST using on-chip compensation of technology variations", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Daniel Arbet", "Juraj Brenkus", "Gabor Gyepes", "Viera Stopjakova"]}]}, {"DBLP title": "A resistorless current reference source for 65 nm CMOS technology with low sensitivity to process, supply voltage and temperature variations.", "DBLP authors": ["Michal Lukaszewicz", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783051", "OA papers": [{"PaperId": "https://openalex.org/W2102810374", "PaperTitle": "A resistorless current reference source for 65 nm CMOS technology with low sensitivity to process, supply voltage and temperature variations", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Michal Lukaszewicz", "Tomasz Borejko", "Witold A. Pleskacz"]}]}, {"DBLP title": "Defect-oriented module-level fault diagnosis in digital circuits.", "DBLP authors": ["Sergei Kostin", "Raimund Ubar", "Jaan Raik"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783053", "OA papers": [{"PaperId": "https://openalex.org/W2121273230", "PaperTitle": "Defect-oriented module-level fault diagnosis in digital circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tallinn University of Technology": 3.0}, "Authors": ["Sergei Kostin", "Raimund Ubar", "Jaan Raik"]}]}, {"DBLP title": "Efficient diagnostics algorithms for regular computing structures.", "DBLP authors": ["Miroslav Manik", "Elena Gramatov\u00e1"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783054", "OA papers": [{"PaperId": "https://openalex.org/W2156082755", "PaperTitle": "Efficient diagnostics algorithms for regular computing structures", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak Academy of Sciences": 1.0, "Slovak University of Technology in Bratislava": 1.0}, "Authors": ["Miroslav Manik", "Elena Gramatov\u00e1"]}]}, {"DBLP title": "SAT-based analysis of sensitisable paths.", "DBLP authors": ["Matthias Sauer", "Alexander Czutro", "Tobias Schubert", "Stefan Hillebrecht", "Ilia Polian", "Bernd Becker"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783055", "OA papers": [{"PaperId": "https://openalex.org/W2169103267", "PaperTitle": "SAT-based analysis of sensitisable paths", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Albert-Ludwigs-University Freiburg, Georges-K\u00f6hler-Allee 051, 79110, Germany": 5.0, "University of Passau": 1.0}, "Authors": ["Matthias Sauer", "Alexander Czutro", "Tobias Schubert", "Stefan Hillebrecht", "Ilia Polian", "Bernd Becker"]}]}, {"DBLP title": "Wireless wafer-level testing of integrated circuits via capacitively-coupled channels.", "DBLP authors": ["Dae Young Lee", "David D. Wentzloff", "John P. Hayes"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783056", "OA papers": [{"PaperId": "https://openalex.org/W2167405852", "PaperTitle": "Wireless wafer-level testing of integrated circuits via capacitively-coupled channels", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Dae Young Lee", "David D. Wentzloff", "John P. Hayes"]}]}, {"DBLP title": "Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip.", "DBLP authors": ["Thomas Canhao Xu", "Pasi Liljeberg", "Hannu Tenhunen"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783057", "OA papers": [{"PaperId": "https://openalex.org/W2115678927", "PaperTitle": "Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Turku": 3.0}, "Authors": ["Thomas Canhao Xu", "Pasi Liljeberg", "Hannu Tenhunen"]}]}, {"DBLP title": "Decoupling capacitance boosting for on-chip resonant supply noise reduction.", "DBLP authors": ["Jinmyoung Kim", "Toru Nakura", "Hidehiro Takata", "Koichiro Ishibashi", "Makoto Ikeda", "Kunihiro Asada"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783058", "OA papers": [{"PaperId": "https://openalex.org/W2125788129", "PaperTitle": "Decoupling capacitance boosting for on-chip resonant supply noise reduction", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Tokyo": 5.0, "Renesas Electronics (Japan)": 1.0}, "Authors": ["Jinmyoung Kim", "Toru Nakura", "Hidehiro Takata", "Koichiro Ishibashi", "Makoto Ikeda", "Kunihiro Asada"]}]}, {"DBLP title": "An all-digital on-chip PMOS and NMOS process variability monitor utilizing shared buffer ring and ring oscillator.", "DBLP authors": ["Tetsuya Iizuka", "Kunihiro Asada"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783059", "OA papers": [{"PaperId": "https://openalex.org/W2147754291", "PaperTitle": "An all-digital on-chip PMOS and NMOS process variability monitor utilizing shared buffer ring and ring oscillator", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Tokyo": 2.0}, "Authors": ["Tetsuya Iizuka", "Kunihiro Asada"]}]}, {"DBLP title": "Low-complexity integrated circuit aging monitor.", "DBLP authors": ["Aleksandar Simevski", "Rolf Kraemer", "Milos Krstic"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783060", "OA papers": [{"PaperId": "https://openalex.org/W2146743319", "PaperTitle": "Low-complexity integrated circuit aging monitor", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0, "Institut f\u00fcr Solartechnologien (Germany)": 1.0}, "Authors": ["Aleksandar Simevski", "Rolf Kraemer", "Milos Krstic"]}]}, {"DBLP title": "A 5Gb/s equalizer for USB 3.0 receiver in 65 nm CMOS technology.", "DBLP authors": ["Jakub Kopanski", "Witold A. Pleskacz", "Dariusz Pienkowski"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783063", "OA papers": [{"PaperId": "https://openalex.org/W2144899939", "PaperTitle": "A 5Gb/s equalizer for USB 3.0 receiver in 65 nm CMOS technology", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Evatronix, Al. Ujazdowskie 18/15, 00-478 Warsaw, POLAND": 1.0, "Warsaw University of Technology": 2.0}, "Authors": ["Jakub Kopanski", "Witold A. Pleskacz", "D. Pienkowski"]}]}, {"DBLP title": "Fault tolerance of SRAM-based FPGA via configuration frames.", "DBLP authors": ["Farid Lahrach", "Abderrahim Doumar", "Eric Ch\u00e2telet"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783066", "OA papers": [{"PaperId": "https://openalex.org/W2107089069", "PaperTitle": "Fault tolerance of SRAM-based FPGA via configuration frames", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Technology of Troyes": 3.0}, "Authors": ["Farid Lahrach", "Abderrahim Doumar", "Eric Chatelet"]}]}, {"DBLP title": "A new hierarchical built-in self-test with on-chip diagnosis for VLIW processors.", "DBLP authors": ["Markus Ulbricht", "Mario Sch\u00f6lzel", "Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783067", "OA papers": [{"PaperId": "https://openalex.org/W2108286888", "PaperTitle": "A new hierarchical built-in self-test with on-chip diagnosis for VLIW processors", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 4.0}, "Authors": ["Markus Ulbricht", "Mario Scholzel", "Tobias Koal", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "A chaos-based pseudo-random bit generator implemented in FPGA device.", "DBLP authors": ["Pawel Dabal", "Ryszard Pelka"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783069", "OA papers": [{"PaperId": "https://openalex.org/W2117993944", "PaperTitle": "A chaos-based pseudo-random bit generator implemented in FPGA device", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Military University of Technology in Warsaw": 2.0}, "Authors": ["Pawel Dabal", "R. Pe\u0142ka"]}]}, {"DBLP title": "Software defined radio - design and implementation of complete platform.", "DBLP authors": ["Pawel Pawlowski", "Adam Dabrowski", "Piotr Skrzypek", "Piotr Roszak", "Andrzej Palejko", "Tomasz Walenciak", "Mateusz Mor"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783070", "OA papers": [{"PaperId": "https://openalex.org/W2118435790", "PaperTitle": "Software defined radio - design and implementation of complete platform", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pozna\u0144 University of Technology": 7.0}, "Authors": ["Piotr Paw\u0142owski", "Anne Dabrowski", "P. Skrzypek", "Piotr Roszak", "A. Palejko", "T. Walenciak", "Marco Mor"]}]}, {"DBLP title": "Influence of parasitic memory effect on single-cell faults in SRAMs.", "DBLP authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui", "Michel Renovell"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783071", "OA papers": [{"PaperId": "https://openalex.org/W2100643245", "PaperTitle": "Influence of parasitic memory effect on single-cell faults in SRAMs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delft University of Technology": 3.0, "LIRMM-UMR C5506 CNRS. 161, rue Ada 34392 Montpellier Cedex 5 France": 1.0}, "Authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui", "Michel Renovell"]}]}, {"DBLP title": "Behavioral model of TRNG based on oscillator rings implemented in FPGA.", "DBLP authors": ["Knut Wold", "Slobodan Petrovic"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783072", "OA papers": [{"PaperId": "https://openalex.org/W2171466570", "PaperTitle": "Behavioral model of TRNG based on oscillator rings implemented in FPGA", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Ko-Aks (Norway)": 2.0}, "Authors": ["Knut Wold", "Slobodan D. Petrovi\u0107"]}]}, {"DBLP title": "Hybrid Simulation Environment for rapid MSP430 system design test and validation using MSPsim and SystemC.", "DBLP authors": ["Oliver Stecklina", "Frank Vater", "Thomas Basmer", "Erik Bergmann", "Hannes Menzel"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783073", "OA papers": [{"PaperId": "https://openalex.org/W2120786639", "PaperTitle": "Hybrid Simulation Environment for rapid MSP430 system design test and validation using MSPsim and SystemC", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 4.0, "Brandenburg University of Technology Cottbus-Senftenberg": 1.0}, "Authors": ["Oliver Stecklina", "Frank Vater", "Thomas Basmer", "Erik J. Bergmann", "Hannes Menzel"]}]}, {"DBLP title": "Indirect detection of clock skew induced hold-time violations on functional paths using scan shift operations.", "DBLP authors": ["Tsuyoshi Iwagaki", "Kewal K. Saluja"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783075", "OA papers": [{"PaperId": "https://openalex.org/W2140513946", "PaperTitle": "Indirect detection of clock skew induced hold-time violations on functional paths using scan shift operations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Japan Advanced Institute of Science and Technology": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Tsuyoshi Iwagaki", "Kewal K. Saluja"]}]}, {"DBLP title": "Decomposition of multi-output logic function in Reed-Muller spectral domain.", "DBLP authors": ["Stefan Kolodzinski", "Edward Hrynkiewicz"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783076", "OA papers": [{"PaperId": "https://openalex.org/W2095874713", "PaperTitle": "Decomposition of multi-output logic function in Reed-Muller spectral domain", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pratt & Whitney, Kalisz, Poland": 1.0, "Silesian University of Technology": 1.0}, "Authors": ["Stefan Kolodzinski", "Edward Hrynkiewicz"]}]}, {"DBLP title": "Functional enhancements of TMR for power efficient and error resilient ASIC designs.", "DBLP authors": ["Hagen S\u00e4mrow", "Claas Cornelius", "Philipp Gorski", "Jakob Salzmann", "Andreas Tockhorn", "Dirk Timmermann"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783077", "OA papers": [{"PaperId": "https://openalex.org/W2163814871", "PaperTitle": "Functional enhancements of TMR for power efficient and error resilient ASIC designs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rostock": 6.0}, "Authors": ["Hagen Samrow", "Claas Cornelius", "Philipp Gorski", "Jakob Salzmann", "Andreas Tockhorn", "Dirk Timmermann"]}]}, {"DBLP title": "A study of path delay variations in the presence of uncorrelated power and ground supply noise.", "DBLP authors": ["Aida Todri", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783078", "OA papers": [{"PaperId": "https://openalex.org/W2161797607", "PaperTitle": "A study of path delay variations in the presence of uncorrelated power and ground supply noise", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Montpellier": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0}, "Authors": ["A. Todri", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel"]}]}, {"DBLP title": "Muller C-elements based on minority-3 functions for ultra low voltage supplies.", "DBLP authors": ["Hans Kristian Otnes Berge", "Amir Hasanbegovic", "Snorre Aunet"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783079", "OA papers": [{"PaperId": "https://openalex.org/W2139720602", "PaperTitle": "Muller C-elements based on minority-3 functions for ultra low voltage supplies", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Oslo": 3.0}, "Authors": ["Hans Berge", "Amir Hasanbegovic", "Snorre Aunet"]}]}, {"DBLP title": "Power consumption traces realignment to improve differential power analysis.", "DBLP authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre", "Miroslav Valka", "Denis R\u00e9al"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783080", "OA papers": [{"PaperId": "https://openalex.org/W2101545830", "PaperTitle": "Power consumption traces realignment to improve differential power analysis", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0, "Roche (France)": 1.0}, "Authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre", "Miroslav Valka", "Denis R\u00e9al"]}]}, {"DBLP title": "Fault injection analysis of transient faults in clustered VLIW processors.", "DBLP authors": ["Luca Sterpone", "Davide Sabena", "Salvatore Campagna", "Matteo Sonza Reorda"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783081", "OA papers": [{"PaperId": "https://openalex.org/W2109541368", "PaperTitle": "Fault injection analysis of transient faults in clustered VLIW processors", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Luca Sterpone", "Davide Sabena", "Sebastiano Campagna", "M. Sonza Reorda"]}]}, {"DBLP title": "Implementation of Selective Fault Tolerance with conventional synthesis tools.", "DBLP authors": ["Michael Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783082", "OA papers": [{"PaperId": "https://openalex.org/W2125156433", "PaperTitle": "Implementation of Selective Fault Tolerance with conventional synthesis tools", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"BTU Cottbus, Computer Science Institute, Erich-Weinert-Stra\u00dfe 1, 03046, Germany": 1.0, "University of Potsdam": 1.0, "Institut f\u00fcr Solartechnologien (Germany)": 1.0}, "Authors": ["M. Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"]}]}, {"DBLP title": "Optimal spare utilization for reliability and mean lifetime improvement of logic built-in self-repair.", "DBLP authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783083", "OA papers": [{"PaperId": "https://openalex.org/W2171430640", "PaperTitle": "Optimal spare utilization for reliability and mean lifetime improvement of logic built-in self-repair", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0}, "Authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors.", "DBLP authors": ["Abdelmajid Bouajila", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783084", "OA papers": [{"PaperId": "https://openalex.org/W2134253040", "PaperTitle": "An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany": 4.0}, "Authors": ["Abdelmajid Bouajila", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf"]}]}, {"DBLP title": "Hardware architecture for packet classification with prefix coloring.", "DBLP authors": ["Viktor Pus", "Michal Kajan", "Jan Korenek"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783085", "OA papers": [{"PaperId": "https://openalex.org/W2134085097", "PaperTitle": "Hardware architecture for packet classification with prefix coloring", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Viktor Pus", "Michal Kajan", "Jan Korenek"]}]}, {"DBLP title": "Communication modelling and synthesis for NoC-based systems with real-time constraints.", "DBLP authors": ["Mihkel Tagel", "Peeter Ellervee", "Thorsten Hollstein", "Gert Jervan"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783086", "OA papers": [{"PaperId": "https://openalex.org/W2133849230", "PaperTitle": "Communication modelling and synthesis for NoC-based systems with real-time constraints", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tallinn University of Technology": 4.0}, "Authors": ["Mihkel Tagel", "Peeter Ellervee", "Thomas Hollstein", "Gert Jervan"]}]}, {"DBLP title": "Optimization of message encryption for distributed embedded systems with real-time constraints.", "DBLP authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783087", "OA papers": [{"PaperId": "https://openalex.org/W2101667397", "PaperTitle": "Optimization of message encryption for distributed embedded systems with real-time constraints", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Manufacturing variability analysis in Carbon Nanotube Technology: A comparison with bulk CMOS in 6T SRAM scenario.", "DBLP authors": ["Carmen Garcia", "Antonio Rubio"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783088", "OA papers": [{"PaperId": "https://openalex.org/W2112266949", "PaperTitle": "Manufacturing variability analysis in Carbon Nanotube Technology: A comparison with bulk CMOS in 6T SRAM scenario", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"FC Barcelona": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Carmen Garc\u00eda", "Antonio Rubio"]}]}, {"DBLP title": "Characterization of digital cells for statistical test.", "DBLP authors": ["Fabian Hopsch", "Michael Lindig", "Bernd Straube", "Wolfgang Vermeiren"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783089", "OA papers": [{"PaperId": "https://openalex.org/W2162523007", "PaperTitle": "Characterization of digital cells for statistical test", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 4.0}, "Authors": ["Fabian Hopsch", "Michael Lindig", "Bernd Straube", "Wolfgang Vermeiren"]}]}, {"DBLP title": "A variation-aware adaptive voltage scaling technique based on in-situ delay monitoring.", "DBLP authors": ["Martin Wirnshofer", "Leonhard Hei\u00df", "Georg Georgakos", "Doris Schmitt-Landsiedel"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783090", "OA papers": [{"PaperId": "https://openalex.org/W2099279767", "PaperTitle": "A variation-aware adaptive voltage scaling technique based on in-situ delay monitoring", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Technical University of Munich": 3.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Martin Wirnshofer", "Leonhard Heiss", "Georg Georgakos", "Doris Schmitt-Landsiedel"]}]}, {"DBLP title": "Receiver OEIC using a bipolar translinear loop.", "DBLP authors": ["Artur Marchlewski", "Horst Zimmermann", "Ingrid Jonak-Auer", "Ewald Wachmann"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783091", "OA papers": [{"PaperId": "https://openalex.org/W2156752992", "PaperTitle": "Receiver OEIC using a bipolar translinear loop", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 2.0, "AMS (Austria)": 2.0}, "Authors": ["A. Marchlewski", "Horst Zimmermann", "Ingrid Jonak-Auer", "Ewald Wachmann"]}]}, {"DBLP title": "DODT: Increasing requirements formalism using domain ontologies for improved embedded systems development.", "DBLP authors": ["Stefan Farfeleder", "Thomas Moser", "Andreas Krall", "Tor St\u00e5lhane", "Herbert Zojer", "Christian Panis"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783092", "OA papers": [{"PaperId": "https://openalex.org/W2130175296", "PaperTitle": "DODT: Increasing requirements formalism using domain ontologies for improved embedded systems development", "Year": 2011, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Institute of Computer Languages, University of Technology, Vienna, Austria": 1.0, "TU Wien": 2.0, "Norwegian University of Science and Technology": 1.0, "Infineon Technologies (Austria)": 1.0, "Catena Radio Design bv, the Netherlands": 1.0}, "Authors": ["Stefan Farfeleder", "Thomas Moser", "Andreas Krall", "Tor St\u00e5lhane", "Herbert Zojer", "Christian Panis"]}]}, {"DBLP title": "Abstract modeling and simulation based selective estimation.", "DBLP authors": ["Yaseen Zaidi", "Sumit Adhikari", "Christoph Grimm"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783093", "OA papers": [{"PaperId": "https://openalex.org/W2118921923", "PaperTitle": "Abstract modeling and simulation based selective estimation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Yaseen Zaidi", "Sumit Adhikari", "Christoph Grimm"]}]}, {"DBLP title": "Fast just-in-time translated simulator for ASIP design.", "DBLP authors": ["Zdenek Prikryl", "Jakub Kroustek", "Tomas Hruska", "Dusan Kol\u00e1r"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783094", "OA papers": [{"PaperId": "https://openalex.org/W1983499053", "PaperTitle": "Fast just-in-time translated simulator for ASIP design", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Brno University of Technology": 4.0}, "Authors": ["Zdenek Prikryl", "Jakub Kroustek", "Tom\u00e1\u0161 Hru\u0161ka", "Dusan Kolar"]}]}, {"DBLP title": "CAD tool for PLL Design.", "DBLP authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783095", "OA papers": [{"PaperId": "https://openalex.org/W2150086441", "PaperTitle": "CAD tool for PLL Design", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, ul. Koszykowa 75, 00-662, POLAND": 3.0}, "Authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"]}]}, {"DBLP title": "Verification of JPEG2000 encoder based on rate and distortion curve analysis.", "DBLP authors": ["Damian Modrzyk", "Michal Staworko"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783097", "OA papers": [{"PaperId": "https://openalex.org/W2164578414", "PaperTitle": "Verification of JPEG2000 encoder based on rate and distortion curve analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Evatronix SA, Gliwice, Poland": 1.0, "National Institute of Telecommunications": 0.5, "Warsaw University of Technology": 0.5}, "Authors": ["Damian Modrzyk", "Michal Staworko"]}]}, {"DBLP title": "Failure probability of SRAM-FPGA systems with Stochastic Activity Networks.", "DBLP authors": ["Cinzia Bernardeschi", "Luca Cassano", "Andrea Domenici"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783098", "OA papers": [{"PaperId": "https://openalex.org/W2160685133", "PaperTitle": "Failure probability of SRAM-FPGA systems with Stochastic Activity Networks", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Pisa": 3.0}, "Authors": ["Cinzia Bernardeschi", "Luca Cassano", "Andrea Domenici"]}]}, {"DBLP title": "Improving performance of robust Self Adaptive Caches by optimizing the switching algorithm.", "DBLP authors": ["Liviu Agnola", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783099", "OA papers": [{"PaperId": "https://openalex.org/W2034614334", "PaperTitle": "Improving performance of robust Self Adaptive Caches by optimizing the switching algorithm", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Timi\u015foara": 4.0}, "Authors": ["Liviu Agnola", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan"]}]}, {"DBLP title": "Sample synchronization of multiple multiplexed DA and AD converters in FPGAs.", "DBLP authors": ["Thilo Ohlemueller", "Markus Petri"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783100", "OA papers": [{"PaperId": "https://openalex.org/W2100855887", "PaperTitle": "Sample synchronization of multiple multiplexed DA and AD converters in FPGAs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Humboldt-Universit\u00e4t zu Berlin": 0.5, "Innovations for High Performance Microelectronics": 1.5}, "Authors": ["Thilo Ohlemueller", "Markus Petri"]}]}, {"DBLP title": "Hardware efficient design of Variable Length FFT Processor.", "DBLP authors": ["Vinay Gautam", "Kailash Chandra Ray", "Pauline C. Haddow"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783102", "OA papers": [{"PaperId": "https://openalex.org/W2166959890", "PaperTitle": "Hardware efficient design of Variable Length FFT Processor", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"NTNU Social Research": 1.0, "Indian Institute of Technology Patna": 1.0, "Department of Computer and Information Science, NTNU, Trondheim, Norway-7491": 1.0}, "Authors": ["Vinay Gautam", "Kailash Chandra Ray", "Pauline C. Haddow"]}]}, {"DBLP title": "High-performance hardware accelerators for sorting and managing priorities.", "DBLP authors": ["Valery Sklyarov", "Iouliia Skliarova", "Dmitri Mihhailov", "Alexander Sudnitson"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783103", "OA papers": [{"PaperId": "https://openalex.org/W2006482092", "PaperTitle": "High-performance hardware accelerators for sorting and managing priorities", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Aveiro": 2.0, "Tallinn University of Technology": 2.0}, "Authors": ["Valery Sklyarov", "Iouliia Skliarova", "Dmitri Mihhailov", "Alexander Sudnitson"]}]}, {"DBLP title": "Precise IPv4/IPv6 packet generator based on NetCOPE platform.", "DBLP authors": ["Jir\u00ed Matousek", "Pavol Korcek"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783104", "OA papers": [{"PaperId": "https://openalex.org/W2138935656", "PaperTitle": "Precise IPv4/IPv6 packet generator based on NetCOPE platform", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Jir\u00ed Matousek", "Pavol Korcek"]}]}, {"DBLP title": "Effective hash-based IPv6 longest prefix match.", "DBLP authors": ["Jiri Tobola", "Jan Korenek"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783105", "OA papers": [{"PaperId": "https://openalex.org/W2101158470", "PaperTitle": "Effective hash-based IPv6 longest prefix match", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Jiri Tobola", "Jan Korenek"]}]}, {"DBLP title": "Stacking order impact on overall 3D die-to-wafer Stacked-IC cost.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783107", "OA papers": [{"PaperId": "https://openalex.org/W2139095622", "PaperTitle": "Stacking order impact on overall 3D die-to-wafer Stacked-IC cost", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "A memetic algorithm for computing 3D capacitance in multiconductor VLSI circuits.", "DBLP authors": ["Yiorgos I. Bontzios", "Michael G. Dimopoulos", "Alkis A. Hatzopoulos"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783108", "OA papers": [{"PaperId": "https://openalex.org/W2079019372", "PaperTitle": "A memetic algorithm for computing 3D capacitance in multiconductor VLSI circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Aristotle University of Thessaloniki": 2.0, "Alexander Technological Educational Institute of Thessaloniki": 1.0}, "Authors": ["Yiorgos I. Bontzios", "Michael G. Dimopoulos", "Alkis A. Hatzopoulos"]}]}, {"DBLP title": "Optimized embedded memory diagnosis.", "DBLP authors": ["Mauricio de Carvalho", "Paolo Bernardi", "Matteo Sonza Reorda", "Nicola Campanelli", "Tamas Kerekes", "Davide Appello", "Mario Barone", "Vincenzo Tancorre", "Marco Terzi"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783109", "OA papers": [{"PaperId": "https://openalex.org/W2106992483", "PaperTitle": "Optimized embedded memory diagnosis", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Polytechnic University of Turin": 3.0, "NplusT, Semiconductor Application Center, Montecastrilli (TR), Italy": 2.0, "STMicroelectronics, Agrate Brianza (MI), Italy.": 4.0}, "Authors": ["M. A. A. Pinheiro de Carvalho", "Paolo Bernardi", "M. Sonza Reorda", "N. Campanelli", "T. Kerekes", "D. Appello", "M. Barone", "V. Tancorre", "Murat Terzi"]}]}, {"DBLP title": "Optimized march test flow for detecting memory faults in SRAM devices under bit line coupling.", "DBLP authors": ["Leonardo Bonet Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783110", "OA papers": [{"PaperId": "https://openalex.org/W2166104212", "PaperTitle": "Optimized march test flow for detecting memory faults in SRAM devices under bit line coupling", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "University of Montpellier": 3.0, "Infineon Technologies France 2600, route des Cr\u00eates - 06560 Sophia-Antipolis, France": 1.0}, "Authors": ["L. B. Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "N. Badereddine"]}]}, {"DBLP title": "On using a SPICE-like TSTAC\u2122 eFlash model for design and test.", "DBLP authors": ["Pierre-Didier Mauroux", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Beno\u00eet Godard", "Gilles Festes", "Laurent Vachez"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783111", "OA papers": [{"PaperId": "https://openalex.org/W2115194371", "PaperTitle": "On using a SPICE-like TSTAC&#x2122; eFlash model for design and test", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "University of Montpellier": 3.0, "Atmel (France)": 3.0}, "Authors": ["P.-D. Mauroux", "Arnaud Virazel", "Alessio Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Benjamin Godard", "G. Festes", "L. Vachez"]}]}, {"DBLP title": "Statistical analysis of 6T SRAM data retention voltage under process variation.", "DBLP authors": ["Elena Ioana Vatajelu", "Joan Figueras"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783112", "OA papers": [{"PaperId": "https://openalex.org/W1979375376", "PaperTitle": "Statistical analysis of 6T SRAM data retention voltage under process variation", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Elena I. Vatajelu", "Joan Figueras"]}]}, {"DBLP title": "Decreasing test time by scan chain reorganization.", "DBLP authors": ["Pavel Bartos", "Zdenek Kot\u00e1sek", "Jan Dohnal"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783113", "OA papers": [{"PaperId": "https://openalex.org/W2166295257", "PaperTitle": "Decreasing test time by scan chain reorganization", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 2.0, "ON Semiconductor (Czechia)": 1.0}, "Authors": ["P. Barto\u0161", "Zdenek Kotasek", "Jan Dohnal"]}]}, {"DBLP title": "Max-Fill: A method to generate high quality delay tests.", "DBLP authors": ["Xiaoxin Fan", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783114", "OA papers": [{"PaperId": "https://openalex.org/W2169471366", "PaperTitle": "Max-Fill: A method to generate high quality delay tests", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Iowa": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Xiaoxin Fan", "Sudhakar M. Reddy", "Irith Pomeranz"]}]}, {"DBLP title": "Measurement point selection for in-operation wear-out monitoring.", "DBLP authors": ["Urban Ingelsson", "Shih-Yen Chang", "Erik Larsson"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783115", "OA papers": [{"PaperId": "https://openalex.org/W2110719747", "PaperTitle": "Measurement point selection for in-operation wear-out monitoring", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Urban Ingelsson", "Shih Lin Chang", "Erik G. Larsson"]}]}, {"DBLP title": "Test vector overlapping based compression tool for narrow test access mechanism.", "DBLP authors": ["Jiri Jen\u00edcek", "Martin Rozkovec", "Ondrej Nov\u00e1k"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783116", "OA papers": [{"PaperId": "https://openalex.org/W2153401643", "PaperTitle": "Test vector overlapping based compression tool for narrow test access mechanism", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Liberec": 3.0}, "Authors": ["Jiri Jenicek", "Martin Rozkovec", "Ond\u0159ej Nov\u00e1k"]}]}, {"DBLP title": "Automatic property generation for the formal verification of bus bridges.", "DBLP authors": ["Mathias Soeken", "Ulrich K\u00fchne", "Martin Freibothe", "G\u00f6rschwin Fey", "Rolf Drechsler"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783129", "OA papers": [{"PaperId": "https://openalex.org/W2149807869", "PaperTitle": "Automatic property generation for the formal verification of bus bridges", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bremen": 3.0, "LSV ENS de Cachan, 94235, France": 1.0, "OneSpin Solutions GmbH, 80339 Munich, Germany": 1.0}, "Authors": ["Mathias Soeken", "Ulrich K\u00fchne", "Martin Freibothe", "Gorschwin Fe", "Rolf Drechsler"]}]}, {"DBLP title": "Probabilistic equivalence checking based on high-level decision diagrams.", "DBLP authors": ["Anton Karputkin", "Raimund Ubar", "Mati Tombak", "Jaan Raik"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783130", "OA papers": [{"PaperId": "https://openalex.org/W2142287934", "PaperTitle": "Probabilistic equivalence checking based on high-level decision diagrams", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tallinn University of Technology": 4.0}, "Authors": ["Anton Karputkin", "Raimund Ubar", "Mati Tombak", "Jaan Raik"]}]}, {"DBLP title": "Proof certificates and non-linear arithmetic constraints.", "DBLP authors": ["Stefan Kupferschmid", "Bernd Becker", "Tino Teige", "Martin Fr\u00e4nzle"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783131", "OA papers": [{"PaperId": "https://openalex.org/W2135185226", "PaperTitle": "Proof certificates and non-linear arithmetic constraints", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Freiburg": 2.0, "Carl von Ossietzky University of Oldenburg": 2.0}, "Authors": ["S. Kupferschmid", "Bernd Becker", "Tino Teige", "Martin Fr\u00e4nzle"]}]}, {"DBLP title": "TLM protocol compliance checking at the Electronic System Level.", "DBLP authors": ["Mohamed Bawadekji", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783132", "OA papers": [{"PaperId": "https://openalex.org/W2163285027", "PaperTitle": "TLM protocol compliance checking at the Electronic System Level", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Mohamed Bawadekji", "Daniel Grosse", "Rolf Drechsler"]}]}, {"DBLP title": "Error recovery technique for coarse-grained reconfigurable architectures.", "DBLP authors": ["Muhammad Moazam Azeem", "Stanislaw J. Piestrak", "Olivier Sentieys", "S\u00e9bastien Pillement"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783133", "OA papers": [{"PaperId": "https://openalex.org/W2157290372", "PaperTitle": "Error recovery technique for coarse-grained reconfigurable architectures", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Orange (France)": 1.0, "French Institute for Research in Computer Science and Automation": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5, "University of Rennes": 1.0}, "Authors": ["Muhammad Moazam Azeem", "Stanislaw J. Piestrak", "Olivier Sentieys", "S\u00e9bastien Pillement"]}]}, {"DBLP title": "Behavior of CMOS polymorphic circuits in high temperature environment.", "DBLP authors": ["Richard Ruzicka", "V\u00e1clav Simek", "Luk\u00e1s Sekanina"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783134", "OA papers": [{"PaperId": "https://openalex.org/W2112035495", "PaperTitle": "Behavior of CMOS polymorphic circuits in high temperature environment", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Richard Ruzicka", "Vaclav Simek", "Lukas Sekanina"]}]}, {"DBLP title": "Dynamic placement applications into Self Adaptive network on FPGA.", "DBLP authors": ["Petr Honz\u00edk", "Jir\u00ed Kadlec"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783135", "OA papers": [{"PaperId": "https://openalex.org/W2142401317", "PaperTitle": "Dynamic placement applications into Self Adaptive network on FPGA", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"\u010cIP plus, s.r.o., Mil\u00ednsk\u00e1 130, P\u0159\u00edbram, 26101, Czech Republic": 1.0, "Department of Signal Processing, UTIA AV CR v.v.i., Pod vod\u00e1renskou v\u011b\u017e\u00ed 4, Praha 8, 182 08, Czech Republic": 1.0}, "Authors": ["Petr Honz\u00edk", "Jiri Kadlec"]}]}, {"DBLP title": "Minimal physical resource allocation of pi-calculus schedules to dynamically reconfigurable platforms.", "DBLP authors": ["Andr\u00e9 Seffrin", "Sorin A. Huss"], "year": 2011, "doi": "https://doi.org/10.1109/DDECS.2011.5783136", "OA papers": [{"PaperId": "https://openalex.org/W2171177058", "PaperTitle": "Minimal physical resource allocation of pi-calculus schedules to dynamically reconfigurable platforms", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Center for Research in Security and Privacy": 1.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Andre Seffrin", "Sorin A. Huss"]}]}]