#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 19:34:29 2018
# Process ID: 1828
# Current directory: C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.runs/synth_1/top_module.vds
# Journal file: C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8728 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 356.867 ; gain = 112.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-638] synthesizing module 'PB_debouncer' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/ejem_01.v:6]
	Parameter N bound to: 21 - type: integer 
	Parameter PB_IDLE bound to: 3'b001 
	Parameter PB_COUNT bound to: 3'b010 
	Parameter PB_PE bound to: 3'b011 
	Parameter PB_STABLE bound to: 3'b100 
	Parameter PB_NE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/ejem_01.v:51]
INFO: [Synth 8-256] done synthesizing module 'PB_debouncer' (1#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/ejem_01.v:6]
WARNING: [Synth 8-350] instance 'BDC' of module 'PB_debouncer' requires 6 connections, but only 4 given [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/top_module.sv:46]
INFO: [Synth 8-638] synthesizing module 'PB_debouncer__parameterized0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/ejem_01.v:6]
	Parameter N bound to: 12 - type: integer 
	Parameter PB_IDLE bound to: 3'b001 
	Parameter PB_COUNT bound to: 3'b010 
	Parameter PB_PE bound to: 3'b011 
	Parameter PB_STABLE bound to: 3'b100 
	Parameter PB_NE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/ejem_01.v:51]
INFO: [Synth 8-256] done synthesizing module 'PB_debouncer__parameterized0' (1#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/ejem_01.v:6]
WARNING: [Synth 8-350] instance 'BDU' of module 'PB_debouncer' requires 6 connections, but only 4 given [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/top_module.sv:53]
WARNING: [Synth 8-350] instance 'BDRES' of module 'PB_debouncer' requires 6 connections, but only 4 given [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/top_module.sv:60]
INFO: [Synth 8-638] synthesizing module 'retainchange' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/retainchange.sv:23]
INFO: [Synth 8-256] done synthesizing module 'retainchange' (2#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/retainchange.sv:23]
INFO: [Synth 8-638] synthesizing module 'calculadora' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/Calculadora.sv:23]
INFO: [Synth 8-256] done synthesizing module 'calculadora' (3#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/Desktop/Calculadora.sv:23]
INFO: [Synth 8-638] synthesizing module 'FDCE_1' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDCE_1' (4#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
INFO: [Synth 8-638] synthesizing module 'FDCE_1__parameterized0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDCE_1__parameterized0' (4#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/alu.sv:23]
	Parameter largo bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/alu.sv:31]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/alu.sv:23]
INFO: [Synth 8-638] synthesizing module 'clockmaster' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/cosas/clockmaster.sv:23]
	Parameter hz bound to: 480 - type: integer 
	Parameter cntmax bound to: 104166 - type: integer 
	Parameter bits bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockmaster' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/cosas/clockmaster.sv:23]
INFO: [Synth 8-638] synthesizing module 'disp_driver' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/disp_driver.sv:23]
INFO: [Synth 8-256] done synthesizing module 'disp_driver' (7#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/disp_driver.sv:23]
INFO: [Synth 8-638] synthesizing module 'display_bcd' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/display_bcd.sv:23]
INFO: [Synth 8-638] synthesizing module 'display_multiplexer_4bits' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/display_multiplexer_4bits.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/display_multiplexer_4bits.sv:32]
INFO: [Synth 8-256] done synthesizing module 'display_multiplexer_4bits' (8#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/display_multiplexer_4bits.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter_3bit' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/counter_3bit.sv:23]
INFO: [Synth 8-256] done synthesizing module 'counter_3bit' (9#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/counter_3bit.sv:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_sevenseg_hex' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/bcd_to_sevenseg_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/bcd_to_sevenseg_hex.sv:30]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_sevenseg_hex' (10#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/bcd_to_sevenseg_hex.sv:23]
INFO: [Synth 8-256] done synthesizing module 'display_bcd' (11#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/display_BCD/display_bcd.sv:23]
INFO: [Synth 8-638] synthesizing module 'clockmaster__parameterized0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/cosas/clockmaster.sv:23]
	Parameter hz bound to: 48 - type: integer 
	Parameter cntmax bound to: 1041666 - type: integer 
	Parameter bits bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockmaster__parameterized0' (11#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/cosas/clockmaster.sv:23]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/double-dabble-32bits/unsigned_to_bcd.v:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (12#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/double-dabble-32bits/unsigned_to_bcd.v:22]
WARNING: [Synth 8-350] instance 'CTD' of module 'unsigned_to_bcd' requires 5 connections, but only 4 given [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/top_module.sv:139]
INFO: [Synth 8-256] done synthesizing module 'top_module' (13#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design disp_driver has unconnected port res[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 388.859 ; gain = 144.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 388.859 ; gain = 144.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 750.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 750.008 ; gain = 506.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 750.008 ; gain = 506.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 750.008 ; gain = 506.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'button_state_reg' in module 'PB_debouncer'
INFO: [Synth 8-5544] ROM "button_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "button_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "button_state_next1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'button_state_reg' in module 'PB_debouncer__parameterized0'
INFO: [Synth 8-5544] ROM "button_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "button_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "button_state_next1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reta" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "retb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reto" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calculadora'
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.srcs/sources_1/imports/new/alu.sv:31]
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PB_IDLE |                            00001 |                              001
                PB_COUNT |                            00010 |                              010
                   PB_PE |                            00100 |                              011
               PB_STABLE |                            01000 |                              100
                   PB_NE |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'button_state_reg' using encoding 'one-hot' in module 'PB_debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PB_IDLE |                            00001 |                              001
                PB_COUNT |                            00010 |                              010
                   PB_PE |                            00100 |                              011
               PB_STABLE |                            01000 |                              100
                   PB_NE |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'button_state_reg' using encoding 'one-hot' in module 'PB_debouncer__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waitop1 |                               00 |                              000
                 waitop2 |                               01 |                              001
          wait_operation |                               10 |                              010
             show_result |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calculadora'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.008 ; gain = 506.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PB_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
Module PB_debouncer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
Module retainchange 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module calculadora 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
Module FDCE_1__mod 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FDCE_1__parameterized0__mod 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 2     
Module clockmaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module disp_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module display_multiplexer_4bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module counter_3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module clockmaster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module unsigned_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CLK240/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK48/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK48/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK240/clk_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 750.008 ; gain = 506.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 750.008 ; gain = 506.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 799.785 ; gain = 555.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |    11|
|4     |LUT2   |    11|
|5     |LUT3   |    29|
|6     |LUT4   |    48|
|7     |LUT5   |    32|
|8     |LUT6   |    70|
|9     |FDRE   |   217|
|10    |IBUF   |    20|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------------------+------+
|      |Instance |Module                         |Cells |
+------+---------+-------------------------------+------+
|1     |top      |                               |   481|
|2     |  ALU    |alu                            |    16|
|3     |  BDC    |PB_debouncer                   |    44|
|4     |  BDRES  |PB_debouncer__parameterized0   |    32|
|5     |  BDU    |PB_debouncer__parameterized0_0 |    32|
|6     |  CAL    |calculadora                    |    38|
|7     |  CLK240 |clockmaster                    |    29|
|8     |  CLK48  |clockmaster__parameterized0    |    33|
|9     |  CTD    |unsigned_to_bcd                |   142|
|10    |  DISP   |display_bcd                    |    19|
|11    |    CNT  |counter_3bit                   |    19|
|12    |  RETA   |FDCE_1__mod                    |    22|
|13    |  RETB   |FDCE_1__mod_1                  |    16|
|14    |  RETO   |FDCE_1__parameterized0__mod    |    20|
+------+---------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 800.793 ; gain = 195.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 800.793 ; gain = 556.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 800.793 ; gain = 569.730
INFO: [Common 17-1381] The checkpoint 'C:/Users/mewf1/Documents/Vivado/lab_2/exp_6_5/exp_6_5.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 800.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  8 19:35:39 2018...
