/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (C) 2019 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MCSC_V8_20_V8_21_H
#define IS_SFR_MCSC_V8_20_V8_21_H

#include "is-hw-api-common.h"

enum is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Trun on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum is_mcsc_reg_name {
	MCSC_R_SC_GCTRL_0,
	MCSC_R_SC_QACTIVE_ENABLE,
	MCSC_R_TRIGGER_CTRL_0,
	MCSC_R_READ_SHADOW_REG_CTRL,
	MCSC_R_SC_RESET_CTRL_GLOBAL,
	MCSC_R_SC_RESET_CTRL_0,
	MCSC_R_I_FORMATTER_0_CLK_GATE_CTRL,
	MCSC_R_POLY_SC0_CLK_GATE_CTRL,
	MCSC_R_POST_CHAIN0_CLK_GATE_CTRL,
	MCSC_R_INPUT_SRC0_CTRL,
	MCSC_R_POLY_SC0_IMG_SIZE,
	MCSC_R_POLY_SC0_FIFO_STATUS,
	MCSC_R_POLY_SC0_P0_CTRL,
	MCSC_R_POLY_SC0_P0_SRC_POS,
	MCSC_R_POLY_SC0_P0_SRC_SIZE,
	MCSC_R_POLY_SC0_P0_DST_SIZE,
	MCSC_R_POLY_SC0_P0_H_RATIO,
	MCSC_R_POLY_SC0_P0_V_RATIO,
	MCSC_R_POLY_SC0_P0_H_INIT_PHASE_OFFSET,
	MCSC_R_POLY_SC0_P0_V_INIT_PHASE_OFFSET,
	MCSC_R_POLY_SC0_P0_ROUND_MODE,
	MCSC_R_POLY_SC0_P0_COEFF_CTRL,
	MCSC_R_POLY_SC0_P0_STRIP_EN,
	MCSC_R_POLY_SC0_P0_STRIP_PRE_DST_SIZE,
	MCSC_R_POLY_SC0_P0_STRIP_IN_START_POS,
	MCSC_R_POLY_SC0_P0_OUTPUT_CROP_EN,
	MCSC_R_POLY_SC0_P0_OUTPUT_CROP_POS,
	MCSC_R_POLY_SC0_P0_OUTPUT_CROP_SIZE,
	MCSC_R_POST_CHAIN0_POST_SC_CTRL,
	MCSC_R_POST_CHAIN0_POST_SC_IMG_SIZE,
	MCSC_R_POST_CHAIN0_POST_SC_DST_SIZE,
	MCSC_R_POST_CHAIN0_POST_SC_H_RATIO,
	MCSC_R_POST_CHAIN0_POST_SC_V_RATIO,
	MCSC_R_POST_CHAIN0_CONV420_CTRL,
	MCSC_R_POST_CHAIN0_CONV420_WEIGHT,
	MCSC_R_POST_CHAIN0_BCHS_CTRL,
	MCSC_R_POST_CHAIN0_BCHS_BC,
	MCSC_R_POST_CHAIN0_BCHS_HS1,
	MCSC_R_POST_CHAIN0_BCHS_HS2,
	MCSC_R_POST_CHAIN0_BCHS_CLAMP,
	MCSC_R_POST_CHAIN0_DMA_OUT_CTRL,
	MCSC_R_POST_CHAIN0_STRIP_EN,
	MCSC_R_POST_CHAIN0_STRIP_PRE_DST_SIZE,
	MCSC_R_POST_CHAIN0_STRIP_IN_START_POS,
	MCSC_R_POST_CHAIN0_POST_SC_OUTPUT_CROP_EN,
	MCSC_R_POST_CHAIN0_POST_SC_OUTPUT_CROP_POS,
	MCSC_R_POST_CHAIN0_POST_SC_OUTPUT_CROP_SIZE,
	MCSC_R_SCALER_RESET_STATUS,
	MCSC_R_SCALER_RUNNING_STATUS,
	MCSC_R_DMA_RUNNING_STATUS,
	MCSC_R_SCALER_INPUT_STATUS_0,
	MCSC_R_SCALER_INTERRUPT_MASK_0,
	MCSC_R_SCALER_INTERRUPT_0,
	MCSC_R_SCALER_VERSION,
	MCSC_R_HWFC_SWRESET,
	MCSC_R_HWFC_MODE,
	MCSC_R_HWFC_REGION_IDX_BIN,
	MCSC_R_HWFC_REGION_IDX_GRAY,
	MCSC_R_HWFC_CURR_REGION,
	MCSC_R_HWFC_CONFIG_IMAGE_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_HWFC_INDEX_RESET,
	MCSC_R_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_RDMA_DATA_FORMAT,
	MCSC_R_WDMA0_DATA_FORMAT,
	MCSC_R_RDMA_SWAP_TABLE,
	MCSC_R_WDMA0_SWAP_TABLE,
	MCSC_R_WDMA0_CRC_RESULT0,
	MCSC_R_WDMA0_CRC_RESULT1,
	MCSC_R_WDMA0_CRC_RESULT2,
	MCSC_R_WDMA0_FLIP_CONTROL,
	MCSC_R_RDMA_CLK_EN,
	MCSC_R_WDMA0_CLK_EN,
	MCSC_R_RDMA_CLK_GATE_DISABLE,
	MCSC_R_WDMA0_CLK_GATE_DISABLE,
	MCSC_R_WDMA0_MONO_ENABLE,
	MCSC_R_RDMA_BASE_ADDR00,
	MCSC_R_RDMA_BASE_ADDR01,
	MCSC_R_RDMA_BASE_ADDR02,
	MCSC_R_RDMA_BASE_ADDR03,
	MCSC_R_RDMA_BASE_ADDR04,
	MCSC_R_RDMA_BASE_ADDR05,
	MCSC_R_RDMA_BASE_ADDR06,
	MCSC_R_RDMA_BASE_ADDR07,
	MCSC_R_RDMA_BASE_ADDR10,
	MCSC_R_RDMA_BASE_ADDR11,
	MCSC_R_RDMA_BASE_ADDR12,
	MCSC_R_RDMA_BASE_ADDR13,
	MCSC_R_RDMA_BASE_ADDR14,
	MCSC_R_RDMA_BASE_ADDR15,
	MCSC_R_RDMA_BASE_ADDR16,
	MCSC_R_RDMA_BASE_ADDR17,
	MCSC_R_RDMA_BASE_ADDR20,
	MCSC_R_RDMA_BASE_ADDR21,
	MCSC_R_RDMA_BASE_ADDR22,
	MCSC_R_RDMA_BASE_ADDR23,
	MCSC_R_RDMA_BASE_ADDR24,
	MCSC_R_RDMA_BASE_ADDR25,
	MCSC_R_RDMA_BASE_ADDR26,
	MCSC_R_RDMA_BASE_ADDR27,
	MCSC_R_RDMA_WIDTH,
	MCSC_R_RDMA_HEIGHT,
	MCSC_R_RDMA_STRIDE,
	MCSC_R_RDMA_BASE_ADDR_EN,
	MCSC_R_RDMA_FRAME_CNT,
	MCSC_R_WDMA0_BASE_ADDR00,
	MCSC_R_WDMA0_BASE_ADDR01,
	MCSC_R_WDMA0_BASE_ADDR02,
	MCSC_R_WDMA0_BASE_ADDR03,
	MCSC_R_WDMA0_BASE_ADDR04,
	MCSC_R_WDMA0_BASE_ADDR05,
	MCSC_R_WDMA0_BASE_ADDR06,
	MCSC_R_WDMA0_BASE_ADDR07,
	MCSC_R_WDMA0_BASE_ADDR10,
	MCSC_R_WDMA0_BASE_ADDR11,
	MCSC_R_WDMA0_BASE_ADDR12,
	MCSC_R_WDMA0_BASE_ADDR13,
	MCSC_R_WDMA0_BASE_ADDR14,
	MCSC_R_WDMA0_BASE_ADDR15,
	MCSC_R_WDMA0_BASE_ADDR16,
	MCSC_R_WDMA0_BASE_ADDR17,
	MCSC_R_WDMA0_BASE_ADDR20,
	MCSC_R_WDMA0_BASE_ADDR21,
	MCSC_R_WDMA0_BASE_ADDR22,
	MCSC_R_WDMA0_BASE_ADDR23,
	MCSC_R_WDMA0_BASE_ADDR24,
	MCSC_R_WDMA0_BASE_ADDR25,
	MCSC_R_WDMA0_BASE_ADDR26,
	MCSC_R_WDMA0_BASE_ADDR27,
	MCSC_R_WDMA0_WIDTH,
	MCSC_R_WDMA0_HEIGHT,
	MCSC_R_WDMA0_STRIDE,
	MCSC_R_WDMA0_BASE_ADDR_EN,
	MCSC_R_WDMA0_FRAME_CNT,
	MCSC_REG_CNT,
};

static const struct is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0, "SC_GCTRL_0"},
	{0x4, "SC_QACTIVE_ENABLE"},
	{0x8, "TRIGGER_CTRL_0"},
	{0x14, "READ_SHADOW_REG_CTRL"},
	{0x20, "SC_RESET_CTRL_GLOBAL"},
	{0x24, "SC_RESET_CTRL_0"},
	{0x30, "I_FORMATTER_0_CLK_GATE_CTRL"},
	{0x40, "POLY_SC0_CLK_GATE_CTRL"},
	{0x48, "POST_CHAIN0_CLK_GATE_CTRL"},
	{0x60, "INPUT_SRC0_CTRL"},
	{0x90, "POLY_SC0_IMG_SIZE"},
	{0x94, "POLY_SC0_FIFO_STATUS"},
	{0xa0, "POLY_SC0_P0_CTRL"},
	{0xa4, "POLY_SC0_P0_SRC_POS"},
	{0xa8, "POLY_SC0_P0_SRC_SIZE"},
	{0xac, "POLY_SC0_P0_DST_SIZE"},
	{0xb0, "POLY_SC0_P0_H_RATIO"},
	{0xb4, "POLY_SC0_P0_V_RATIO"},
	{0xb8, "POLY_SC0_P0_H_INIT_PHASE_OFFSET"},
	{0xbc, "POLY_SC0_P0_V_INIT_PHASE_OFFSET"},
	{0xc0, "POLY_SC0_P0_ROUND_MODE"},
	{0xc4, "POLY_SC0_P0_COEFF_CTRL"},
	{0xd0, "POLY_SC0_P0_STRIP_EN"},
	{0xd4, "POLY_SC0_P0_STRIP_PRE_DST_SIZE"},
	{0xd8, "POLY_SC0_P0_STRIP_IN_START_POS"},
	{0xe0, "POLY_SC0_P0_OUTPUT_CROP_EN"},
	{0xe4, "POLY_SC0_P0_OUTPUT_CROP_POS"},
	{0xe8, "POLY_SC0_P0_OUTPUT_CROP_SIZE"},
	{0x600, "POST_CHAIN0_POST_SC_CTRL"},
	{0x604, "POST_CHAIN0_POST_SC_IMG_SIZE"},
	{0x608, "POST_CHAIN0_POST_SC_DST_SIZE"},
	{0x60c, "POST_CHAIN0_POST_SC_H_RATIO"},
	{0x610, "POST_CHAIN0_POST_SC_V_RATIO"},
	{0x620, "POST_CHAIN0_CONV420_CTRL"},
	{0x624, "POST_CHAIN0_CONV420_WEIGHT"},
	{0x630, "POST_CHAIN0_BCHS_CTRL"},
	{0x634, "POST_CHAIN0_BCHS_BC"},
	{0x638, "POST_CHAIN0_BCHS_HS1"},
	{0x63c, "POST_CHAIN0_BCHS_HS2"},
	{0x640, "POST_CHAIN0_BCHS_CLAMP"},
	{0x648, "POST_CHAIN0_DMA_OUT_CTRL"},
	{0x650, "POST_CHAIN0_STRIP_EN"},
	{0x654, "POST_CHAIN0_STRIP_PRE_DST_SIZE"},
	{0x658, "POST_CHAIN0_STRIP_IN_START_POS"},
	{0x660, "POST_CHAIN0_POST_SC_OUTPUT_CROP_EN"},
	{0x664, "POST_CHAIN0_POST_SC_OUTPUT_CROP_POS"},
	{0x668, "POST_CHAIN0_POST_SC_OUTPUT_CROP_SIZE"},
	{0x790, "SCALER_RESET_STATUS"},
	{0x794, "SCALER__RUNNING_STATUS"},
	{0x798, "DMA_RUNNING_STATUS"},
	{0x79c, "SCALER_INPUT_STATUS_0"},
	{0x7a4, "SCALER_INTERRUPT_MASK_0"},
	{0x7ac, "SCALER_INTERRUPT_0"},
	{0x7b4, "SCALER_VERSION"},
	{0x800, "HWFC_SWRESET"},
	{0x804, "HWFC_MODE"},
	{0x808, "HWFC_REGION_IDX_BIN"},
	{0x80c, "HWFC_REGION_IDX_GRAY"},
	{0x810, "HWFC_CURR_REGION"},
	{0x814, "HWFC_CONFIG_IMAGE_A"},
	{0x818, "HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x81c, "HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x820, "HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x824, "HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x828, "HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x82c, "HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x850, "HWFC_INDEX_RESET"},
	{0x854, "HWFC_ENABLE_AUTO_CLEAR"},
	{0x1000, "RDMA_DATA_FORMAT"},
	{0x1004, "WDMA0_DATA_FORMAT"},
	{0x1018, "RDMA_SWAP_TABLE"},
	{0x101c, "WDMA0_SWAP_TABLE"},
	{0x1040, "WDMA0_CRC_RESULT0"},
	{0x1044, "WDMA0_CRC_RESULT1"},
	{0x1048, "WDMA0_CRC_RESULT2"},
	{0x107c, "WDMA0_FLIP_CONTROL"},
	{0x1090, "RDMA_CLK_EN"},
	{0x1094, "WDMA0_CLK_EN"},
	{0x10a8, "RDMA_CLK_GATE_DISABLE"},
	{0x10ac, "WDMA0_CLK_GATE_DISABLE"},
	{0x10b0, "WDMA0_MONO_ENABLE"},
	{0x1200, "RDMA_BASE_ADDR00"},
	{0x1204, "RDMA_BASE_ADDR01"},
	{0x1208, "RDMA_BASE_ADDR02"},
	{0x120c, "RDMA_BASE_ADDR03"},
	{0x1210, "RDMA_BASE_ADDR04"},
	{0x1214, "RDMA_BASE_ADDR05"},
	{0x1218, "RDMA_BASE_ADDR06"},
	{0x121c, "RDMA_BASE_ADDR07"},
	{0x1220, "RDMA_BASE_ADDR10"},
	{0x1224, "RDMA_BASE_ADDR11"},
	{0x1228, "RDMA_BASE_ADDR12"},
	{0x122c, "RDMA_BASE_ADDR13"},
	{0x1230, "RDMA_BASE_ADDR14"},
	{0x1234, "RDMA_BASE_ADDR15"},
	{0x1238, "RDMA_BASE_ADDR16"},
	{0x123c, "RDMA_BASE_ADDR17"},
	{0x1240, "RDMA_BASE_ADDR20"},
	{0x1244, "RDMA_BASE_ADDR21"},
	{0x1248, "RDMA_BASE_ADDR22"},
	{0x124c, "RDMA_BASE_ADDR23"},
	{0x1250, "RDMA_BASE_ADDR24"},
	{0x1254, "RDMA_BASE_ADDR25"},
	{0x1258, "RDMA_BASE_ADDR26"},
	{0x125c, "RDMA_BASE_ADDR27"},
	{0x1260, "RDMA_WIDTH"},
	{0x1264, "RDMA_HEIGHT"},
	{0x1268, "RDMA_STRIDE"},
	{0x126c, "RDMA_BASE_ADDR_EN"},
	{0x1270, "RDMA_FRAME_CNT"},
	{0x1300, "WDMA0_BASE_ADDR00"},
	{0x1304, "WDMA0_BASE_ADDR01"},
	{0x1308, "WDMA0_BASE_ADDR02"},
	{0x130c, "WDMA0_BASE_ADDR03"},
	{0x1310, "WDMA0_BASE_ADDR04"},
	{0x1314, "WDMA0_BASE_ADDR05"},
	{0x1318, "WDMA0_BASE_ADDR06"},
	{0x131c, "WDMA0_BASE_ADDR07"},
	{0x1320, "WDMA0_BASE_ADDR10"},
	{0x1324, "WDMA0_BASE_ADDR11"},
	{0x1328, "WDMA0_BASE_ADDR12"},
	{0x132c, "WDMA0_BASE_ADDR13"},
	{0x1330, "WDMA0_BASE_ADDR14"},
	{0x1334, "WDMA0_BASE_ADDR15"},
	{0x1338, "WDMA0_BASE_ADDR16"},
	{0x133c, "WDMA0_BASE_ADDR17"},
	{0x1340, "WDMA0_BASE_ADDR20"},
	{0x1344, "WDMA0_BASE_ADDR21"},
	{0x1348, "WDMA0_BASE_ADDR22"},
	{0x134c, "WDMA0_BASE_ADDR23"},
	{0x1350, "WDMA0_BASE_ADDR24"},
	{0x1354, "WDMA0_BASE_ADDR25"},
	{0x1358, "WDMA0_BASE_ADDR26"},
	{0x135c, "WDMA0_BASE_ADDR27"},
	{0x1360, "WDMA0_WIDTH"},
	{0x1364, "WDMA0_HEIGHT"},
	{0x1368, "WDMA0_STRIDE"},
	{0x136c, "WDMA0_BASE_ADDR_EN"},
	{0x1370, "WDMA0_FRAME_CNT"},
};

enum is_mcsc_reg_field {
	MCSC_F_SCALER_ENABLE_0,
	MCSC_F_QACTIVE_ENABLE,
	MCSC_F_SHADOWING_DISABLE_0,
	MCSC_F_SW_TRIGGER_0,
	MCSC_F_READ_SHADOW_REG,
	MCSC_F_SW_RESET_GLOBAL,
	MCSC_F_PARTIAL_RESET_ENABLE_0,
	MCSC_F_SW_RESET_0,
	MCSC_F_I_FORMATTER_0_CLK_GATE_DISABLE,
	MCSC_F_POLY_SC0_P0_CLK_GATE_DISABLE,
	MCSC_F_POLY_SC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_POLY_SC0_FIFO_CLK_GATE_DISABLE,
	MCSC_F_POST_CHAIN0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_POST_CHAIN0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_POST_CHAIN0_POST_SC_CLK_GATE_DISABLE,
	MCSC_F_INPUT_SRC0_FORMAT,
	MCSC_F_POLY_SC0_IMG_HSIZE,
	MCSC_F_POLY_SC0_IMG_VSIZE,
	MCSC_F_POLY_SC0_PEAK_FIFO_CNT,
	MCSC_F_POLY_SC0_CUR_FIFO_CNT,
	MCSC_F_POLY_SC0_P0_BYPASS,
	MCSC_F_POLY_SC0_P0_ENABLE,
	MCSC_F_POLY_SC0_P0_SRC_HPOS,
	MCSC_F_POLY_SC0_P0_SRC_VPOS,
	MCSC_F_POLY_SC0_P0_SRC_HSIZE,
	MCSC_F_POLY_SC0_P0_SRC_VSIZE,
	MCSC_F_POLY_SC0_P0_DST_HSIZE,
	MCSC_F_POLY_SC0_P0_DST_VSIZE,
	MCSC_F_POLY_SC0_P0_H_RATIO,
	MCSC_F_POLY_SC0_P0_V_RATIO,
	MCSC_F_POLY_SC0_P0_H_INIT_PHASE_OFFSET,
	MCSC_F_POLY_SC0_P0_V_INIT_PHASE_OFFSET,
	MCSC_F_POLY_SC0_P0_ROUND_MODE,
	MCSC_F_POLY_SC0_P0_V_COEFF_SEL,
	MCSC_F_POLY_SC0_P0_H_COEFF_SEL,
	MCSC_F_POLY_SC0_P0_STRIP_EN,
	MCSC_F_POLY_SC0_P0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_POLY_SC0_P0_STRIP_IN_START_POS_H,
	MCSC_F_POLY_SC0_P0_OUTPUT_CROP_EN,
	MCSC_F_POLY_SC0_P0_OUTPUT_CROP_POS_H,
	MCSC_F_POLY_SC0_P0_OUTPUT_CROP_POS_V,
	MCSC_F_POLY_SC0_P0_OUTPUT_CROP_SIZE_H,
	MCSC_F_POLY_SC0_P0_OUTPUT_CROP_SIZE_V,
	MCSC_F_POST_CHAIN0_POST_SC_ENABLE,
	MCSC_F_POST_CHAIN0_POST_SC_IMG_HSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_IMG_VSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_DST_HSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_DST_VSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_H_RATIO,
	MCSC_F_POST_CHAIN0_POST_SC_V_RATIO,
	MCSC_F_POST_CHAIN0_CONV420_ENABLE,
	MCSC_F_POST_CHAIN0_CONV420_WEIGHT,
	MCSC_F_POST_CHAIN0_BCHS_ENABLE,
	MCSC_F_POST_CHAIN0_BCHS_YOFFSET,
	MCSC_F_POST_CHAIN0_BCHS_YGAIN,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_01,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_00,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_11,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_10,
	MCSC_F_POST_CHAIN0_BCHS_Y_CLAMP_MAX,
	MCSC_F_POST_CHAIN0_BCHS_Y_CLAMP_MIN,
	MCSC_F_POST_CHAIN0_BCHS_C_CLAMP_MAX,
	MCSC_F_POST_CHAIN0_BCHS_C_CLAMP_MIN,
	MCSC_F_POST_CHAIN0_DMA_OUT_ENABLE,
	MCSC_F_POST_CHAIN0_STRIP_EN,
	MCSC_F_POST_CHAIN0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_POST_CHAIN0_STRIP_IN_START_POS_H,
	MCSC_F_POST_CHAIN0_POST_SC_OUTPUT_CROP_EN,
	MCSC_F_POST_CHAIN0_POST_SC_OUTPUT_CROP_POS_H,
	MCSC_F_POST_CHAIN0_POST_SC_OUTPUT_CROP_POS_V,
	MCSC_F_POST_CHAIN0_POST_SC_OUTPUT_CROP_SIZE_H,
	MCSC_F_POST_CHAIN0_POST_SC_OUTPUT_CROP_SIZE_V,
	MCSC_F_SW_RESET_0_STATUS,
	MCSC_F_SW_RESET_GLOBAL_STATUS,
	MCSC_F_POST_CHAIN0_BCHS_RUNNING,
	MCSC_F_POST_CHAIN0_CONV420_RUNNING,
	MCSC_F_POST_CHAIN0_POST_SC_RUNNING,
	MCSC_F_POLY_SC0_P0_RUNNING,
	MCSC_F_POLY_SC0_LB_CTRL_RUNNING,
	MCSC_F_POLY_SC0_FIFO_RUNNING,
	MCSC_F_I_FORMATTER_0_RUNNING,
	MCSC_F_SCALER_IDLE_0,
	MCSC_F_WDMA0_BUSY,
	MCSC_F_CUR_VERTICAL_CNT_0,
	MCSC_F_CUR_HORIZONTAL_CNT_0,
	MCSC_F_SCALER_OVERFLOW_INT_0_MASK,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0_MASK,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0_MASK,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0_MASK,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0_MASK,
	MCSC_F_INPUT_PROTOCOL_ERR_INT_0_MASK,
	MCSC_F_SHADOW_TRIGGER_INT_0_MASK,
	MCSC_F_SHADOW_HW_TRIGGER_INT_0_MASK,
	MCSC_F_CORE_FINISH_INT_0_MASK,
	MCSC_F_WDMA_FINISH_INT_0_MASK,
	MCSC_F_FRAME_START_INT_0_MASK,
	MCSC_F_FRAME_END_INT_0_MASK,
	MCSC_F_SCALER_OVERFLOW_INT_0,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0,
	MCSC_F_INPUT_PROTOCOL_ERR_INT_0,
	MCSC_F_SHADOW_TRIGGER_INT_0,
	MCSC_F_SHADOW_HW_TRIGGER_INT_0,
	MCSC_F_CORE_FINISH_INT_0,
	MCSC_F_WDMA_FINISH_INT_0,
	MCSC_F_FRAME_START_INT_0,
	MCSC_F_FRAME_END_INT_0,
	MCSC_F_SCALER_VERSION,
	MCSC_F_SWRESET,
	MCSC_F_HWFC_MODE,
	MCSC_F_REGION_IDX_BIN_A,
	MCSC_F_REGION_IDX_GRAY_A,
	MCSC_F_CURR_REGION_A,
	MCSC_F_FORMAT_A,
	MCSC_F_ID2_A,
	MCSC_F_ID1_A,
	MCSC_F_ID0_A,
	MCSC_F_PLANE_A,
	MCSC_F_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_INDEX_RESET,
	MCSC_F_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_RDMA_DATA_FORMAT,
	MCSC_F_WDMA0_DATA_FORMAT,
	MCSC_F_RDMA_SWAP_TABLE,
	MCSC_F_WDMA0_SWAP_TABLE,
	MCSC_F_WDMA0_CRC_RESULT0,
	MCSC_F_WDMA0_CRC_RESULT1,
	MCSC_F_WDMA0_CRC_RESULT2,
	MCSC_F_WDMA0_FLIP_CONTROL,
	MCSC_F_RDMA_CLK_EN,
	MCSC_F_WDMA0_CLK_EN,
	MCSC_F_RDMA_CLK_GATE_DISABLE,
	MCSC_F_WDMA0_CLK_GATE_DISABLE,
	MCSC_F_WDMA0_MONO_ENABLE,
	MCSC_F_RDMA_BASE_ADDR00,
	MCSC_F_RDMA_BASE_ADDR01,
	MCSC_F_RDMA_BASE_ADDR02,
	MCSC_F_RDMA_BASE_ADDR03,
	MCSC_F_RDMA_BASE_ADDR04,
	MCSC_F_RDMA_BASE_ADDR05,
	MCSC_F_RDMA_BASE_ADDR06,
	MCSC_F_RDMA_BASE_ADDR07,
	MCSC_F_RDMA_BASE_ADDR10,
	MCSC_F_RDMA_BASE_ADDR11,
	MCSC_F_RDMA_BASE_ADDR12,
	MCSC_F_RDMA_BASE_ADDR13,
	MCSC_F_RDMA_BASE_ADDR14,
	MCSC_F_RDMA_BASE_ADDR15,
	MCSC_F_RDMA_BASE_ADDR16,
	MCSC_F_RDMA_BASE_ADDR17,
	MCSC_F_RDMA_BASE_ADDR20,
	MCSC_F_RDMA_BASE_ADDR21,
	MCSC_F_RDMA_BASE_ADDR22,
	MCSC_F_RDMA_BASE_ADDR23,
	MCSC_F_RDMA_BASE_ADDR24,
	MCSC_F_RDMA_BASE_ADDR25,
	MCSC_F_RDMA_BASE_ADDR26,
	MCSC_F_RDMA_BASE_ADDR27,
	MCSC_F_RDMA_WIDTH,
	MCSC_F_RDMA_HEIGHT,
	MCSC_F_RDMA_C_STRIDE,
	MCSC_F_RDMA_Y_STRIDE,
	MCSC_F_RDMA_BASE_ADDR_EN7,
	MCSC_F_RDMA_BASE_ADDR_EN6,
	MCSC_F_RDMA_BASE_ADDR_EN5,
	MCSC_F_RDMA_BASE_ADDR_EN4,
	MCSC_F_RDMA_BASE_ADDR_EN3,
	MCSC_F_RDMA_BASE_ADDR_EN2,
	MCSC_F_RDMA_BASE_ADDR_EN1,
	MCSC_F_RDMA_BASE_ADDR_EN0,
	MCSC_F_RDMA_FRAME_CNT_PRESENT,
	MCSC_F_RDMA_FRAME_CNT_BEFORE,
	MCSC_F_WDMA0_BASE_ADDR00,
	MCSC_F_WDMA0_BASE_ADDR01,
	MCSC_F_WDMA0_BASE_ADDR02,
	MCSC_F_WDMA0_BASE_ADDR03,
	MCSC_F_WDMA0_BASE_ADDR04,
	MCSC_F_WDMA0_BASE_ADDR05,
	MCSC_F_WDMA0_BASE_ADDR06,
	MCSC_F_WDMA0_BASE_ADDR07,
	MCSC_F_WDMA0_BASE_ADDR10,
	MCSC_F_WDMA0_BASE_ADDR11,
	MCSC_F_WDMA0_BASE_ADDR12,
	MCSC_F_WDMA0_BASE_ADDR13,
	MCSC_F_WDMA0_BASE_ADDR14,
	MCSC_F_WDMA0_BASE_ADDR15,
	MCSC_F_WDMA0_BASE_ADDR16,
	MCSC_F_WDMA0_BASE_ADDR17,
	MCSC_F_WDMA0_BASE_ADDR20,
	MCSC_F_WDMA0_BASE_ADDR21,
	MCSC_F_WDMA0_BASE_ADDR22,
	MCSC_F_WDMA0_BASE_ADDR23,
	MCSC_F_WDMA0_BASE_ADDR24,
	MCSC_F_WDMA0_BASE_ADDR25,
	MCSC_F_WDMA0_BASE_ADDR26,
	MCSC_F_WDMA0_BASE_ADDR27,
	MCSC_F_WDMA0_WIDTH,
	MCSC_F_WDMA0_HEIGHT,
	MCSC_F_WDMA0_C_STRIDE,
	MCSC_F_WDMA0_Y_STRIDE,
	MCSC_F_WDMA0_BASE_ADDR_EN7,
	MCSC_F_WDMA0_BASE_ADDR_EN6,
	MCSC_F_WDMA0_BASE_ADDR_EN5,
	MCSC_F_WDMA0_BASE_ADDR_EN4,
	MCSC_F_WDMA0_BASE_ADDR_EN3,
	MCSC_F_WDMA0_BASE_ADDR_EN2,
	MCSC_F_WDMA0_BASE_ADDR_EN1,
	MCSC_F_WDMA0_BASE_ADDR_EN0,
	MCSC_F_WDMA0_FRAME_CNT_PRESENT,
	MCSC_F_WDMA0_FRAME_CNT_BEFORE,
	MCSC_REG_FIELD_CNT,
};

/* RiW : write only / RWi : Read only  / RW : read write */
static const struct is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	{"SCALER_ENABLE_0", 0, 1, RW, 0x0},
	{"QACTIVE_ENABLE", 0, 1, RW, 0x0},
	{"SHADOWING_DISABLE_0", 1, 1, RW, 0x0},
	{"SW_TRIGGER_0", 0, 1, RWI, 0x0},
	{"READ_SHADOW_REG", 0, 1, RW, 0x0},
	{"SW_RESET_GLOBAL", 0, 1, RWI, 0x0},
	{"PARTIAL_RESET_ENABLE_0", 1, 1, RW, 0x1},
	{"SW_RESET_0", 0, 1, RWI, 0x0},
	{"I_FORMATTER_0_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"POLY_SC0_P0_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"POLY_SC0_LB_CTRL_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"POLY_SC0_FIFO_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"POST_CHAIN0_BCHS_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"POST_CHAIN0_CONV420_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"POST_CHAIN0_POST_SC_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"INPUT_SRC0_FORMAT", 1, 2, RW, 0x1},
	{"POLY_SC0_IMG_HSIZE", 16, 14, RW, 0x10},
	{"POLY_SC0_IMG_VSIZE", 0, 14, RW, 0x10},
	{"POLY_SC0_PEAK_FIFO_CNT", 16, 14, RWI, 0x0},
	{"POLY_SC0_CUR_FIFO_CNT", 0, 14, RWI, 0x0},
	{"POLY_SC0_P0_BYPASS", 1, 1, RW, 0x0},
	{"POLY_SC0_P0_ENABLE", 0, 1, RW, 0x0},
	{"POLY_SC0_P0_SRC_HPOS", 16, 14, RW, 0x0},
	{"POLY_SC0_P0_SRC_VPOS", 0, 14, RW, 0x0},
	{"POLY_SC0_P0_SRC_HSIZE", 16, 14, RW, 0x10},
	{"POLY_SC0_P0_SRC_VSIZE", 0, 14, RW, 0x10},
	{"POLY_SC0_P0_DST_HSIZE", 16, 14, RW, 0x10},
	{"POLY_SC0_P0_DST_VSIZE", 0, 14, RW, 0x10},
	{"POLY_SC0_P0_H_RATIO", 0, 24, RW, 0x100000},
	{"POLY_SC0_P0_V_RATIO", 0, 24, RW, 0x100000},
	{"POLY_SC0_P0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"POLY_SC0_P0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"POLY_SC0_P0_ROUND_MODE", 0, 1, RW, 0x1},
	{"POLY_SC0_P0_V_COEFF_SEL", 16, 3, RW, 0x0},
	{"POLY_SC0_P0_H_COEFF_SEL", 0, 3, RW, 0x0},
	{"POLY_SC0_P0_STRIP_EN", 0, 1, RW, 0x0},
	{"POLY_SC0_P0_STRIP_PRE_DST_SIZE_H", 0, 14, RW, 0x0},
	{"POLY_SC0_P0_STRIP_IN_START_POS_H", 0, 14, RW, 0x0},
	{"POLY_SC0_P0_OUTPUT_CROP_EN", 0, 1, RW, 0x0},
	{"POLY_SC0_P0_OUTPUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"POLY_SC0_P0_OUTPUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"POLY_SC0_P0_OUTPUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"POLY_SC0_P0_OUTPUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"POST_CHAIN0_POST_SC_ENABLE", 0, 1, RW, 0x0},
	{"POST_CHAIN0_POST_SC_IMG_HSIZE", 16, 14, RW, 0x10},
	{"POST_CHAIN0_POST_SC_IMG_VSIZE", 0, 14, RW, 0x10},
	{"POST_CHAIN0_POST_SC_DST_HSIZE", 16, 14, RW, 0x10},
	{"POST_CHAIN0_POST_SC_DST_VSIZE", 0, 14, RW, 0x10},
	{"POST_CHAIN0_POST_SC_H_RATIO", 0, 24, RW, 0x100000},
	{"POST_CHAIN0_POST_SC_V_RATIO", 0, 24, RW, 0x100000},
	{"POST_CHAIN0_CONV420_ENABLE", 0, 1, RW, 0x1},
	{"POST_CHAIN0_CONV420_WEIGHT", 0, 5, RW, 0x8},
	{"POST_CHAIN0_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"POST_CHAIN0_BCHS_YOFFSET", 16, 8, RW, 0x0},
	{"POST_CHAIN0_BCHS_YGAIN", 0, 12, RW, 0x100},
	{"POST_CHAIN0_BCHS_C_GAIN_01", 16, 13, RW, 0x0},
	{"POST_CHAIN0_BCHS_C_GAIN_00", 0, 13, RW, 0x100},
	{"POST_CHAIN0_BCHS_C_GAIN_11", 16, 13, RW, 0x100},
	{"POST_CHAIN0_BCHS_C_GAIN_10", 0, 13, RW, 0x0},
	{"POST_CHAIN0_BCHS_Y_CLAMP_MAX", 24, 8, RW, 0xff},
	{"POST_CHAIN0_BCHS_Y_CLAMP_MIN", 16, 8, RW, 0x0},
	{"POST_CHAIN0_BCHS_C_CLAMP_MAX", 8, 8, RW, 0xff},
	{"POST_CHAIN0_BCHS_C_CLAMP_MIN", 0, 8, RW, 0x0},
	{"POST_CHAIN0_DMA_OUT_ENABLE", 0, 1, RW, 0x0},
	{"POST_CHAIN0_STRIP_EN", 0, 1, RW, 0x0},
	{"POST_CHAIN0_STRIP_PRE_DST_SIZE_H", 0, 14, RW, 0x0},
	{"POST_CHAIN0_STRIP_IN_START_POS_H", 0, 14, RW, 0x0},
	{"POST_CHAIN0_POST_SC_OUTPUT_CROP_EN", 0, 1, RW, 0x0},
	{"POST_CHAIN0_POST_SC_OUTPUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"POST_CHAIN0_POST_SC_OUTPUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"POST_CHAIN0_POST_SC_OUTPUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"POST_CHAIN0_POST_SC_OUTPUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"SW_RESET_0_STATUS", 2, 1, RWI, 0x0},
	{"SW_RESET_GLOBAL_STATUS", 0, 1, RWI, 0x0},
	{"POST_CHAIN0_BCHS_RUNNING", 18, 1, RWI, 0x0},
	{"POST_CHAIN0_CONV420_RUNNING", 17, 1, RWI, 0x0},
	{"POST_CHAIN0_POST_SC_RUNNING", 16, 1, RWI, 0x0},
	{"POLY_SC0_P0_RUNNING", 9, 1, RWI, 0x0},
	{"POLY_SC0_LB_CTRL_RUNNING", 8, 1, RWI, 0x0},
	{"POLY_SC0_FIFO_RUNNING", 7, 1, RWI, 0x0},
	{"I_FORMATTER_0_RUNNING", 3, 1, RWI, 0x0},
	{"SCALER_IDLE_0", 0, 1, RWI, 0x1},
	{"WDMA0_BUSY", 1, 1, RWI, 0x0},
	{"CUR_VERTICAL_CNT_0", 16, 14, RWI, 0x0},
	{"CUR_HORIZONTAL_CNT_0", 0, 14, RWI, 0x0},
	{"SCALER_OVERFLOW_INT_0_MASK", 13, 1, RW, 0x1},
	{"INPUT_VERTICAL_UNF_INT_0_MASK", 11, 1, RW, 0x1},
	{"INPUT_VERTICAL_OVF_INT_0_MASK", 10, 1, RW, 0x1},
	{"INPUT_HORIZONTAL_UNF_INT_0_MASK", 9, 1, RW, 0x1},
	{"INPUT_HORIZONTAL_OVF_INT_0_MASK", 8, 1, RW, 0x1},
	{"INPUT_PROTOCOL_ERR_INT_0_MASK", 7, 1, RW, 0x1},
	{"SHADOW_TRIGGER_INT_0_MASK", 6, 1, RW, 0x1},
	{"SHADOW_HW_TRIGGER_INT_0_MASK", 5, 1, RW, 0x1},
	{"CORE_FINISH_INT_0_MASK", 4, 1, RW, 0x1},
	{"WDMA_FINISH_INT_0_MASK", 3, 1, RW, 0x1},
	{"FRAME_START_INT_0_MASK", 1, 1, RW, 0x1},
	{"FRAME_END_INT_0_MASK", 0, 1, RW, 0x1},
	{"SCALER_OVERFLOW_INT_0", 13, 1, RW, 0x0},
	{"INPUT_VERTICAL_UNF_INT_0", 11, 1, RW, 0x0},
	{"INPUT_VERTICAL_OVF_INT_0", 10, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_UNF_INT_0", 9, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_OVF_INT_0", 8, 1, RW, 0x0},
	{"INPUT_PROTOCOL_ERR_INT_0", 7, 1, RW, 0x0},
	{"SHADOW_TRIGGER_INT_0", 6, 1, RW, 0x0},
	{"SHADOW_HW_TRIGGER_INT_0", 5, 1, RW, 0x0},
	{"CORE_FINISH_INT_0", 4, 1, RW, 0x0},
	{"WDMA_FINISH_INT_0", 3, 1, RW, 0x0},
	{"FRAME_START_INT_0", 1, 1, RW, 0x0},
	{"FRAME_END_INT_0", 0, 1, RW, 0x0},
	{"SCALER_VERSION", 0, 32, RWI, 0x8200000},
	{"SWRESET", 0, 1, RWI, 0x0},
	{"HWFC_MODE", 0, 3, RW, 0x0},
	{"REGION_IDX_BIN_A", 0, 12, RWI, 0x0},
	{"REGION_IDX_GRAY_A", 0, 12, RWI, 0x0},
	{"CURR_REGION_A", 0, 12, RWI, 0x0},
	{"FORMAT_A", 16, 1, RW, 0x1},
	{"ID2_A", 12, 4, RW, 0x0},
	{"ID1_A", 8, 4, RW, 0x0},
	{"ID0_A", 4, 4, RW, 0x0},
	{"PLANE_A", 0, 2, RW, 0x0},
	{"TOTAL_IMAGE_BYTE0_A", 0, 28, RW, 0x0},
	{"TOTAL_WIDTH_BYTE0_A", 0, 15, RW, 0x0},
	{"TOTAL_IMAGE_BYTE1_A", 0, 28, RW, 0x0},
	{"TOTAL_WIDTH_BYTE1_A", 0, 15, RW, 0x0},
	{"TOTAL_IMAGE_BYTE2_A", 0, 28, RW, 0x0},
	{"TOTAL_WIDTH_BYTE2_A", 0, 15, RW, 0x0},
	{"INDEX_RESET", 0, 1, RWI, 0x0},
	{"HWFC_ENABLE_AUTO_CLEAR", 0, 1, RW, 0x0},
	{"RDMA_DATA_FORMAT", 0, 3, RW, 0x0},
	{"WDMA0_DATA_FORMAT", 0, 4, RW, 0x0},
	{"RDMA_SWAP_TABLE", 0, 1, RW, 0x0},
	{"WDMA0_SWAP_TABLE", 0, 1, RW, 0x0},
	{"WDMA0_CRC_RESULT0", 0, 32, RWI, 0xffffffff},
	{"WDMA0_CRC_RESULT1", 0, 32, RWI, 0xffffffff},
	{"WDMA0_CRC_RESULT2", 0, 32, RWI, 0xffffffff},
	{"WDMA0_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"RDMA_CLK_EN", 0, 1, RW, 0x1},
	{"WDMA0_CLK_EN", 0, 1, RW, 0x1},
	{"RDMA_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"WDMA0_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"WDMA0_MONO_ENABLE", 0, 1, RW, 0x0},
	{"RDMA_BASE_ADDR00", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR01", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR02", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR03", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR04", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR05", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR06", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR07", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR10", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR11", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR12", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR13", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR14", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR15", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR16", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR17", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR20", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR21", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR22", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR23", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR24", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR25", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR26", 0, 32, RW, 0x0},
	{"RDMA_BASE_ADDR27", 0, 32, RW, 0x0},
	{"RDMA_WIDTH", 0, 14, RW, 0x10},
	{"RDMA_HEIGHT", 0, 14, RW, 0x10},
	{"RDMA_C_STRIDE", 16, 14, RW, 0x20},
	{"RDMA_Y_STRIDE", 0, 15, RW, 0x20},
	{"RDMA_BASE_ADDR_EN7", 7, 1, RW, 0x0},
	{"RDMA_BASE_ADDR_EN6", 6, 1, RW, 0x0},
	{"RDMA_BASE_ADDR_EN5", 5, 1, RW, 0x0},
	{"RDMA_BASE_ADDR_EN4", 4, 1, RW, 0x0},
	{"RDMA_BASE_ADDR_EN3", 3, 1, RW, 0x0},
	{"RDMA_BASE_ADDR_EN2", 2, 1, RW, 0x0},
	{"RDMA_BASE_ADDR_EN1", 1, 1, RW, 0x0},
	{"RDMA_BASE_ADDR_EN0", 0, 1, RW, 0x1},
	{"RDMA_FRAME_CNT_PRESENT", 4, 4, RWI, 0x0},
	{"RDMA_FRAME_CNT_BEFORE", 0, 4, RWI, 0x0},
	{"WDMA0_BASE_ADDR00", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR01", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR02", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR03", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR04", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR05", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR06", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR07", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR10", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR11", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR12", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR13", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR14", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR15", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR16", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR17", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR20", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR21", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR22", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR23", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR24", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR25", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR26", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR27", 0, 32, RW, 0x0},
	{"WDMA0_WIDTH", 0, 14, RW, 0x10},
	{"WDMA0_HEIGHT", 0, 14, RW, 0x10},
	{"WDMA0_C_STRIDE", 16, 14, RW, 0x10},
	{"WDMA0_Y_STRIDE", 0, 15, RW, 0x10},
	{"WDMA0_BASE_ADDR_EN7", 7, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_EN6", 6, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_EN5", 5, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_EN4", 4, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_EN3", 3, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_EN2", 2, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_EN1", 1, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_EN0", 0, 1, RW, 0x1},
	{"WDMA0_FRAME_CNT_PRESENT", 4, 4, RWI, 0x0},
	{"WDMA0_FRAME_CNT_BEFORE", 0, 4, RWI, 0x0},
};

#endif
