// Seed: 3137056710
parameter id_1 = {id_1{id_1}};
`celldefine `timescale 1ps / 1ps
module module_0;
  logic id_2;
  logic id_3;
  type_13(
      {1{1}}, 1, 1 - 1
  );
  logic id_4;
  type_15(
      1, 1'b0, id_3
  );
  logic id_5 = 1;
  logic id_6;
  specify
    if (1'b0) (posedge id_7 => (id_8 +: id_3)) = (1, id_6);
    (id_9 => id_10) = 1;
  endspecify
endmodule
